<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SmartSnippets DA1459x SDK: Peripheral Device Register Masking</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1459x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Peripheral Device Register Masking<div class="ingroups"><a class="el" href="group___p_l_a_t_f_o_r_m___d_e_v_i_c_e.html">Platform/Device</a> &raquo; <a class="el" href="group___p_l_a___b_s_p.html">BSP (Board Support Package)</a> &raquo; <a class="el" href="group___p_l_a___b_s_p___r_e_g_i_s_t_e_r_s.html">Register Description</a> &raquo; <a class="el" href="group___d_a1459x.html">DA1459x</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Peripheral Device Register Mask Positioning.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac0a61fa7ae2c1dda39d40f8b208315be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac0a61fa7ae2c1dda39d40f8b208315be">AES_HASH_CRYPTO_CLRIRQ_REG_CRYPTO_CLRIRQ_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac0a61fa7ae2c1dda39d40f8b208315be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8e610542c19bd7a203329c018422056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae8e610542c19bd7a203329c018422056">AES_HASH_CRYPTO_CLRIRQ_REG_CRYPTO_CLRIRQ_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gae8e610542c19bd7a203329c018422056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcf1535d5090121f0cd18f9eea083f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6bcf1535d5090121f0cd18f9eea083f9">AES_HASH_CRYPTO_CTRL_REG_CRYPTO_AES_KEXP_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga6bcf1535d5090121f0cd18f9eea083f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e2b3023a7e305cdd2406cb486d876a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7e2b3023a7e305cdd2406cb486d876a6">AES_HASH_CRYPTO_CTRL_REG_CRYPTO_AES_KEXP_Msk</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:ga7e2b3023a7e305cdd2406cb486d876a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa99ee265356de6bc7be70c18ee68cad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa99ee265356de6bc7be70c18ee68cad5">AES_HASH_CRYPTO_CTRL_REG_CRYPTO_MORE_IN_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:gaa99ee265356de6bc7be70c18ee68cad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15042cdb74b0987d11a61093f45d1ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga15042cdb74b0987d11a61093f45d1ce2">AES_HASH_CRYPTO_CTRL_REG_CRYPTO_MORE_IN_Msk</a>&#160;&#160;&#160;(0x8000UL)</td></tr>
<tr class="separator:ga15042cdb74b0987d11a61093f45d1ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2c798e09126f76bf7dda5039f7dd00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacc2c798e09126f76bf7dda5039f7dd00">AES_HASH_CRYPTO_CTRL_REG_CRYPTO_HASH_OUT_LEN_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gacc2c798e09126f76bf7dda5039f7dd00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b9f2193537a5d390581a6b82755bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga31b9f2193537a5d390581a6b82755bb5">AES_HASH_CRYPTO_CTRL_REG_CRYPTO_HASH_OUT_LEN_Msk</a>&#160;&#160;&#160;(0x7c00UL)</td></tr>
<tr class="separator:ga31b9f2193537a5d390581a6b82755bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da5fd116da9f6e797f10d4d33f1c9d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2da5fd116da9f6e797f10d4d33f1c9d5">AES_HASH_CRYPTO_CTRL_REG_CRYPTO_HASH_SEL_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga2da5fd116da9f6e797f10d4d33f1c9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed99aac65da1feb707a7e37feb342cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaed99aac65da1feb707a7e37feb342cb5">AES_HASH_CRYPTO_CTRL_REG_CRYPTO_HASH_SEL_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gaed99aac65da1feb707a7e37feb342cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3167fe505209e84f315ecb2ee6788545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3167fe505209e84f315ecb2ee6788545">AES_HASH_CRYPTO_CTRL_REG_CRYPTO_IRQ_EN_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga3167fe505209e84f315ecb2ee6788545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6442efdd4d055fe8ffe2296e761999c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac6442efdd4d055fe8ffe2296e761999c">AES_HASH_CRYPTO_CTRL_REG_CRYPTO_IRQ_EN_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:gac6442efdd4d055fe8ffe2296e761999c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf82bdfe70fa9e2957e2f77104161bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6bf82bdfe70fa9e2957e2f77104161bf">AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ENCDEC_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga6bf82bdfe70fa9e2957e2f77104161bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aaa520e43f3319f43e92b9299ba4522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9aaa520e43f3319f43e92b9299ba4522">AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ENCDEC_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga9aaa520e43f3319f43e92b9299ba4522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6603b62190d29e9ec52b96209f365cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6603b62190d29e9ec52b96209f365cff">AES_HASH_CRYPTO_CTRL_REG_CRYPTO_AES_KEY_SZ_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga6603b62190d29e9ec52b96209f365cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d38497fc58c2159a1f11689541199b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa5d38497fc58c2159a1f11689541199b">AES_HASH_CRYPTO_CTRL_REG_CRYPTO_AES_KEY_SZ_Msk</a>&#160;&#160;&#160;(0x60UL)</td></tr>
<tr class="separator:gaa5d38497fc58c2159a1f11689541199b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2c6790578c066e1e65dacad70b80de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1a2c6790578c066e1e65dacad70b80de">AES_HASH_CRYPTO_CTRL_REG_CRYPTO_OUT_MD_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga1a2c6790578c066e1e65dacad70b80de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga069522c629e23f36d506e3db89fa62b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga069522c629e23f36d506e3db89fa62b5">AES_HASH_CRYPTO_CTRL_REG_CRYPTO_OUT_MD_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga069522c629e23f36d506e3db89fa62b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab88e27e0468af929455e6e17a10174fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab88e27e0468af929455e6e17a10174fa">AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ALG_MD_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gab88e27e0468af929455e6e17a10174fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae605f427cd7312c946fc078ec4b5ef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaae605f427cd7312c946fc078ec4b5ef4">AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ALG_MD_Msk</a>&#160;&#160;&#160;(0xcUL)</td></tr>
<tr class="separator:gaae605f427cd7312c946fc078ec4b5ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f09770a9505bcadea5df273da92350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga56f09770a9505bcadea5df273da92350">AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ALG_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga56f09770a9505bcadea5df273da92350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b1377d11032aa11c7ae22d7ced660a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga37b1377d11032aa11c7ae22d7ced660a">AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ALG_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga37b1377d11032aa11c7ae22d7ced660a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16a9f23236fd5cff510a8ed79dd7685"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab16a9f23236fd5cff510a8ed79dd7685">AES_HASH_CRYPTO_DEST_ADDR_REG_CRYPTO_DEST_ADDR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gab16a9f23236fd5cff510a8ed79dd7685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b292e5b4169ccc45d9b3955cea97046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1b292e5b4169ccc45d9b3955cea97046">AES_HASH_CRYPTO_DEST_ADDR_REG_CRYPTO_DEST_ADDR_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga1b292e5b4169ccc45d9b3955cea97046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9235488bc1364095279bd7eda7a8af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5c9235488bc1364095279bd7eda7a8af">AES_HASH_CRYPTO_FETCH_ADDR_REG_CRYPTO_FETCH_ADDR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5c9235488bc1364095279bd7eda7a8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga059ab450b37eafe39129d6e7597e4cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga059ab450b37eafe39129d6e7597e4cff">AES_HASH_CRYPTO_FETCH_ADDR_REG_CRYPTO_FETCH_ADDR_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga059ab450b37eafe39129d6e7597e4cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03730957ad93aa3b4f4f43953eed18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa03730957ad93aa3b4f4f43953eed18e">AES_HASH_CRYPTO_KEYS_START_CRYPTO_KEY_X_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaa03730957ad93aa3b4f4f43953eed18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd66994c3ae0b47328a205c0662f73ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacd66994c3ae0b47328a205c0662f73ba">AES_HASH_CRYPTO_KEYS_START_CRYPTO_KEY_X_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:gacd66994c3ae0b47328a205c0662f73ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga374b42bccc29e7800a26177643ef24f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga374b42bccc29e7800a26177643ef24f0">AES_HASH_CRYPTO_LEN_REG_CRYPTO_LEN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga374b42bccc29e7800a26177643ef24f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e31ea349011a09d7d38d7050bfce90a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5e31ea349011a09d7d38d7050bfce90a">AES_HASH_CRYPTO_LEN_REG_CRYPTO_LEN_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:ga5e31ea349011a09d7d38d7050bfce90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f6c024b7f2731eec6ed0ac99e38c0c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1f6c024b7f2731eec6ed0ac99e38c0c7">AES_HASH_CRYPTO_MREG0_REG_CRYPTO_MREG0_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga1f6c024b7f2731eec6ed0ac99e38c0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f6a6c0550720b175b2c6c24ed887ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga87f6a6c0550720b175b2c6c24ed887ba">AES_HASH_CRYPTO_MREG0_REG_CRYPTO_MREG0_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga87f6a6c0550720b175b2c6c24ed887ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf30635db4d28f830b8d4cc1abfbad57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacf30635db4d28f830b8d4cc1abfbad57">AES_HASH_CRYPTO_MREG1_REG_CRYPTO_MREG1_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gacf30635db4d28f830b8d4cc1abfbad57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5fd95b28d5c955f4cecb0c8fe2d74d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae5fd95b28d5c955f4cecb0c8fe2d74d6">AES_HASH_CRYPTO_MREG1_REG_CRYPTO_MREG1_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:gae5fd95b28d5c955f4cecb0c8fe2d74d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga615feb41cbd5fe9cf15eae2bf1bf45cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga615feb41cbd5fe9cf15eae2bf1bf45cf">AES_HASH_CRYPTO_MREG2_REG_CRYPTO_MREG2_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga615feb41cbd5fe9cf15eae2bf1bf45cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf617ec0fb9eba35e21df5ad9d5fe7958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf617ec0fb9eba35e21df5ad9d5fe7958">AES_HASH_CRYPTO_MREG2_REG_CRYPTO_MREG2_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:gaf617ec0fb9eba35e21df5ad9d5fe7958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14624fda7eb481157df40b84645fb9d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga14624fda7eb481157df40b84645fb9d4">AES_HASH_CRYPTO_MREG3_REG_CRYPTO_MREG3_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga14624fda7eb481157df40b84645fb9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa025c98e3477a2c49fa41ed88dfe82de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa025c98e3477a2c49fa41ed88dfe82de">AES_HASH_CRYPTO_MREG3_REG_CRYPTO_MREG3_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:gaa025c98e3477a2c49fa41ed88dfe82de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe1599f5f6d4ffad722ebf40e5c420a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8fe1599f5f6d4ffad722ebf40e5c420a">AES_HASH_CRYPTO_START_REG_CRYPTO_START_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga8fe1599f5f6d4ffad722ebf40e5c420a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ba4a204cdaccdaaf0c6fb68908697d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad5ba4a204cdaccdaaf0c6fb68908697d">AES_HASH_CRYPTO_START_REG_CRYPTO_START_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gad5ba4a204cdaccdaaf0c6fb68908697d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bde6e3607d63c612889e4bb17cae73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8bde6e3607d63c612889e4bb17cae73e">AES_HASH_CRYPTO_STATUS_REG_CRYPTO_IRQ_ST_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga8bde6e3607d63c612889e4bb17cae73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbaa3c6d3584460ebb8bb9328781cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2cbaa3c6d3584460ebb8bb9328781cd7">AES_HASH_CRYPTO_STATUS_REG_CRYPTO_IRQ_ST_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga2cbaa3c6d3584460ebb8bb9328781cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa566569301137f41d594613e964c6879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa566569301137f41d594613e964c6879">AES_HASH_CRYPTO_STATUS_REG_CRYPTO_WAIT_FOR_IN_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gaa566569301137f41d594613e964c6879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga294855aad5e9b4e158a913d1b8826bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga294855aad5e9b4e158a913d1b8826bd4">AES_HASH_CRYPTO_STATUS_REG_CRYPTO_WAIT_FOR_IN_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga294855aad5e9b4e158a913d1b8826bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e4231834181d2794c25be4008fe3e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga57e4231834181d2794c25be4008fe3e5">AES_HASH_CRYPTO_STATUS_REG_CRYPTO_INACTIVE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga57e4231834181d2794c25be4008fe3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b19e554f3565f965e666d69aa10467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga39b19e554f3565f965e666d69aa10467">AES_HASH_CRYPTO_STATUS_REG_CRYPTO_INACTIVE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga39b19e554f3565f965e666d69aa10467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa38353af2e19bafb6e9587d49e4316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7aa38353af2e19bafb6e9587d49e4316">ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_CLR_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga7aa38353af2e19bafb6e9587d49e4316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa87dcd1fb5174e6e7ed4edf0328b5739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa87dcd1fb5174e6e7ed4edf0328b5739">ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_CLR_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gaa87dcd1fb5174e6e7ed4edf0328b5739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad099014b9ce09dab1970ffff0438ad6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad099014b9ce09dab1970ffff0438ad6f">ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_STATUS_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gad099014b9ce09dab1970ffff0438ad6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82501176fa8477a0136f2db04d4af5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga82501176fa8477a0136f2db04d4af5f4">ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_STATUS_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga82501176fa8477a0136f2db04d4af5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df293e2d155d768545b02c105b5f137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2df293e2d155d768545b02c105b5f137">ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga2df293e2d155d768545b02c105b5f137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a980a76ece36e3847735d5ba0e4fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae0a980a76ece36e3847735d5ba0e4fec">ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_EN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gae0a980a76ece36e3847735d5ba0e4fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd77030a340623e60152cbb743151b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabd77030a340623e60152cbb743151b6c">ANAMISC_BIF_CLK_REF_CNT_REG_REF_CNT_VAL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gabd77030a340623e60152cbb743151b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2e108f605afb865eebc4c0012707e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6e2e108f605afb865eebc4c0012707e7">ANAMISC_BIF_CLK_REF_CNT_REG_REF_CNT_VAL_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga6e2e108f605afb865eebc4c0012707e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae0e83a3571973a4f9e05b3c09e159b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6ae0e83a3571973a4f9e05b3c09e159b">ANAMISC_BIF_CLK_REF_SEL_REG_CAL_CLK_SEL_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga6ae0e83a3571973a4f9e05b3c09e159b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedc3b66f0ee8d5feb267b8d306b8551e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaedc3b66f0ee8d5feb267b8d306b8551e">ANAMISC_BIF_CLK_REF_SEL_REG_CAL_CLK_SEL_Msk</a>&#160;&#160;&#160;(0xe0UL)</td></tr>
<tr class="separator:gaedc3b66f0ee8d5feb267b8d306b8551e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a7fef3779be98a847b1f0d87e4eb9c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9a7fef3779be98a847b1f0d87e4eb9c5">ANAMISC_BIF_CLK_REF_SEL_REG_EXT_CNT_EN_SEL_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga9a7fef3779be98a847b1f0d87e4eb9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81099d0464abccf7f27f9c7d0f1aced7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga81099d0464abccf7f27f9c7d0f1aced7">ANAMISC_BIF_CLK_REF_SEL_REG_EXT_CNT_EN_SEL_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga81099d0464abccf7f27f9c7d0f1aced7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cdb93f4b8a50dd24228cb36743111b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga54cdb93f4b8a50dd24228cb36743111b">ANAMISC_BIF_CLK_REF_SEL_REG_REF_CAL_START_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga54cdb93f4b8a50dd24228cb36743111b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2209a654fbdeb7eaae1cbdaa573b96c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2209a654fbdeb7eaae1cbdaa573b96c3">ANAMISC_BIF_CLK_REF_SEL_REG_REF_CAL_START_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga2209a654fbdeb7eaae1cbdaa573b96c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b631ad4db2d76a3803648d9bdeb8503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1b631ad4db2d76a3803648d9bdeb8503">ANAMISC_BIF_CLK_REF_SEL_REG_REF_CLK_SEL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga1b631ad4db2d76a3803648d9bdeb8503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3e87b393ccc05f87c54ef16f288cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabd3e87b393ccc05f87c54ef16f288cb3">ANAMISC_BIF_CLK_REF_SEL_REG_REF_CLK_SEL_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:gabd3e87b393ccc05f87c54ef16f288cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54a325121f1d17aeee4ff0543082684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac54a325121f1d17aeee4ff0543082684">ANAMISC_BIF_CLK_REF_VAL_REG_XTAL_CNT_VAL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac54a325121f1d17aeee4ff0543082684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74ef00a34805971c0985ae1ef2668547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga74ef00a34805971c0985ae1ef2668547">ANAMISC_BIF_CLK_REF_VAL_REG_XTAL_CNT_VAL_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga74ef00a34805971c0985ae1ef2668547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4639da136e86ed6706e40dcda004aa0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4639da136e86ed6706e40dcda004aa0e">CACHE_CACHE_CTRL2_REG_CACHE_READY_Pos</a>&#160;&#160;&#160;(28UL)</td></tr>
<tr class="separator:ga4639da136e86ed6706e40dcda004aa0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa724dc808fbe2cbee7841f4d455b3d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa724dc808fbe2cbee7841f4d455b3d20">CACHE_CACHE_CTRL2_REG_CACHE_READY_Msk</a>&#160;&#160;&#160;(0x10000000UL)</td></tr>
<tr class="separator:gaa724dc808fbe2cbee7841f4d455b3d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8b9b22b285d35c60083765f3aa0886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1a8b9b22b285d35c60083765f3aa0886">CACHE_CACHE_CTRL2_REG_CACHE_RAM_INIT_Pos</a>&#160;&#160;&#160;(27UL)</td></tr>
<tr class="separator:ga1a8b9b22b285d35c60083765f3aa0886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c6cafcf563a5f11ecae7bff83dd600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga09c6cafcf563a5f11ecae7bff83dd600">CACHE_CACHE_CTRL2_REG_CACHE_RAM_INIT_Msk</a>&#160;&#160;&#160;(0x8000000UL)</td></tr>
<tr class="separator:ga09c6cafcf563a5f11ecae7bff83dd600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c546049f1e100f06349cc1e6cd98fd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4c546049f1e100f06349cc1e6cd98fd5">CACHE_CACHE_CTRL2_REG_CACHE_EF_LEN_Pos</a>&#160;&#160;&#160;(17UL)</td></tr>
<tr class="separator:ga4c546049f1e100f06349cc1e6cd98fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090e624acd044bb2079462bbc1d505e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga090e624acd044bb2079462bbc1d505e7">CACHE_CACHE_CTRL2_REG_CACHE_EF_LEN_Msk</a>&#160;&#160;&#160;(0x3fe0000UL)</td></tr>
<tr class="separator:ga090e624acd044bb2079462bbc1d505e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a011f526db0614897e18fe80a43e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga25a011f526db0614897e18fe80a43e5b">CACHE_CACHE_CTRL2_REG_CACHE_FLUSH_DISABLE_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga25a011f526db0614897e18fe80a43e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443b68a3a572084dda120c4403e5f5ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga443b68a3a572084dda120c4403e5f5ff">CACHE_CACHE_CTRL2_REG_CACHE_FLUSH_DISABLE_Msk</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:ga443b68a3a572084dda120c4403e5f5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab96d6c836b84c5265656df6595559339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab96d6c836b84c5265656df6595559339">CACHE_CACHE_CTRL2_REG_CACHE_USE_FULL_DB_RANGE_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:gab96d6c836b84c5265656df6595559339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23d4fdd153e02d8d9be01e00965a466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac23d4fdd153e02d8d9be01e00965a466">CACHE_CACHE_CTRL2_REG_CACHE_USE_FULL_DB_RANGE_Msk</a>&#160;&#160;&#160;(0xc000UL)</td></tr>
<tr class="separator:gac23d4fdd153e02d8d9be01e00965a466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebdcc3bc329e366ec4c3525bb8313eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacebdcc3bc329e366ec4c3525bb8313eb">CACHE_CACHE_CTRL2_REG_CACHE_MHCLKEN_DISABLE_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:gacebdcc3bc329e366ec4c3525bb8313eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0acc9c9f4361dc246c84871be602b710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0acc9c9f4361dc246c84871be602b710">CACHE_CACHE_CTRL2_REG_CACHE_MHCLKEN_DISABLE_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:ga0acc9c9f4361dc246c84871be602b710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97a6e45e9d7f62d0b4d5a4c4c467c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad97a6e45e9d7f62d0b4d5a4c4c467c11">CACHE_CACHE_CTRL2_REG_CACHE_CWF_DISABLE_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:gad97a6e45e9d7f62d0b4d5a4c4c467c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2164b5dfdc8809a5781634cbdfd169c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2164b5dfdc8809a5781634cbdfd169c0">CACHE_CACHE_CTRL2_REG_CACHE_CWF_DISABLE_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:ga2164b5dfdc8809a5781634cbdfd169c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabedb0b31d253dd6684661d45eb6a0f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabedb0b31d253dd6684661d45eb6a0f49">CACHE_CACHE_CTRL2_REG_CACHE_CGEN_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gabedb0b31d253dd6684661d45eb6a0f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf13d53f6c8e2ffdb6f40282ccb8002e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf13d53f6c8e2ffdb6f40282ccb8002e1">CACHE_CACHE_CTRL2_REG_CACHE_CGEN_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gaf13d53f6c8e2ffdb6f40282ccb8002e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7fb1ca1389722385ac63e37689d29c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac7fb1ca1389722385ac63e37689d29c1">CACHE_CACHE_CTRL2_REG_CACHE_WEN_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gac7fb1ca1389722385ac63e37689d29c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8c4092ee9912b661387b53699eefc0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad8c4092ee9912b661387b53699eefc0c">CACHE_CACHE_CTRL2_REG_CACHE_WEN_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gad8c4092ee9912b661387b53699eefc0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7d42b2bd1ea39ee94c18bc19636973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0c7d42b2bd1ea39ee94c18bc19636973">CACHE_CACHE_CTRL2_REG_CACHE_LEN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga0c7d42b2bd1ea39ee94c18bc19636973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6845107af59322517515bebfc14b4eb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6845107af59322517515bebfc14b4eb8">CACHE_CACHE_CTRL2_REG_CACHE_LEN_Msk</a>&#160;&#160;&#160;(0x1ffUL)</td></tr>
<tr class="separator:ga6845107af59322517515bebfc14b4eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be48c72f201d7d11c5a806524b4de04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9be48c72f201d7d11c5a806524b4de04">CACHE_CACHE_EFLASH_REG_EFLASH_REGION_BASE_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga9be48c72f201d7d11c5a806524b4de04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54840017cd7703e9fc8734103f6090cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga54840017cd7703e9fc8734103f6090cd">CACHE_CACHE_EFLASH_REG_EFLASH_REGION_BASE_Msk</a>&#160;&#160;&#160;(0xffff0000UL)</td></tr>
<tr class="separator:ga54840017cd7703e9fc8734103f6090cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c694afb2e8e94a5561ee16ea39a3670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3c694afb2e8e94a5561ee16ea39a3670">CACHE_CACHE_EFLASH_REG_EFLASH_REGION_OFFSET_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga3c694afb2e8e94a5561ee16ea39a3670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6fef0e3ffe77f0f5bdadaf24b5eed7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaba6fef0e3ffe77f0f5bdadaf24b5eed7">CACHE_CACHE_EFLASH_REG_EFLASH_REGION_OFFSET_Msk</a>&#160;&#160;&#160;(0xfff0UL)</td></tr>
<tr class="separator:gaba6fef0e3ffe77f0f5bdadaf24b5eed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb96f3aa2f8f6c1ffde440f21a52e4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9eb96f3aa2f8f6c1ffde440f21a52e4f">CACHE_CACHE_EFLASH_REG_EFLASH_REGION_SIZE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga9eb96f3aa2f8f6c1ffde440f21a52e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b529c592e0562595973e368e50dc757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9b529c592e0562595973e368e50dc757">CACHE_CACHE_EFLASH_REG_EFLASH_REGION_SIZE_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:ga9b529c592e0562595973e368e50dc757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b2630a07e22479632d85af26cef9d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4b2630a07e22479632d85af26cef9d15">CACHE_CACHE_FLASH_REG_FLASH_REGION_BASE_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga4b2630a07e22479632d85af26cef9d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae57b2d509a48e2fd37a12133c4001a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae57b2d509a48e2fd37a12133c4001a24">CACHE_CACHE_FLASH_REG_FLASH_REGION_BASE_Msk</a>&#160;&#160;&#160;(0xffff0000UL)</td></tr>
<tr class="separator:gae57b2d509a48e2fd37a12133c4001a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b745cf1bf4a738711295f6dd8a5010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac7b745cf1bf4a738711295f6dd8a5010">CACHE_CACHE_FLASH_REG_FLASH_REGION_OFFSET_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gac7b745cf1bf4a738711295f6dd8a5010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d2036170801cc4785df5e465367442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga19d2036170801cc4785df5e465367442">CACHE_CACHE_FLASH_REG_FLASH_REGION_OFFSET_Msk</a>&#160;&#160;&#160;(0xfff0UL)</td></tr>
<tr class="separator:ga19d2036170801cc4785df5e465367442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga365942010544e079717841b65b486c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga365942010544e079717841b65b486c24">CACHE_CACHE_FLASH_REG_FLASH_REGION_SIZE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga365942010544e079717841b65b486c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef3a1a7af568fef6d244dfde967c7fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7ef3a1a7af568fef6d244dfde967c7fc">CACHE_CACHE_FLASH_REG_FLASH_REGION_SIZE_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:ga7ef3a1a7af568fef6d244dfde967c7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab66471c62efe55abbf32d6f10f243da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab66471c62efe55abbf32d6f10f243da2">CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_HITS_THRES_STATUS_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gab66471c62efe55abbf32d6f10f243da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55f187f749bfea4777041cd4d3acd0a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga55f187f749bfea4777041cd4d3acd0a9">CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_HITS_THRES_STATUS_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga55f187f749bfea4777041cd4d3acd0a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a1d0136a24531c06b73548f9129688e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3a1d0136a24531c06b73548f9129688e">CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_MISSES_THRES_STATUS_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga3a1d0136a24531c06b73548f9129688e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8410aaf5ca573358995d76f51fa2a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae8410aaf5ca573358995d76f51fa2a1b">CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_MISSES_THRES_STATUS_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gae8410aaf5ca573358995d76f51fa2a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae741f4fb26f68ddc7690afd0c166dda8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae741f4fb26f68ddc7690afd0c166dda8">CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_TINT_STATUS_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gae741f4fb26f68ddc7690afd0c166dda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1859ca010f32f44dcb5bdccd7ebaff54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1859ca010f32f44dcb5bdccd7ebaff54">CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_TINT_STATUS_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga1859ca010f32f44dcb5bdccd7ebaff54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeedfd1a36b55fdf8b13a3ae78c63cc29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeedfd1a36b55fdf8b13a3ae78c63cc29">CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_MASK_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gaeedfd1a36b55fdf8b13a3ae78c63cc29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f33eedbbd346d2d865711050ebf1068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5f33eedbbd346d2d865711050ebf1068">CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_MASK_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga5f33eedbbd346d2d865711050ebf1068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5647753b57b3a21085f5860c4a807a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaa5647753b57b3a21085f5860c4a807a">CACHE_CACHE_MRM_CTRL_REG_MRM_START_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaaa5647753b57b3a21085f5860c4a807a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5ab5f68a23a47109635907620b1289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gade5ab5f68a23a47109635907620b1289">CACHE_CACHE_MRM_CTRL_REG_MRM_START_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gade5ab5f68a23a47109635907620b1289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae73fe96c9c7e47942484e782967b5b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaae73fe96c9c7e47942484e782967b5b6">CACHE_CACHE_MRM_HITS1WS_REG_MRM_HITS1WS_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaae73fe96c9c7e47942484e782967b5b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9808fbda9973258dbaa1f1e2c72d99df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9808fbda9973258dbaa1f1e2c72d99df">CACHE_CACHE_MRM_HITS1WS_REG_MRM_HITS1WS_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga9808fbda9973258dbaa1f1e2c72d99df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3951bc1af92331faad2cb60ea72055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1a3951bc1af92331faad2cb60ea72055">CACHE_CACHE_MRM_HITS_REG_MRM_HITS_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga1a3951bc1af92331faad2cb60ea72055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga789ec8683d6b999335c9cac2806263da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga789ec8683d6b999335c9cac2806263da">CACHE_CACHE_MRM_HITS_REG_MRM_HITS_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga789ec8683d6b999335c9cac2806263da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f66cf2c29cb07e5da4ca0098300abf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga07f66cf2c29cb07e5da4ca0098300abf">CACHE_CACHE_MRM_HITS_THRES_REG_MRM_HITS_THRES_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga07f66cf2c29cb07e5da4ca0098300abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930ee35a28c5036d4ff92c42e31a0d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga930ee35a28c5036d4ff92c42e31a0d7c">CACHE_CACHE_MRM_HITS_THRES_REG_MRM_HITS_THRES_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga930ee35a28c5036d4ff92c42e31a0d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fedc7221085aa1592b26f06b85c710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga99fedc7221085aa1592b26f06b85c710">CACHE_CACHE_MRM_MISSES_REG_MRM_MISSES_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga99fedc7221085aa1592b26f06b85c710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga137134c3b98f3884ce6e1ce81751e946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga137134c3b98f3884ce6e1ce81751e946">CACHE_CACHE_MRM_MISSES_REG_MRM_MISSES_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga137134c3b98f3884ce6e1ce81751e946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5a638b5385b33a4a3fa1a711aa402b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad5a638b5385b33a4a3fa1a711aa402b5">CACHE_CACHE_MRM_MISSES_THRES_REG_MRM_MISSES_THRES_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad5a638b5385b33a4a3fa1a711aa402b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3449f531b73fc2cf73ca0fd7ffdff4b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3449f531b73fc2cf73ca0fd7ffdff4b6">CACHE_CACHE_MRM_MISSES_THRES_REG_MRM_MISSES_THRES_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga3449f531b73fc2cf73ca0fd7ffdff4b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910aa3ada61f92133c754141dff55d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga910aa3ada61f92133c754141dff55d84">CACHE_CACHE_MRM_TINT_REG_MRM_TINT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga910aa3ada61f92133c754141dff55d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431542419350687f682d51a25868210d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga431542419350687f682d51a25868210d">CACHE_CACHE_MRM_TINT_REG_MRM_TINT_Msk</a>&#160;&#160;&#160;(0x7ffffUL)</td></tr>
<tr class="separator:ga431542419350687f682d51a25868210d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710b7b72f6b833ada1b7073204a60ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga710b7b72f6b833ada1b7073204a60ba8">CACHE_SWD_RESET_REG_SWD_HW_RESET_REQ_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga710b7b72f6b833ada1b7073204a60ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6faad4c3d1f2e15298596fddbbe2f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabf6faad4c3d1f2e15298596fddbbe2f2">CACHE_SWD_RESET_REG_SWD_HW_RESET_REQ_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gabf6faad4c3d1f2e15298596fddbbe2f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8fb40d870f0844609466bd9f60889e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9b8fb40d870f0844609466bd9f60889e">CHIP_VERSION_CHIP_ID1_REG_CHIP_ID1_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga9b8fb40d870f0844609466bd9f60889e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf27434a443b885315d44ed994eed3d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf27434a443b885315d44ed994eed3d89">CHIP_VERSION_CHIP_ID1_REG_CHIP_ID1_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gaf27434a443b885315d44ed994eed3d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f652b12ef56b06e7807f64c83bb566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga31f652b12ef56b06e7807f64c83bb566">CHIP_VERSION_CHIP_ID2_REG_CHIP_ID2_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga31f652b12ef56b06e7807f64c83bb566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef90453544e8b847380b7c055e72ae81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaef90453544e8b847380b7c055e72ae81">CHIP_VERSION_CHIP_ID2_REG_CHIP_ID2_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gaef90453544e8b847380b7c055e72ae81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd2efd002aa8891b2e316210a105c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1cd2efd002aa8891b2e316210a105c4d">CHIP_VERSION_CHIP_ID3_REG_CHIP_ID3_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga1cd2efd002aa8891b2e316210a105c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad49519a1e91aea2ae27d979a24eba01d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad49519a1e91aea2ae27d979a24eba01d">CHIP_VERSION_CHIP_ID3_REG_CHIP_ID3_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gad49519a1e91aea2ae27d979a24eba01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fdcce85163d2eef05b676d50260c45a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3fdcce85163d2eef05b676d50260c45a">CHIP_VERSION_CHIP_ID4_REG_CHIP_ID4_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga3fdcce85163d2eef05b676d50260c45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ffb609c9ff33baedfcd65708ebeba30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6ffb609c9ff33baedfcd65708ebeba30">CHIP_VERSION_CHIP_ID4_REG_CHIP_ID4_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga6ffb609c9ff33baedfcd65708ebeba30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5abdc34c27025aa42ac4f31761d15e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab5abdc34c27025aa42ac4f31761d15e1">CHIP_VERSION_CHIP_REVISION_REG_CHIP_REVISION_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gab5abdc34c27025aa42ac4f31761d15e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c066f2c6073413874ac2af24e94856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga04c066f2c6073413874ac2af24e94856">CHIP_VERSION_CHIP_REVISION_REG_CHIP_REVISION_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga04c066f2c6073413874ac2af24e94856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae319bc32b22fdb6b447efdb377df79fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae319bc32b22fdb6b447efdb377df79fa">CHIP_VERSION_CHIP_SWC_REG_CHIP_SWC_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gae319bc32b22fdb6b447efdb377df79fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbe027ec3360cda105be33f6c509c7e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafbe027ec3360cda105be33f6c509c7e4">CHIP_VERSION_CHIP_SWC_REG_CHIP_SWC_Msk</a>&#160;&#160;&#160;(0xfUL)</td></tr>
<tr class="separator:gafbe027ec3360cda105be33f6c509c7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67b98a4f43546a35c4256c3897b48558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga67b98a4f43546a35c4256c3897b48558">CHIP_VERSION_CHIP_TEST1_REG_CHIP_LAYOUT_REVISION_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga67b98a4f43546a35c4256c3897b48558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec294a4ae114203467eae982fc793637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaec294a4ae114203467eae982fc793637">CHIP_VERSION_CHIP_TEST1_REG_CHIP_LAYOUT_REVISION_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gaec294a4ae114203467eae982fc793637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2fe6af9d49a6a7204c64ede200f315d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa2fe6af9d49a6a7204c64ede200f315d">CHIP_VERSION_CHIP_TEST2_REG_CHIP_METAL_OPTION_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaa2fe6af9d49a6a7204c64ede200f315d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee5abe1f80bc3dc39282937fa5411cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4ee5abe1f80bc3dc39282937fa5411cd">CHIP_VERSION_CHIP_TEST2_REG_CHIP_METAL_OPTION_Msk</a>&#160;&#160;&#160;(0xfUL)</td></tr>
<tr class="separator:ga4ee5abe1f80bc3dc39282937fa5411cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fe636d60efd0f57f53894aa6fa53a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga85fe636d60efd0f57f53894aa6fa53a7">CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_READY_Pos</a>&#160;&#160;&#160;(28UL)</td></tr>
<tr class="separator:ga85fe636d60efd0f57f53894aa6fa53a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e817fcd9085e55ae79413c3090464cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0e817fcd9085e55ae79413c3090464cb">CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_READY_Msk</a>&#160;&#160;&#160;(0x10000000UL)</td></tr>
<tr class="separator:ga0e817fcd9085e55ae79413c3090464cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47df924d8a606f6093cea87c397f204c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga47df924d8a606f6093cea87c397f204c">CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_RAM_INIT_Pos</a>&#160;&#160;&#160;(27UL)</td></tr>
<tr class="separator:ga47df924d8a606f6093cea87c397f204c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9fb9aca2145208e9db895858e885a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3f9fb9aca2145208e9db895858e885a8">CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_RAM_INIT_Msk</a>&#160;&#160;&#160;(0x8000000UL)</td></tr>
<tr class="separator:ga3f9fb9aca2145208e9db895858e885a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga227235da9ff8fa59aa33cdcbbd32acfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga227235da9ff8fa59aa33cdcbbd32acfd">CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_EF_LEN_Pos</a>&#160;&#160;&#160;(17UL)</td></tr>
<tr class="separator:ga227235da9ff8fa59aa33cdcbbd32acfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace02efbc0af4053af942226095ff0b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gace02efbc0af4053af942226095ff0b46">CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_EF_LEN_Msk</a>&#160;&#160;&#160;(0x3fe0000UL)</td></tr>
<tr class="separator:gace02efbc0af4053af942226095ff0b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f592f31dfd4e6524aee618f489f2601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8f592f31dfd4e6524aee618f489f2601">CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_FLUSH_DISABLE_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga8f592f31dfd4e6524aee618f489f2601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3b69da1a1ba2f71ccaf595bd29a8f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad3b69da1a1ba2f71ccaf595bd29a8f85">CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_FLUSH_DISABLE_Msk</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:gad3b69da1a1ba2f71ccaf595bd29a8f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303062b8f50e5137788482026c2e3eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga303062b8f50e5137788482026c2e3eba">CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_USE_FULL_DB_RANGE_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:ga303062b8f50e5137788482026c2e3eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga459f21af560a1d9bfb683a8ccc7ee5e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga459f21af560a1d9bfb683a8ccc7ee5e9">CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_USE_FULL_DB_RANGE_Msk</a>&#160;&#160;&#160;(0xc000UL)</td></tr>
<tr class="separator:ga459f21af560a1d9bfb683a8ccc7ee5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecb775d5a3c64fb2d6eee1a452bb83db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaecb775d5a3c64fb2d6eee1a452bb83db">CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_MHCLKEN_DISABLE_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:gaecb775d5a3c64fb2d6eee1a452bb83db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga171bec638534dc4daab0abe6b8a2e6f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga171bec638534dc4daab0abe6b8a2e6f8">CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_MHCLKEN_DISABLE_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:ga171bec638534dc4daab0abe6b8a2e6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9bd0ab8805976070aaea32a8a62fdca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf9bd0ab8805976070aaea32a8a62fdca">CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_CWF_DISABLE_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:gaf9bd0ab8805976070aaea32a8a62fdca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05096ee37ecba7d058f48a83ddae0bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga05096ee37ecba7d058f48a83ddae0bfe">CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_CWF_DISABLE_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:ga05096ee37ecba7d058f48a83ddae0bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bd98ecc231fd5e3ebcda65c27b67786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0bd98ecc231fd5e3ebcda65c27b67786">CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_CGEN_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga0bd98ecc231fd5e3ebcda65c27b67786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1191ddd53ab84b81af3d13712baf74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7a1191ddd53ab84b81af3d13712baf74">CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_CGEN_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga7a1191ddd53ab84b81af3d13712baf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47cd16d35a7dd0ed0461c3567344f403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga47cd16d35a7dd0ed0461c3567344f403">CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_WEN_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga47cd16d35a7dd0ed0461c3567344f403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6915af173feb1db2d527461bf077dc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab6915af173feb1db2d527461bf077dc8">CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_WEN_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gab6915af173feb1db2d527461bf077dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad88ea9d606ac5e6ff6f84703bbf66024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad88ea9d606ac5e6ff6f84703bbf66024">CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_LEN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad88ea9d606ac5e6ff6f84703bbf66024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4e666927673aa48eb304c2e03ac2f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae4e666927673aa48eb304c2e03ac2f1d">CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_LEN_Msk</a>&#160;&#160;&#160;(0x1ffUL)</td></tr>
<tr class="separator:gae4e666927673aa48eb304c2e03ac2f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01eed0da8bbda7c292d182922593be5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga01eed0da8bbda7c292d182922593be5a">CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_BASE_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga01eed0da8bbda7c292d182922593be5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71068cf44259ead4e00fd612b21d9518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga71068cf44259ead4e00fd612b21d9518">CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_BASE_Msk</a>&#160;&#160;&#160;(0xffff0000UL)</td></tr>
<tr class="separator:ga71068cf44259ead4e00fd612b21d9518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f339b65dc2ba2e33c6e327eec155cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0f339b65dc2ba2e33c6e327eec155cb4">CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_OFFSET_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga0f339b65dc2ba2e33c6e327eec155cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20d32a82897f0d60d821a6f2bc378377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga20d32a82897f0d60d821a6f2bc378377">CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_OFFSET_Msk</a>&#160;&#160;&#160;(0xfff0UL)</td></tr>
<tr class="separator:ga20d32a82897f0d60d821a6f2bc378377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd2504331884a546738f293ab68d0004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadd2504331884a546738f293ab68d0004">CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_SIZE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gadd2504331884a546738f293ab68d0004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adad1f0d8b7cdc6aaf7e8f0067145fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4adad1f0d8b7cdc6aaf7e8f0067145fb">CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_SIZE_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:ga4adad1f0d8b7cdc6aaf7e8f0067145fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4605968a8ae633eb4419ee1d2321f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac4605968a8ae633eb4419ee1d2321f9e">CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_BASE_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gac4605968a8ae633eb4419ee1d2321f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cf59e78d77c05767a6ae82a4b1e354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga27cf59e78d77c05767a6ae82a4b1e354">CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_BASE_Msk</a>&#160;&#160;&#160;(0xffff0000UL)</td></tr>
<tr class="separator:ga27cf59e78d77c05767a6ae82a4b1e354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf61c727b631a5ae4d28e52ffe1e32e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf61c727b631a5ae4d28e52ffe1e32e5f">CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_OFFSET_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gaf61c727b631a5ae4d28e52ffe1e32e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d81e32c93ae41bccda58159162d8d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8d81e32c93ae41bccda58159162d8d3f">CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_OFFSET_Msk</a>&#160;&#160;&#160;(0xfff0UL)</td></tr>
<tr class="separator:ga8d81e32c93ae41bccda58159162d8d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ce32f59ae8b3b864842a2ba9bf1592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga20ce32f59ae8b3b864842a2ba9bf1592">CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_SIZE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga20ce32f59ae8b3b864842a2ba9bf1592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641225a222d3fa5352a351d59f86d53b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga641225a222d3fa5352a351d59f86d53b">CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_SIZE_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:ga641225a222d3fa5352a351d59f86d53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac45e6a476adc6391556f63acd1db4245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac45e6a476adc6391556f63acd1db4245">CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_HITS_THRES_STATUS_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gac45e6a476adc6391556f63acd1db4245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04667f06a762ff12892af024e87e6b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac04667f06a762ff12892af024e87e6b8">CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_HITS_THRES_STATUS_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:gac04667f06a762ff12892af024e87e6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf69cd6c15b178db4a44029b9ad465163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf69cd6c15b178db4a44029b9ad465163">CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_MISSES_THRES_STATUS_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gaf69cd6c15b178db4a44029b9ad465163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757433af04acbdbad0400d0b660c6cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga757433af04acbdbad0400d0b660c6cab">CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_MISSES_THRES_STATUS_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga757433af04acbdbad0400d0b660c6cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499a2b282daa547342039e3d6195718d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga499a2b282daa547342039e3d6195718d">CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_TINT_STATUS_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga499a2b282daa547342039e3d6195718d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077774056d7895374ba2424f98d05bc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga077774056d7895374ba2424f98d05bc2">CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_TINT_STATUS_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga077774056d7895374ba2424f98d05bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136840f34e649e02a36254b86f9dcf24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga136840f34e649e02a36254b86f9dcf24">CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_MASK_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga136840f34e649e02a36254b86f9dcf24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga143dbc7704880ae13574fca592bb485d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga143dbc7704880ae13574fca592bb485d">CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_MASK_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga143dbc7704880ae13574fca592bb485d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64295a8869c82918b64baa39dea3f525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga64295a8869c82918b64baa39dea3f525">CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_START_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga64295a8869c82918b64baa39dea3f525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984dbc72993241ed08d1a491ed8e47c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga984dbc72993241ed08d1a491ed8e47c4">CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_START_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga984dbc72993241ed08d1a491ed8e47c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4595193aef80659c14d247742b287551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4595193aef80659c14d247742b287551">CMAC_CACHE_CM_CACHE_MRM_HITS1WS_REG_MRM_HITS1WS_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga4595193aef80659c14d247742b287551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab728dc16f5ba6fced81e2383073a2b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab728dc16f5ba6fced81e2383073a2b63">CMAC_CACHE_CM_CACHE_MRM_HITS1WS_REG_MRM_HITS1WS_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:gab728dc16f5ba6fced81e2383073a2b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83242434c8d750fd8572524ce5450747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga83242434c8d750fd8572524ce5450747">CMAC_CACHE_CM_CACHE_MRM_HITS_REG_MRM_HITS_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga83242434c8d750fd8572524ce5450747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf688dbd097a04f4355e47d00ed783b3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf688dbd097a04f4355e47d00ed783b3a">CMAC_CACHE_CM_CACHE_MRM_HITS_REG_MRM_HITS_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:gaf688dbd097a04f4355e47d00ed783b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf993c865d78e8e4b57ec5e9d00971772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf993c865d78e8e4b57ec5e9d00971772">CMAC_CACHE_CM_CACHE_MRM_HITS_THRES_REG_MRM_HITS_THRES_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaf993c865d78e8e4b57ec5e9d00971772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43179b7f1b62916a86bcc315ca00bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf43179b7f1b62916a86bcc315ca00bd2">CMAC_CACHE_CM_CACHE_MRM_HITS_THRES_REG_MRM_HITS_THRES_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:gaf43179b7f1b62916a86bcc315ca00bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b2c93a3ffdcef9a0cca7d21298cc30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac7b2c93a3ffdcef9a0cca7d21298cc30">CMAC_CACHE_CM_CACHE_MRM_MISSES_REG_MRM_MISSES_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac7b2c93a3ffdcef9a0cca7d21298cc30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b3117d9dc11b74c74b4cfa9a5e822d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga89b3117d9dc11b74c74b4cfa9a5e822d">CMAC_CACHE_CM_CACHE_MRM_MISSES_REG_MRM_MISSES_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga89b3117d9dc11b74c74b4cfa9a5e822d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga354c0759bcfc45eb291cb0e11d973972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga354c0759bcfc45eb291cb0e11d973972">CMAC_CACHE_CM_CACHE_MRM_MISSES_THRES_REG_MRM_MISSES_THRES_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga354c0759bcfc45eb291cb0e11d973972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga296e08b1904276a49d88426e86a478b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga296e08b1904276a49d88426e86a478b5">CMAC_CACHE_CM_CACHE_MRM_MISSES_THRES_REG_MRM_MISSES_THRES_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga296e08b1904276a49d88426e86a478b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6721e323053ca479fd754196113a79ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6721e323053ca479fd754196113a79ec">CMAC_CACHE_CM_CACHE_MRM_TINT_REG_MRM_TINT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga6721e323053ca479fd754196113a79ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a849f5567a612895e960cb35ec0d4ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6a849f5567a612895e960cb35ec0d4ba">CMAC_CACHE_CM_CACHE_MRM_TINT_REG_MRM_TINT_Msk</a>&#160;&#160;&#160;(0x7ffffUL)</td></tr>
<tr class="separator:ga6a849f5567a612895e960cb35ec0d4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga796f29578525ccd1cde7617ec9c0390c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga796f29578525ccd1cde7617ec9c0390c">CMAC_CACHE_CM_CACHE_RESET_REG_SWD_HW_RESET_REQ_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga796f29578525ccd1cde7617ec9c0390c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a5360f068e6aad44178610766c77f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga67a5360f068e6aad44178610766c77f1">CMAC_CACHE_CM_CACHE_RESET_REG_SWD_HW_RESET_REQ_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga67a5360f068e6aad44178610766c77f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93cded35f76580c5fa03fca4e001fefc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga93cded35f76580c5fa03fca4e001fefc">CRG_AUD_PCM_DIV_REG_PCM_SRC_SEL_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga93cded35f76580c5fa03fca4e001fefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57c1313b944e6456c7eb64fbc7a37841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga57c1313b944e6456c7eb64fbc7a37841">CRG_AUD_PCM_DIV_REG_PCM_SRC_SEL_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:ga57c1313b944e6456c7eb64fbc7a37841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c10dd09b695613bfc846e7c29d80a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga16c10dd09b695613bfc846e7c29d80a7">CRG_AUD_PCM_DIV_REG_CLK_PCM_EN_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga16c10dd09b695613bfc846e7c29d80a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b9534f6da209c237cc2981b12821690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6b9534f6da209c237cc2981b12821690">CRG_AUD_PCM_DIV_REG_CLK_PCM_EN_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:ga6b9534f6da209c237cc2981b12821690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8053576646369012241611aea0671194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8053576646369012241611aea0671194">CRG_AUD_PCM_DIV_REG_PCM_DIV_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga8053576646369012241611aea0671194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65eecf905cc280b33c1c66061ab0552f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga65eecf905cc280b33c1c66061ab0552f">CRG_AUD_PCM_DIV_REG_PCM_DIV_Msk</a>&#160;&#160;&#160;(0xfffUL)</td></tr>
<tr class="separator:ga65eecf905cc280b33c1c66061ab0552f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16078ccf207be3ec42e9534a6815eaf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga16078ccf207be3ec42e9534a6815eaf8">CRG_AUD_PCM_FDIV_REG_PCM_FDIV_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga16078ccf207be3ec42e9534a6815eaf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30d6e9f6b0c352588cfc2a64372e3c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf30d6e9f6b0c352588cfc2a64372e3c8">CRG_AUD_PCM_FDIV_REG_PCM_FDIV_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gaf30d6e9f6b0c352588cfc2a64372e3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6b5a2ba99629e0ff6f5ccc1f2bddfd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac6b5a2ba99629e0ff6f5ccc1f2bddfd5">CRG_AUD_PDM_DIV_REG_PDM_MASTER_MODE_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gac6b5a2ba99629e0ff6f5ccc1f2bddfd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d64bf0174cb3d2f7dba74ab6d63b471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0d64bf0174cb3d2f7dba74ab6d63b471">CRG_AUD_PDM_DIV_REG_PDM_MASTER_MODE_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:ga0d64bf0174cb3d2f7dba74ab6d63b471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb22787f770f525592c79b845517802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2eb22787f770f525592c79b845517802">CRG_AUD_PDM_DIV_REG_CLK_PDM_EN_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga2eb22787f770f525592c79b845517802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b35c4fee6bbbdda71d9b19de53405a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6b35c4fee6bbbdda71d9b19de53405a5">CRG_AUD_PDM_DIV_REG_CLK_PDM_EN_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga6b35c4fee6bbbdda71d9b19de53405a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6be7f10f30e2155007da4d4ca942ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabd6be7f10f30e2155007da4d4ca942ad">CRG_AUD_PDM_DIV_REG_PDM_DIV_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gabd6be7f10f30e2155007da4d4ca942ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e43ddb748d77de886477e50ee237d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9e43ddb748d77de886477e50ee237d63">CRG_AUD_PDM_DIV_REG_PDM_DIV_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga9e43ddb748d77de886477e50ee237d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d8dc7b176e38e1a36283db041e48015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6d8dc7b176e38e1a36283db041e48015">CRG_AUD_SRC_DIV_REG_CLK_SRC2_EN_Pos</a>&#160;&#160;&#160;(17UL)</td></tr>
<tr class="separator:ga6d8dc7b176e38e1a36283db041e48015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d6c869eac2b7412d3a6f4fb0ab2394b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6d6c869eac2b7412d3a6f4fb0ab2394b">CRG_AUD_SRC_DIV_REG_CLK_SRC2_EN_Msk</a>&#160;&#160;&#160;(0x20000UL)</td></tr>
<tr class="separator:ga6d6c869eac2b7412d3a6f4fb0ab2394b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92afcf973fb23d8531d8c54b7bd2f6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga92afcf973fb23d8531d8c54b7bd2f6c0">CRG_AUD_SRC_DIV_REG_CLK_SRC_EN_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga92afcf973fb23d8531d8c54b7bd2f6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02e34fdeb6aecd3b42542ed69a1f554c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga02e34fdeb6aecd3b42542ed69a1f554c">CRG_AUD_SRC_DIV_REG_CLK_SRC_EN_Msk</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:ga02e34fdeb6aecd3b42542ed69a1f554c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga794a1040edf5f0e61a5ec36459eea854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga794a1040edf5f0e61a5ec36459eea854">CRG_AUD_SRC_DIV_REG_SRC2_DIV_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga794a1040edf5f0e61a5ec36459eea854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga504da55646225a728df3743c15db3618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga504da55646225a728df3743c15db3618">CRG_AUD_SRC_DIV_REG_SRC2_DIV_Msk</a>&#160;&#160;&#160;(0xff00UL)</td></tr>
<tr class="separator:ga504da55646225a728df3743c15db3618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac184fb0a926499ea202c19f9b8cf6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7ac184fb0a926499ea202c19f9b8cf6a">CRG_AUD_SRC_DIV_REG_SRC_DIV_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga7ac184fb0a926499ea202c19f9b8cf6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ced6dc21f43f5f11258266c6507236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf6ced6dc21f43f5f11258266c6507236">CRG_AUD_SRC_DIV_REG_SRC_DIV_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gaf6ced6dc21f43f5f11258266c6507236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b6d704fefce387dcf6285781d8d077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga84b6d704fefce387dcf6285781d8d077">CRG_COM_CLK_COM_REG_I2C_CLK_SEL_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga84b6d704fefce387dcf6285781d8d077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a358991f57ce0c4e907b342cae3c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga34a358991f57ce0c4e907b342cae3c96">CRG_COM_CLK_COM_REG_I2C_CLK_SEL_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga34a358991f57ce0c4e907b342cae3c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27dcb0b82d1c717816230de92824d8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga27dcb0b82d1c717816230de92824d8ee">CRG_COM_CLK_COM_REG_I2C_ENABLE_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga27dcb0b82d1c717816230de92824d8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac9b2ef8d9d8d001cfa75255f9f27186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaac9b2ef8d9d8d001cfa75255f9f27186">CRG_COM_CLK_COM_REG_I2C_ENABLE_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:gaac9b2ef8d9d8d001cfa75255f9f27186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0b9108b8c3599dc4738fd6ec86fc13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7c0b9108b8c3599dc4738fd6ec86fc13">CRG_COM_CLK_COM_REG_SPI_CLK_SEL_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga7c0b9108b8c3599dc4738fd6ec86fc13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4cf2fed7089379d76f8a2561543fda6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf4cf2fed7089379d76f8a2561543fda6">CRG_COM_CLK_COM_REG_SPI_CLK_SEL_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gaf4cf2fed7089379d76f8a2561543fda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa2f7b15d4f33e1add6ea94bbb494a6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafa2f7b15d4f33e1add6ea94bbb494a6d">CRG_COM_CLK_COM_REG_SPI_ENABLE_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gafa2f7b15d4f33e1add6ea94bbb494a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6902c6a69c78c06f53bc7b11215d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaba6902c6a69c78c06f53bc7b11215d2f">CRG_COM_CLK_COM_REG_SPI_ENABLE_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:gaba6902c6a69c78c06f53bc7b11215d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4e24d70b605862456c1eae16b8196a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabb4e24d70b605862456c1eae16b8196a">CRG_COM_CLK_COM_REG_UART2_CLK_SEL_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gabb4e24d70b605862456c1eae16b8196a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5e54ad8637aaa01e5216d526072709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2a5e54ad8637aaa01e5216d526072709">CRG_COM_CLK_COM_REG_UART2_CLK_SEL_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga2a5e54ad8637aaa01e5216d526072709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec64e113dc50d53be7ca16932d5a7853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaec64e113dc50d53be7ca16932d5a7853">CRG_COM_CLK_COM_REG_UART2_ENABLE_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gaec64e113dc50d53be7ca16932d5a7853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d7205bbf1a1cfbd446efc0921ffb1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga90d7205bbf1a1cfbd446efc0921ffb1c">CRG_COM_CLK_COM_REG_UART2_ENABLE_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga90d7205bbf1a1cfbd446efc0921ffb1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a5f250c22c89daef466ba0b4dbec8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa8a5f250c22c89daef466ba0b4dbec8e">CRG_COM_CLK_COM_REG_UART_CLK_SEL_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gaa8a5f250c22c89daef466ba0b4dbec8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd68f2c920fbda73e79145483e8a498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7fd68f2c920fbda73e79145483e8a498">CRG_COM_CLK_COM_REG_UART_CLK_SEL_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga7fd68f2c920fbda73e79145483e8a498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga332cf8103020ddf7586500a3b200b62a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga332cf8103020ddf7586500a3b200b62a">CRG_COM_CLK_COM_REG_UART_ENABLE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga332cf8103020ddf7586500a3b200b62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd69a815c28a74eaa7c75c3a23de3d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafd69a815c28a74eaa7c75c3a23de3d89">CRG_COM_CLK_COM_REG_UART_ENABLE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gafd69a815c28a74eaa7c75c3a23de3d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae273b1bfb2976f279bbf8458d89aadb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae273b1bfb2976f279bbf8458d89aadb4">CRG_COM_RESET_CLK_COM_REG_I2C_CLK_SEL_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gae273b1bfb2976f279bbf8458d89aadb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47fa68fc01e882415e938d265c01ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad47fa68fc01e882415e938d265c01ecf">CRG_COM_RESET_CLK_COM_REG_I2C_CLK_SEL_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:gad47fa68fc01e882415e938d265c01ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga581a004b7d591e027d5cb5ffbef042fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga581a004b7d591e027d5cb5ffbef042fb">CRG_COM_RESET_CLK_COM_REG_I2C_ENABLE_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga581a004b7d591e027d5cb5ffbef042fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f9cd90e9f780cbcdef10c4ddda74f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga33f9cd90e9f780cbcdef10c4ddda74f7">CRG_COM_RESET_CLK_COM_REG_I2C_ENABLE_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga33f9cd90e9f780cbcdef10c4ddda74f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga785214b8a2e290748757ab64a4b7e097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga785214b8a2e290748757ab64a4b7e097">CRG_COM_RESET_CLK_COM_REG_SPI_CLK_SEL_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga785214b8a2e290748757ab64a4b7e097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga023a0b3649079da5de7796c0fe6daa2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga023a0b3649079da5de7796c0fe6daa2c">CRG_COM_RESET_CLK_COM_REG_SPI_CLK_SEL_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga023a0b3649079da5de7796c0fe6daa2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d6d4543f306c96673a1f426e841688b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8d6d4543f306c96673a1f426e841688b">CRG_COM_RESET_CLK_COM_REG_SPI_ENABLE_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga8d6d4543f306c96673a1f426e841688b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cbd3fd8d29264c610cb698a7efc6ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4cbd3fd8d29264c610cb698a7efc6ee3">CRG_COM_RESET_CLK_COM_REG_SPI_ENABLE_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga4cbd3fd8d29264c610cb698a7efc6ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161dc9a11f04a6251bce275ee03654d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga161dc9a11f04a6251bce275ee03654d3">CRG_COM_RESET_CLK_COM_REG_UART2_CLK_SEL_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga161dc9a11f04a6251bce275ee03654d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga593fb5ee9966540f35618e443bdf6e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga593fb5ee9966540f35618e443bdf6e5f">CRG_COM_RESET_CLK_COM_REG_UART2_CLK_SEL_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga593fb5ee9966540f35618e443bdf6e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51254b55e1882397696ec1f91cdc810e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga51254b55e1882397696ec1f91cdc810e">CRG_COM_RESET_CLK_COM_REG_UART2_ENABLE_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga51254b55e1882397696ec1f91cdc810e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e14fd23234cc1c20734e60753402356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0e14fd23234cc1c20734e60753402356">CRG_COM_RESET_CLK_COM_REG_UART2_ENABLE_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga0e14fd23234cc1c20734e60753402356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa06ff882f61323888ad137a7ea0cca57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa06ff882f61323888ad137a7ea0cca57">CRG_COM_RESET_CLK_COM_REG_UART_CLK_SEL_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gaa06ff882f61323888ad137a7ea0cca57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe46e350cee80a8e61cbba81a841a573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafe46e350cee80a8e61cbba81a841a573">CRG_COM_RESET_CLK_COM_REG_UART_CLK_SEL_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gafe46e350cee80a8e61cbba81a841a573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac21215395ed89f8b5f1dac6b16a5c38e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac21215395ed89f8b5f1dac6b16a5c38e">CRG_COM_RESET_CLK_COM_REG_UART_ENABLE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac21215395ed89f8b5f1dac6b16a5c38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38025a4c3cb0a1e05e003111c34e00dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga38025a4c3cb0a1e05e003111c34e00dd">CRG_COM_RESET_CLK_COM_REG_UART_ENABLE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga38025a4c3cb0a1e05e003111c34e00dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4858a436de800d28eb4fa739378df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafe4858a436de800d28eb4fa739378df3">CRG_COM_SET_CLK_COM_REG_I2C_CLK_SEL_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gafe4858a436de800d28eb4fa739378df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46deb16c2ee04738a6aa17e6ddd4c60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga46deb16c2ee04738a6aa17e6ddd4c60c">CRG_COM_SET_CLK_COM_REG_I2C_CLK_SEL_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga46deb16c2ee04738a6aa17e6ddd4c60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4b81f92f40d1545b6f8fba76af4f270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab4b81f92f40d1545b6f8fba76af4f270">CRG_COM_SET_CLK_COM_REG_I2C_ENABLE_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gab4b81f92f40d1545b6f8fba76af4f270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1fe9c04af01b00c5ed82e5bf679f0d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa1fe9c04af01b00c5ed82e5bf679f0d4">CRG_COM_SET_CLK_COM_REG_I2C_ENABLE_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:gaa1fe9c04af01b00c5ed82e5bf679f0d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae02409ff3cae8fc99b4550de91741fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae02409ff3cae8fc99b4550de91741fb7">CRG_COM_SET_CLK_COM_REG_SPI_CLK_SEL_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gae02409ff3cae8fc99b4550de91741fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90fbddc0dba880b6edb2bc9232f4f122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga90fbddc0dba880b6edb2bc9232f4f122">CRG_COM_SET_CLK_COM_REG_SPI_CLK_SEL_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga90fbddc0dba880b6edb2bc9232f4f122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe93d0ce9de5b597bff3b97b4187befd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabe93d0ce9de5b597bff3b97b4187befd">CRG_COM_SET_CLK_COM_REG_SPI_ENABLE_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gabe93d0ce9de5b597bff3b97b4187befd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dcfcac5e75ff6836de194bd1ae0d222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8dcfcac5e75ff6836de194bd1ae0d222">CRG_COM_SET_CLK_COM_REG_SPI_ENABLE_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga8dcfcac5e75ff6836de194bd1ae0d222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf589309c016c6b340d99a8a51e4a2876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf589309c016c6b340d99a8a51e4a2876">CRG_COM_SET_CLK_COM_REG_UART2_CLK_SEL_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gaf589309c016c6b340d99a8a51e4a2876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56fc3148e8119baccd2f636d3fc561a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga56fc3148e8119baccd2f636d3fc561a7">CRG_COM_SET_CLK_COM_REG_UART2_CLK_SEL_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga56fc3148e8119baccd2f636d3fc561a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887246dde62169c7b46b313c56433635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga887246dde62169c7b46b313c56433635">CRG_COM_SET_CLK_COM_REG_UART2_ENABLE_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga887246dde62169c7b46b313c56433635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a8deb1fe2e5667491235fa4e93a870d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7a8deb1fe2e5667491235fa4e93a870d">CRG_COM_SET_CLK_COM_REG_UART2_ENABLE_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga7a8deb1fe2e5667491235fa4e93a870d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e4203ccdb4863744563f11d52702ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga30e4203ccdb4863744563f11d52702ef">CRG_COM_SET_CLK_COM_REG_UART_CLK_SEL_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga30e4203ccdb4863744563f11d52702ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08691728622528859086daa34c3a537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae08691728622528859086daa34c3a537">CRG_COM_SET_CLK_COM_REG_UART_CLK_SEL_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gae08691728622528859086daa34c3a537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16d69d7c80160888bb40692ed2919c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac16d69d7c80160888bb40692ed2919c1">CRG_COM_SET_CLK_COM_REG_UART_ENABLE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac16d69d7c80160888bb40692ed2919c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga938c587f0698c082cc71d12fb85acb69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga938c587f0698c082cc71d12fb85acb69">CRG_COM_SET_CLK_COM_REG_UART_ENABLE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga938c587f0698c082cc71d12fb85acb69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga365c17f0692ad3c34f1bf71045afe8ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga365c17f0692ad3c34f1bf71045afe8ce">CRG_PER_CLK_PER_REG_GPADC_CLK_SEL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga365c17f0692ad3c34f1bf71045afe8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b879960e5148ffb5630c300feafceec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7b879960e5148ffb5630c300feafceec">CRG_PER_CLK_PER_REG_GPADC_CLK_SEL_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga7b879960e5148ffb5630c300feafceec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacec25f9b9e2ea6cf669849509bb90020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacec25f9b9e2ea6cf669849509bb90020">CRG_PER_RESET_CLK_PER_REG_GPADC_CLK_SEL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gacec25f9b9e2ea6cf669849509bb90020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49682647bf5a7f2214764f31f7f2e56f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga49682647bf5a7f2214764f31f7f2e56f">CRG_PER_RESET_CLK_PER_REG_GPADC_CLK_SEL_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga49682647bf5a7f2214764f31f7f2e56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3288e6a00ad5bb91d13ea45ecc636b24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3288e6a00ad5bb91d13ea45ecc636b24">CRG_PER_SET_CLK_PER_REG_GPADC_CLK_SEL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga3288e6a00ad5bb91d13ea45ecc636b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6625a6e0a210fed4d968b41336e071ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6625a6e0a210fed4d968b41336e071ab">CRG_PER_SET_CLK_PER_REG_GPADC_CLK_SEL_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga6625a6e0a210fed4d968b41336e071ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9728ed73b2990029418543cef71df1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3b9728ed73b2990029418543cef71df1">CRG_TOP_ANA_STATUS_REG_LDO_GPADC_OK_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga3b9728ed73b2990029418543cef71df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga900edb82b5e15a80ddd7c24858e0fdd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga900edb82b5e15a80ddd7c24858e0fdd3">CRG_TOP_ANA_STATUS_REG_LDO_GPADC_OK_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga900edb82b5e15a80ddd7c24858e0fdd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a67ada3133e0885c7316aa986fc316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga39a67ada3133e0885c7316aa986fc316">CRG_TOP_ANA_STATUS_REG_BOD_COMP_VEFLASH_OK_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga39a67ada3133e0885c7316aa986fc316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga707178855e28124a70b48654548105be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga707178855e28124a70b48654548105be">CRG_TOP_ANA_STATUS_REG_BOD_COMP_VEFLASH_OK_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga707178855e28124a70b48654548105be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477f0d0bcd12806b6997e5953a6a3741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga477f0d0bcd12806b6997e5953a6a3741">CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDCDC_OK_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga477f0d0bcd12806b6997e5953a6a3741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7be0fff23f3f6cc78291926910556f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7be0fff23f3f6cc78291926910556f32">CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDCDC_OK_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga7be0fff23f3f6cc78291926910556f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85f3b4d05c2a7f02d7f347005d8a940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac85f3b4d05c2a7f02d7f347005d8a940">CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDDIO_OK_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gac85f3b4d05c2a7f02d7f347005d8a940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f7aeae880100516388011c1c254564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga88f7aeae880100516388011c1c254564">CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDDIO_OK_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga88f7aeae880100516388011c1c254564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga273111172220765ac68f8f41e70b9a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga273111172220765ac68f8f41e70b9a4b">CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDD_OK_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga273111172220765ac68f8f41e70b9a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed199c1abace54452613bd6a81a780c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2ed199c1abace54452613bd6a81a780c">CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDD_OK_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga2ed199c1abace54452613bd6a81a780c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc757b13c6008714a7e99788dd09a37d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabc757b13c6008714a7e99788dd09a37d">CRG_TOP_ANA_STATUS_REG_LDO_IO_OK_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gabc757b13c6008714a7e99788dd09a37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2b372c91eb638ca80b91de2f281fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaad2b372c91eb638ca80b91de2f281fcb">CRG_TOP_ANA_STATUS_REG_LDO_IO_OK_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gaad2b372c91eb638ca80b91de2f281fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338c5c4d14f50f8f41eb68cad62bca07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga338c5c4d14f50f8f41eb68cad62bca07">CRG_TOP_ANA_STATUS_REG_LDO_LOW_OK_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga338c5c4d14f50f8f41eb68cad62bca07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dffde8faad360b9f971a4044a24bdb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7dffde8faad360b9f971a4044a24bdb6">CRG_TOP_ANA_STATUS_REG_LDO_LOW_OK_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga7dffde8faad360b9f971a4044a24bdb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41442f6bf0e2c0915d2edf7882a63f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga41442f6bf0e2c0915d2edf7882a63f1e">CRG_TOP_ANA_STATUS_REG_LDO_CORE_OK_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga41442f6bf0e2c0915d2edf7882a63f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420d5baa42af22fec424b983094cee5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga420d5baa42af22fec424b983094cee5f">CRG_TOP_ANA_STATUS_REG_LDO_CORE_OK_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga420d5baa42af22fec424b983094cee5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a0c5d2ff8b29eb821add33e1ec5e3af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2a0c5d2ff8b29eb821add33e1ec5e3af">CRG_TOP_ANA_STATUS_REG_BANDGAP_OK_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga2a0c5d2ff8b29eb821add33e1ec5e3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca59244b708e2dfe5a16b6beec10f363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaca59244b708e2dfe5a16b6beec10f363">CRG_TOP_ANA_STATUS_REG_BANDGAP_OK_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gaca59244b708e2dfe5a16b6beec10f363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac914c265bc4a8487d2fdab6803c1283d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac914c265bc4a8487d2fdab6803c1283d">CRG_TOP_BANDGAP_REG_BGR_ITRIM_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gac914c265bc4a8487d2fdab6803c1283d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga464ba78ffd554bfc3e305365eaa79594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga464ba78ffd554bfc3e305365eaa79594">CRG_TOP_BANDGAP_REG_BGR_ITRIM_Msk</a>&#160;&#160;&#160;(0x7c0UL)</td></tr>
<tr class="separator:ga464ba78ffd554bfc3e305365eaa79594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10532f5f75cc9c3ce17a1988e7790313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga10532f5f75cc9c3ce17a1988e7790313">CRG_TOP_BANDGAP_REG_BGR_TRIM_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga10532f5f75cc9c3ce17a1988e7790313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac376e333fde154aeeb5142f7f6fad69f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac376e333fde154aeeb5142f7f6fad69f">CRG_TOP_BANDGAP_REG_BGR_TRIM_Msk</a>&#160;&#160;&#160;(0x1fUL)</td></tr>
<tr class="separator:gac376e333fde154aeeb5142f7f6fad69f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8e543d5fc7151e9b3455f22a107e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8e8e543d5fc7151e9b3455f22a107e6c">CRG_TOP_BIAS_VREF_SEL_REG_BIAS_VREF_RF2_SEL_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga8e8e543d5fc7151e9b3455f22a107e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad65aa9d918be7c4747c3f51c0afd7988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad65aa9d918be7c4747c3f51c0afd7988">CRG_TOP_BIAS_VREF_SEL_REG_BIAS_VREF_RF2_SEL_Msk</a>&#160;&#160;&#160;(0xf0UL)</td></tr>
<tr class="separator:gad65aa9d918be7c4747c3f51c0afd7988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga124d43afee951650cebfd6bf187ae9fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga124d43afee951650cebfd6bf187ae9fe">CRG_TOP_BIAS_VREF_SEL_REG_BIAS_VREF_RF1_SEL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga124d43afee951650cebfd6bf187ae9fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga316ccc2e261453dc49d02b596998102f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga316ccc2e261453dc49d02b596998102f">CRG_TOP_BIAS_VREF_SEL_REG_BIAS_VREF_RF1_SEL_Msk</a>&#160;&#160;&#160;(0xfUL)</td></tr>
<tr class="separator:ga316ccc2e261453dc49d02b596998102f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd7fd1c3cc5d50da5cbc36a5a68a24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacbd7fd1c3cc5d50da5cbc36a5a68a24a">CRG_TOP_BOD_CTRL_REG_BOD_VDDIO_MASK_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gacbd7fd1c3cc5d50da5cbc36a5a68a24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae312b42e75584f53fc87f3979e181b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae312b42e75584f53fc87f3979e181b3e">CRG_TOP_BOD_CTRL_REG_BOD_VDDIO_MASK_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:gae312b42e75584f53fc87f3979e181b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1990c9a4f021e21db012424198497bed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1990c9a4f021e21db012424198497bed">CRG_TOP_BOD_CTRL_REG_BOD_VDCDC_MASK_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga1990c9a4f021e21db012424198497bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a55d8e17b13046b2e63c96e4e7aa077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6a55d8e17b13046b2e63c96e4e7aa077">CRG_TOP_BOD_CTRL_REG_BOD_VDCDC_MASK_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga6a55d8e17b13046b2e63c96e4e7aa077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34805e7d0b27a18b9d9973c9ffed53fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga34805e7d0b27a18b9d9973c9ffed53fb">CRG_TOP_BOD_CTRL_REG_BOD_VDD_MASK_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga34805e7d0b27a18b9d9973c9ffed53fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51798eb67263d20a24975537e73a286d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga51798eb67263d20a24975537e73a286d">CRG_TOP_BOD_CTRL_REG_BOD_VDD_MASK_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga51798eb67263d20a24975537e73a286d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga958c3a2c45493176ad5163b76a8bef3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga958c3a2c45493176ad5163b76a8bef3a">CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDDIO_COMP_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga958c3a2c45493176ad5163b76a8bef3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131d66eddfc8bc304dc6a2fae58f26cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga131d66eddfc8bc304dc6a2fae58f26cc">CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDDIO_COMP_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga131d66eddfc8bc304dc6a2fae58f26cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae90313ef9692f0cc0a21da84984b2720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae90313ef9692f0cc0a21da84984b2720">CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDCDC_COMP_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gae90313ef9692f0cc0a21da84984b2720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea7423e7b0af448527106df126f87047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaea7423e7b0af448527106df126f87047">CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDCDC_COMP_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gaea7423e7b0af448527106df126f87047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61139223ace8df8df50d15128179085e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga61139223ace8df8df50d15128179085e">CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDD_COMP_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga61139223ace8df8df50d15128179085e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b47ffa2a28fcc491da06fcccf0cab33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4b47ffa2a28fcc491da06fcccf0cab33">CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDD_COMP_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga4b47ffa2a28fcc491da06fcccf0cab33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dee7c8ddb1344bf7689f634a347a2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6dee7c8ddb1344bf7689f634a347a2ba">CRG_TOP_BOD_CTRL_REG_BOD_SEL_VDD_LVL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga6dee7c8ddb1344bf7689f634a347a2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc70edc4a44984afb27a1c89c3b5a78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabc70edc4a44984afb27a1c89c3b5a78e">CRG_TOP_BOD_CTRL_REG_BOD_SEL_VDD_LVL_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:gabc70edc4a44984afb27a1c89c3b5a78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a7c672268fa9aaf6dae75c32871512c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1a7c672268fa9aaf6dae75c32871512c">CRG_TOP_CLK_AMBA_REG_QSPI_ENABLE_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga1a7c672268fa9aaf6dae75c32871512c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc27f8ea8ac2a6f9a8d8541095ba68a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafc27f8ea8ac2a6f9a8d8541095ba68a3">CRG_TOP_CLK_AMBA_REG_QSPI_ENABLE_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:gafc27f8ea8ac2a6f9a8d8541095ba68a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadba2d3cb5519007ec700fe57a01d4836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadba2d3cb5519007ec700fe57a01d4836">CRG_TOP_CLK_AMBA_REG_QSPI_DIV_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gadba2d3cb5519007ec700fe57a01d4836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0030e7ef09a033c5b5003097bf2d229e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0030e7ef09a033c5b5003097bf2d229e">CRG_TOP_CLK_AMBA_REG_QSPI_DIV_Msk</a>&#160;&#160;&#160;(0xc00UL)</td></tr>
<tr class="separator:ga0030e7ef09a033c5b5003097bf2d229e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e764abd6b2cc9d4bdf5430c3e54736f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6e764abd6b2cc9d4bdf5430c3e54736f">CRG_TOP_CLK_AMBA_REG_QDEC_CLK_ENABLE_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga6e764abd6b2cc9d4bdf5430c3e54736f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae34e2652cea5eb122b883ec42b927d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae34e2652cea5eb122b883ec42b927d95">CRG_TOP_CLK_AMBA_REG_QDEC_CLK_ENABLE_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:gae34e2652cea5eb122b883ec42b927d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03e6e66dba19831ec4813b5ed34911f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf03e6e66dba19831ec4813b5ed34911f">CRG_TOP_CLK_AMBA_REG_AES_CLK_ENABLE_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gaf03e6e66dba19831ec4813b5ed34911f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf751ccd3eb6c8ef044f2f452bacab9ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf751ccd3eb6c8ef044f2f452bacab9ca">CRG_TOP_CLK_AMBA_REG_AES_CLK_ENABLE_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:gaf751ccd3eb6c8ef044f2f452bacab9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd8d4e1f920362d282920650d6473d44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacd8d4e1f920362d282920650d6473d44">CRG_TOP_CLK_AMBA_REG_PCLK_DIV_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gacd8d4e1f920362d282920650d6473d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78e06bb4306d7b6bf8bebd733c55b9a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga78e06bb4306d7b6bf8bebd733c55b9a5">CRG_TOP_CLK_AMBA_REG_PCLK_DIV_Msk</a>&#160;&#160;&#160;(0x30UL)</td></tr>
<tr class="separator:ga78e06bb4306d7b6bf8bebd733c55b9a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0e20a952be7497f90a89182fa3786d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafb0e20a952be7497f90a89182fa3786d">CRG_TOP_CLK_AMBA_REG_HCLK_DIV_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gafb0e20a952be7497f90a89182fa3786d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe66db84bff15e87a21089fc232f7c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3fe66db84bff15e87a21089fc232f7c8">CRG_TOP_CLK_AMBA_REG_HCLK_DIV_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:ga3fe66db84bff15e87a21089fc232f7c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03c1a9b8fed44cac81c3a1af7062cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf03c1a9b8fed44cac81c3a1af7062cad">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_DBLR64M_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:gaf03c1a9b8fed44cac81c3a1af7062cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab78a0caee58f912ca325e0d0175fb28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaab78a0caee58f912ca325e0d0175fb28">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_DBLR64M_Msk</a>&#160;&#160;&#160;(0x8000UL)</td></tr>
<tr class="separator:gaab78a0caee58f912ca325e0d0175fb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab022fafc42998ddc374070428b914dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaab022fafc42998ddc374070428b914dd">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_XTAL32M_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:gaab022fafc42998ddc374070428b914dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af8f591f7e6821ca4c6e114f736c907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9af8f591f7e6821ca4c6e114f736c907">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_XTAL32M_Msk</a>&#160;&#160;&#160;(0x4000UL)</td></tr>
<tr class="separator:ga9af8f591f7e6821ca4c6e114f736c907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c260241b53c5adb1460778db42ca932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5c260241b53c5adb1460778db42ca932">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_RC32M_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga5c260241b53c5adb1460778db42ca932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf6e96a85920df70f6824a3eacdef4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4bf6e96a85920df70f6824a3eacdef4d">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_RC32M_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:ga4bf6e96a85920df70f6824a3eacdef4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85bb14c3b3897ac3f97a36e55b8aeca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa85bb14c3b3897ac3f97a36e55b8aeca">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_LP_CLK_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:gaa85bb14c3b3897ac3f97a36e55b8aeca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39669dc6712e6025cb3e695e628a6074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga39669dc6712e6025cb3e695e628a6074">CRG_TOP_CLK_CTRL_REG_RUNNING_AT_LP_CLK_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:ga39669dc6712e6025cb3e695e628a6074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f869f2a3b14bd98d0b07bc801c198b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga88f869f2a3b14bd98d0b07bc801c198b">CRG_TOP_CLK_CTRL_REG_XTAL32M_DISABLE_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga88f869f2a3b14bd98d0b07bc801c198b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac51cba0fa11025b4a2c9f969b575b13e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac51cba0fa11025b4a2c9f969b575b13e">CRG_TOP_CLK_CTRL_REG_XTAL32M_DISABLE_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gac51cba0fa11025b4a2c9f969b575b13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac209f4a85273d2aeeca94fe95ba84a7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac209f4a85273d2aeeca94fe95ba84a7a">CRG_TOP_CLK_CTRL_REG_LP_CLK_SEL_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gac209f4a85273d2aeeca94fe95ba84a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c8110af5690c4b396d8e023a97ec34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga19c8110af5690c4b396d8e023a97ec34">CRG_TOP_CLK_CTRL_REG_LP_CLK_SEL_Msk</a>&#160;&#160;&#160;(0xcUL)</td></tr>
<tr class="separator:ga19c8110af5690c4b396d8e023a97ec34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866ca7dc1dc46b5ef7e3f4f1fcf945cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga866ca7dc1dc46b5ef7e3f4f1fcf945cf">CRG_TOP_CLK_CTRL_REG_SYS_CLK_SEL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga866ca7dc1dc46b5ef7e3f4f1fcf945cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ceccb7bd7d738a97ff28d5d9ba6cc96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5ceccb7bd7d738a97ff28d5d9ba6cc96">CRG_TOP_CLK_CTRL_REG_SYS_CLK_SEL_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga5ceccb7bd7d738a97ff28d5d9ba6cc96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0470bebb0a0c2dfb3b52da7d9b1522a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac0470bebb0a0c2dfb3b52da7d9b1522a">CRG_TOP_CLK_RADIO_REG_RFCU_ENABLE_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gac0470bebb0a0c2dfb3b52da7d9b1522a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc51a0d3b3bb493dce6eb525cb95667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5cc51a0d3b3bb493dce6eb525cb95667">CRG_TOP_CLK_RADIO_REG_RFCU_ENABLE_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga5cc51a0d3b3bb493dce6eb525cb95667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga452df37f23a279cfa273256e2bb33504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga452df37f23a279cfa273256e2bb33504">CRG_TOP_CLK_RADIO_REG_CMAC_SYNCH_RESET_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga452df37f23a279cfa273256e2bb33504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga867ba86aea6dd8743c7686e5f33414db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga867ba86aea6dd8743c7686e5f33414db">CRG_TOP_CLK_RADIO_REG_CMAC_SYNCH_RESET_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga867ba86aea6dd8743c7686e5f33414db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80fd4a0d2d4bfb31635cedd4a682a83e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga80fd4a0d2d4bfb31635cedd4a682a83e">CRG_TOP_CLK_RADIO_REG_CMAC_CLK_SEL_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga80fd4a0d2d4bfb31635cedd4a682a83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga947205bf6c0552eddf37d073e01b354a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga947205bf6c0552eddf37d073e01b354a">CRG_TOP_CLK_RADIO_REG_CMAC_CLK_SEL_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga947205bf6c0552eddf37d073e01b354a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8af01e793820d0f17c6f137dcfb5038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab8af01e793820d0f17c6f137dcfb5038">CRG_TOP_CLK_RADIO_REG_CMAC_CLK_ENABLE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gab8af01e793820d0f17c6f137dcfb5038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e02d92453ff14835d8a35ad9ff87fd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9e02d92453ff14835d8a35ad9ff87fd5">CRG_TOP_CLK_RADIO_REG_CMAC_CLK_ENABLE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga9e02d92453ff14835d8a35ad9ff87fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga568e004ff94178061c8a56615d4e8558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga568e004ff94178061c8a56615d4e8558">CRG_TOP_CLK_RC32M_REG_RC32M_COSC_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga568e004ff94178061c8a56615d4e8558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f275659bf1030ae71c972df2588907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga36f275659bf1030ae71c972df2588907">CRG_TOP_CLK_RC32M_REG_RC32M_COSC_Msk</a>&#160;&#160;&#160;(0x780UL)</td></tr>
<tr class="separator:ga36f275659bf1030ae71c972df2588907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga218ccae9961e10d4327c4983698c426c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga218ccae9961e10d4327c4983698c426c">CRG_TOP_CLK_RC32M_REG_RC32M_RANGE_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga218ccae9961e10d4327c4983698c426c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1646a620844ba262ae86ad7c08c87a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1646a620844ba262ae86ad7c08c87a28">CRG_TOP_CLK_RC32M_REG_RC32M_RANGE_Msk</a>&#160;&#160;&#160;(0x60UL)</td></tr>
<tr class="separator:ga1646a620844ba262ae86ad7c08c87a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb4b458ce8d473ccc75331d08b58f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0cb4b458ce8d473ccc75331d08b58f99">CRG_TOP_CLK_RC32M_REG_RC32M_BIAS_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga0cb4b458ce8d473ccc75331d08b58f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f7fef4e7f45281e2879f209c3e38d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1f7fef4e7f45281e2879f209c3e38d7e">CRG_TOP_CLK_RC32M_REG_RC32M_BIAS_Msk</a>&#160;&#160;&#160;(0x1eUL)</td></tr>
<tr class="separator:ga1f7fef4e7f45281e2879f209c3e38d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ce6d345a458d3177a5610c00914fdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga57ce6d345a458d3177a5610c00914fdd">CRG_TOP_CLK_RC32M_REG_RC32M_ENABLE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga57ce6d345a458d3177a5610c00914fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06d772e1509bc2fe10f9c307e95ac7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga06d772e1509bc2fe10f9c307e95ac7e2">CRG_TOP_CLK_RC32M_REG_RC32M_ENABLE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga06d772e1509bc2fe10f9c307e95ac7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga789c16c737341525763cfd74edc8ff90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga789c16c737341525763cfd74edc8ff90">CRG_TOP_CLK_RCLP_REG_RCLP_TRIM_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga789c16c737341525763cfd74edc8ff90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f82d250962179bb5da5af2af6dd0c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga59f82d250962179bb5da5af2af6dd0c5">CRG_TOP_CLK_RCLP_REG_RCLP_TRIM_Msk</a>&#160;&#160;&#160;(0x78UL)</td></tr>
<tr class="separator:ga59f82d250962179bb5da5af2af6dd0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12e0c5032af16674237e1a2bb38c9dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac12e0c5032af16674237e1a2bb38c9dd">CRG_TOP_CLK_RCLP_REG_RCLP_LOW_SPEED_FORCE_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gac12e0c5032af16674237e1a2bb38c9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5941d51518d8876e3b12a29dbbc7363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa5941d51518d8876e3b12a29dbbc7363">CRG_TOP_CLK_RCLP_REG_RCLP_LOW_SPEED_FORCE_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gaa5941d51518d8876e3b12a29dbbc7363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183b3ce31712bd448e6d59277f74a48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga183b3ce31712bd448e6d59277f74a48c">CRG_TOP_CLK_RCLP_REG_RCLP_HIGH_SPEED_FORCE_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga183b3ce31712bd448e6d59277f74a48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf850ac74cd18b7f3f7f7f11d76cbd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4cf850ac74cd18b7f3f7f7f11d76cbd7">CRG_TOP_CLK_RCLP_REG_RCLP_HIGH_SPEED_FORCE_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga4cf850ac74cd18b7f3f7f7f11d76cbd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad3689abe6723b66c3ce6c1c46dd1f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacad3689abe6723b66c3ce6c1c46dd1f9">CRG_TOP_CLK_RCLP_REG_RCLP_DISABLE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gacad3689abe6723b66c3ce6c1c46dd1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c468359613023aced3343e1402fe9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac0c468359613023aced3343e1402fe9b">CRG_TOP_CLK_RCLP_REG_RCLP_DISABLE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gac0c468359613023aced3343e1402fe9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a10aa81accca6edddfe6697320c83fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5a10aa81accca6edddfe6697320c83fa">CRG_TOP_CLK_RCX_REG_RCX_BIAS_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga5a10aa81accca6edddfe6697320c83fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44d22db27bbc5d382e92b63e1156eb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab44d22db27bbc5d382e92b63e1156eb4">CRG_TOP_CLK_RCX_REG_RCX_BIAS_Msk</a>&#160;&#160;&#160;(0x780UL)</td></tr>
<tr class="separator:gab44d22db27bbc5d382e92b63e1156eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5123a3c24f6d58a6941fd3c4875f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2a5123a3c24f6d58a6941fd3c4875f28">CRG_TOP_CLK_RCX_REG_RCX_C0_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga2a5123a3c24f6d58a6941fd3c4875f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e94c5d779331e4a72bea5934562989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga57e94c5d779331e4a72bea5934562989">CRG_TOP_CLK_RCX_REG_RCX_C0_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga57e94c5d779331e4a72bea5934562989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e94ac08d0d54b50d8ae5fe188445a31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5e94ac08d0d54b50d8ae5fe188445a31">CRG_TOP_CLK_RCX_REG_RCX_CADJUST_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga5e94ac08d0d54b50d8ae5fe188445a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaccad45df1c20ccb2664b894e5e46d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaccad45df1c20ccb2664b894e5e46d0f">CRG_TOP_CLK_RCX_REG_RCX_CADJUST_Msk</a>&#160;&#160;&#160;(0x3eUL)</td></tr>
<tr class="separator:gaaccad45df1c20ccb2664b894e5e46d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45f6f8c4b15dcbda2a2489e41bc5474c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga45f6f8c4b15dcbda2a2489e41bc5474c">CRG_TOP_CLK_RCX_REG_RCX_ENABLE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga45f6f8c4b15dcbda2a2489e41bc5474c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de84f17561b63ae634c5a0c98703d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3de84f17561b63ae634c5a0c98703d89">CRG_TOP_CLK_RCX_REG_RCX_ENABLE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga3de84f17561b63ae634c5a0c98703d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa859966d846d187eb5b6daa118accdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaa859966d846d187eb5b6daa118accdd">CRG_TOP_CLK_RTCDIV_REG_RTC_RESET_REQ_Pos</a>&#160;&#160;&#160;(21UL)</td></tr>
<tr class="separator:gaaa859966d846d187eb5b6daa118accdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca49176053fb78893f52d315006a0cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabca49176053fb78893f52d315006a0cc">CRG_TOP_CLK_RTCDIV_REG_RTC_RESET_REQ_Msk</a>&#160;&#160;&#160;(0x200000UL)</td></tr>
<tr class="separator:gabca49176053fb78893f52d315006a0cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb901c1f68ef5e9cea69b593aa050d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1bb901c1f68ef5e9cea69b593aa050d1">CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_ENABLE_Pos</a>&#160;&#160;&#160;(20UL)</td></tr>
<tr class="separator:ga1bb901c1f68ef5e9cea69b593aa050d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e7cae15b33ce2b172c8209a78416541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7e7cae15b33ce2b172c8209a78416541">CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_ENABLE_Msk</a>&#160;&#160;&#160;(0x100000UL)</td></tr>
<tr class="separator:ga7e7cae15b33ce2b172c8209a78416541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0328fd1812239fa46f2fee767c51618e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0328fd1812239fa46f2fee767c51618e">CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_DENOM_Pos</a>&#160;&#160;&#160;(19UL)</td></tr>
<tr class="separator:ga0328fd1812239fa46f2fee767c51618e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f733e9f3c154658c8d7387cdee7427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad5f733e9f3c154658c8d7387cdee7427">CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_DENOM_Msk</a>&#160;&#160;&#160;(0x80000UL)</td></tr>
<tr class="separator:gad5f733e9f3c154658c8d7387cdee7427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae12f4ae514a66375a5e62ceea48a6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaae12f4ae514a66375a5e62ceea48a6f">CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_INT_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gaaae12f4ae514a66375a5e62ceea48a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5da5d2cbfd332283620b4252c9e94fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf5da5d2cbfd332283620b4252c9e94fb">CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_INT_Msk</a>&#160;&#160;&#160;(0x7fc00UL)</td></tr>
<tr class="separator:gaf5da5d2cbfd332283620b4252c9e94fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda1a87acc214ce2c975d0c682cb3b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabda1a87acc214ce2c975d0c682cb3b1b">CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_FRAC_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gabda1a87acc214ce2c975d0c682cb3b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec7a187e4f0a405a466a6b0fac015b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaec7a187e4f0a405a466a6b0fac015b7d">CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_FRAC_Msk</a>&#160;&#160;&#160;(0x3ffUL)</td></tr>
<tr class="separator:gaec7a187e4f0a405a466a6b0fac015b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f84436673eb88e67c3f9424199a5ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga10f84436673eb88e67c3f9424199a5ba">CRG_TOP_CLK_SWITCH2XTAL_REG_SWITCH2XTAL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga10f84436673eb88e67c3f9424199a5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae419e469ca546a0c7e517355103bef09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae419e469ca546a0c7e517355103bef09">CRG_TOP_CLK_SWITCH2XTAL_REG_SWITCH2XTAL_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gae419e469ca546a0c7e517355103bef09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11aaeef9a6c0007cedac4e5315eb7db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga11aaeef9a6c0007cedac4e5315eb7db5">CRG_TOP_CLK_TMR_REG_TMR2_PWM_AON_MODE_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga11aaeef9a6c0007cedac4e5315eb7db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c95da38dd7c0934b282f3e5decca6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0c95da38dd7c0934b282f3e5decca6fe">CRG_TOP_CLK_TMR_REG_TMR2_PWM_AON_MODE_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga0c95da38dd7c0934b282f3e5decca6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f6816b19f6950886012421b0e292afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5f6816b19f6950886012421b0e292afc">CRG_TOP_CLK_TMR_REG_TMR_PWM_AON_MODE_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga5f6816b19f6950886012421b0e292afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeef905851d3e3199bc0a6f23c7209436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeef905851d3e3199bc0a6f23c7209436">CRG_TOP_CLK_TMR_REG_TMR_PWM_AON_MODE_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gaeef905851d3e3199bc0a6f23c7209436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3681f365024c7552823e65470865b081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3681f365024c7552823e65470865b081">CRG_TOP_CLK_TMR_REG_WAKEUPCT_ENABLE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga3681f365024c7552823e65470865b081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab15c5ab017d718045fe58eb12814e3ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab15c5ab017d718045fe58eb12814e3ad">CRG_TOP_CLK_TMR_REG_WAKEUPCT_ENABLE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gab15c5ab017d718045fe58eb12814e3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc349e4dd8488fa901bd024a961241c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaabc349e4dd8488fa901bd024a961241c">CRG_TOP_CLK_XTAL32K_REG_XTAL32K_VDDX_TRIM_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gaabc349e4dd8488fa901bd024a961241c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f96790e544a268fe6c6b09a7625aaac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4f96790e544a268fe6c6b09a7625aaac">CRG_TOP_CLK_XTAL32K_REG_XTAL32K_VDDX_TRIM_Msk</a>&#160;&#160;&#160;(0x1e00UL)</td></tr>
<tr class="separator:ga4f96790e544a268fe6c6b09a7625aaac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bfb81201e456664336cf52faca1e974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3bfb81201e456664336cf52faca1e974">CRG_TOP_CLK_XTAL32K_REG_XTAL32K_DISABLE_AMPREG_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga3bfb81201e456664336cf52faca1e974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac414345420cc79a8cf7495d63c8832ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac414345420cc79a8cf7495d63c8832ea">CRG_TOP_CLK_XTAL32K_REG_XTAL32K_DISABLE_AMPREG_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:gac414345420cc79a8cf7495d63c8832ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga351497cd9686d32e55f4266cd6145bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga351497cd9686d32e55f4266cd6145bb5">CRG_TOP_CLK_XTAL32K_REG_XTAL32K_CUR_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga351497cd9686d32e55f4266cd6145bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be6cedec723cee2ff3b57a9a284220e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2be6cedec723cee2ff3b57a9a284220e">CRG_TOP_CLK_XTAL32K_REG_XTAL32K_CUR_Msk</a>&#160;&#160;&#160;(0x78UL)</td></tr>
<tr class="separator:ga2be6cedec723cee2ff3b57a9a284220e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c8c2f3cd93b7385731658b1b961a196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9c8c2f3cd93b7385731658b1b961a196">CRG_TOP_CLK_XTAL32K_REG_XTAL32K_RBIAS_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga9c8c2f3cd93b7385731658b1b961a196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b131a6c85da7ce8f5a23ef63dc7ae95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3b131a6c85da7ce8f5a23ef63dc7ae95">CRG_TOP_CLK_XTAL32K_REG_XTAL32K_RBIAS_Msk</a>&#160;&#160;&#160;(0x6UL)</td></tr>
<tr class="separator:ga3b131a6c85da7ce8f5a23ef63dc7ae95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73e1ab4bae5bcd2c1d0731d66edb29b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac73e1ab4bae5bcd2c1d0731d66edb29b">CRG_TOP_CLK_XTAL32K_REG_XTAL32K_ENABLE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac73e1ab4bae5bcd2c1d0731d66edb29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c3b412a2f27497cd09b7549a4e13290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1c3b412a2f27497cd09b7549a4e13290">CRG_TOP_CLK_XTAL32K_REG_XTAL32K_ENABLE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga1c3b412a2f27497cd09b7549a4e13290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad92d3a1583ac3fa97b6f72bca2f2c3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaad92d3a1583ac3fa97b6f72bca2f2c3b">CRG_TOP_DISCHARGE_RAIL_REG_RESET_VDD_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gaad92d3a1583ac3fa97b6f72bca2f2c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga957f9ad7678e06326f29f184a8692960"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga957f9ad7678e06326f29f184a8692960">CRG_TOP_DISCHARGE_RAIL_REG_RESET_VDD_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga957f9ad7678e06326f29f184a8692960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7f831194ea0149d1936a36c2fdfc25e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa7f831194ea0149d1936a36c2fdfc25e">CRG_TOP_DISCHARGE_RAIL_REG_RESET_VDCDC_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gaa7f831194ea0149d1936a36c2fdfc25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8569ac9b240a6d0a6fc21cad0f7f122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac8569ac9b240a6d0a6fc21cad0f7f122">CRG_TOP_DISCHARGE_RAIL_REG_RESET_VDCDC_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gac8569ac9b240a6d0a6fc21cad0f7f122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb43d8217ee92c78eb81e809eca2d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0fb43d8217ee92c78eb81e809eca2d28">CRG_TOP_DISCHARGE_RAIL_REG_RESET_VIO_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga0fb43d8217ee92c78eb81e809eca2d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd50507ad929c12d2808f4f27c074e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2bd50507ad929c12d2808f4f27c074e6">CRG_TOP_DISCHARGE_RAIL_REG_RESET_VIO_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga2bd50507ad929c12d2808f4f27c074e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee75e670f0f61ed0e573b12acb595ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7ee75e670f0f61ed0e573b12acb595ff">CRG_TOP_HIBERN_CTRL_REG_HIBERN_WKUP_MASK_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga7ee75e670f0f61ed0e573b12acb595ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd69cba713dc377fac1539886aca6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaefd69cba713dc377fac1539886aca6c8">CRG_TOP_HIBERN_CTRL_REG_HIBERN_WKUP_MASK_Msk</a>&#160;&#160;&#160;(0x30UL)</td></tr>
<tr class="separator:gaefd69cba713dc377fac1539886aca6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga210553e860a2ee565d6d1ad6141a7dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga210553e860a2ee565d6d1ad6141a7dca">CRG_TOP_HIBERN_CTRL_REG_HIBERN_WKUP_POLARITY_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga210553e860a2ee565d6d1ad6141a7dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1418027909a3422aa596322fb2a79125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1418027909a3422aa596322fb2a79125">CRG_TOP_HIBERN_CTRL_REG_HIBERN_WKUP_POLARITY_Msk</a>&#160;&#160;&#160;(0xcUL)</td></tr>
<tr class="separator:ga1418027909a3422aa596322fb2a79125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6e8d5548e05e696e4fd53e1638581e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab6e8d5548e05e696e4fd53e1638581e1">CRG_TOP_HIBERN_CTRL_REG_HIBERNATION_ENABLE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gab6e8d5548e05e696e4fd53e1638581e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499978d682c1c2233ada75681358ca12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga499978d682c1c2233ada75681358ca12">CRG_TOP_HIBERN_CTRL_REG_HIBERNATION_ENABLE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga499978d682c1c2233ada75681358ca12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef60b39db228c1d8456839796bdc0504"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaef60b39db228c1d8456839796bdc0504">CRG_TOP_P0_PAD_LATCH_REG_P0_LATCH_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaef60b39db228c1d8456839796bdc0504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8533af8c59f5fca4f5b139d65e0eaa14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8533af8c59f5fca4f5b139d65e0eaa14">CRG_TOP_P0_PAD_LATCH_REG_P0_LATCH_EN_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga8533af8c59f5fca4f5b139d65e0eaa14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b91304e8e3e37ba1fcb9d97a2e53766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5b91304e8e3e37ba1fcb9d97a2e53766">CRG_TOP_P0_RESET_PAD_LATCH_REG_P0_RESET_LATCH_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5b91304e8e3e37ba1fcb9d97a2e53766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7f2b5aebb21301a01c042d0d1230c5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa7f2b5aebb21301a01c042d0d1230c5b">CRG_TOP_P0_RESET_PAD_LATCH_REG_P0_RESET_LATCH_EN_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gaa7f2b5aebb21301a01c042d0d1230c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3890289472b25ef360d9e691c8166f93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3890289472b25ef360d9e691c8166f93">CRG_TOP_P0_SET_PAD_LATCH_REG_P0_SET_LATCH_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga3890289472b25ef360d9e691c8166f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6294171889065accda0b378bf14d419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac6294171889065accda0b378bf14d419">CRG_TOP_P0_SET_PAD_LATCH_REG_P0_SET_LATCH_EN_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gac6294171889065accda0b378bf14d419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01d573b9115d4ed5429c6ff3fa11584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac01d573b9115d4ed5429c6ff3fa11584">CRG_TOP_P1_PAD_LATCH_REG_P1_LATCH_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac01d573b9115d4ed5429c6ff3fa11584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00fc6afc2c32f23348b2c6c2e21894ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga00fc6afc2c32f23348b2c6c2e21894ee">CRG_TOP_P1_PAD_LATCH_REG_P1_LATCH_EN_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga00fc6afc2c32f23348b2c6c2e21894ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44384b18bbdcd4517d6a4b2b08a8cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae44384b18bbdcd4517d6a4b2b08a8cd7">CRG_TOP_P1_RESET_PAD_LATCH_REG_P1_RESET_LATCH_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gae44384b18bbdcd4517d6a4b2b08a8cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb0875d31c3e59cce0eac0424f0709a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5fb0875d31c3e59cce0eac0424f0709a">CRG_TOP_P1_RESET_PAD_LATCH_REG_P1_RESET_LATCH_EN_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga5fb0875d31c3e59cce0eac0424f0709a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b43f724c661b55f088e9c695e32dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga80b43f724c661b55f088e9c695e32dec">CRG_TOP_P1_SET_PAD_LATCH_REG_P1_SET_LATCH_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga80b43f724c661b55f088e9c695e32dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7d43443d383e56d17ad0171c3a1f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5c7d43443d383e56d17ad0171c3a1f67">CRG_TOP_P1_SET_PAD_LATCH_REG_P1_SET_LATCH_EN_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga5c7d43443d383e56d17ad0171c3a1f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac35946e9f8e08dbe917e4c30cba25f64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac35946e9f8e08dbe917e4c30cba25f64">CRG_TOP_PMU_CTRL_REG_RETAIN_CMAC_CACHE_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:gac35946e9f8e08dbe917e4c30cba25f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a462399b3951cd689aab8408951e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga11a462399b3951cd689aab8408951e92">CRG_TOP_PMU_CTRL_REG_RETAIN_CMAC_CACHE_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:ga11a462399b3951cd689aab8408951e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f9b9b9a4e8267f78023e1668400213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga13f9b9b9a4e8267f78023e1668400213">CRG_TOP_PMU_CTRL_REG_AUD_SLEEP_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga13f9b9b9a4e8267f78023e1668400213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga044f6c48f15c2834006a12a6cd561307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga044f6c48f15c2834006a12a6cd561307">CRG_TOP_PMU_CTRL_REG_AUD_SLEEP_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga044f6c48f15c2834006a12a6cd561307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac35002ec436918f6cdfe24c05b6106a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac35002ec436918f6cdfe24c05b6106a6">CRG_TOP_PMU_CTRL_REG_LP_CLK_OUTPUT_EN_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gac35002ec436918f6cdfe24c05b6106a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d462c267bbb205c5d26ea46e5bdebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae5d462c267bbb205c5d26ea46e5bdebd">CRG_TOP_PMU_CTRL_REG_LP_CLK_OUTPUT_EN_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gae5d462c267bbb205c5d26ea46e5bdebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03fed777dc81c19b9a1e91708e0e9f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa03fed777dc81c19b9a1e91708e0e9f5">CRG_TOP_PMU_CTRL_REG_RETAIN_CACHE_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gaa03fed777dc81c19b9a1e91708e0e9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f6a4ea02dab65f553d74638ea274aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3f6a4ea02dab65f553d74638ea274aa3">CRG_TOP_PMU_CTRL_REG_RETAIN_CACHE_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga3f6a4ea02dab65f553d74638ea274aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab97efd56bb2b5d3062cf11958a6d78b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab97efd56bb2b5d3062cf11958a6d78b3">CRG_TOP_PMU_CTRL_REG_SYS_SLEEP_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gab97efd56bb2b5d3062cf11958a6d78b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac18af2838e54feec743ce37c4d5efb09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac18af2838e54feec743ce37c4d5efb09">CRG_TOP_PMU_CTRL_REG_SYS_SLEEP_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:gac18af2838e54feec743ce37c4d5efb09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7acd69e49ffe2f5d6aa862f70f3ad000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7acd69e49ffe2f5d6aa862f70f3ad000">CRG_TOP_PMU_CTRL_REG_RESET_ON_WAKEUP_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga7acd69e49ffe2f5d6aa862f70f3ad000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92b04d0d0ca8d91a1836b0c0a5357ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga92b04d0d0ca8d91a1836b0c0a5357ca8">CRG_TOP_PMU_CTRL_REG_RESET_ON_WAKEUP_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga92b04d0d0ca8d91a1836b0c0a5357ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb48a3e771aca79de74356bf1bc02147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacb48a3e771aca79de74356bf1bc02147">CRG_TOP_PMU_CTRL_REG_MAP_BANDGAP_EN_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gacb48a3e771aca79de74356bf1bc02147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72895e5e4c365e6e1f48b9f9ac816cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga72895e5e4c365e6e1f48b9f9ac816cc3">CRG_TOP_PMU_CTRL_REG_MAP_BANDGAP_EN_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga72895e5e4c365e6e1f48b9f9ac816cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f90ceb2f34d8c60f00ea53b7d46c660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9f90ceb2f34d8c60f00ea53b7d46c660">CRG_TOP_PMU_CTRL_REG_COM_SLEEP_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga9f90ceb2f34d8c60f00ea53b7d46c660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0730be0a673f03dccd05cce622fb7e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0730be0a673f03dccd05cce622fb7e7c">CRG_TOP_PMU_CTRL_REG_COM_SLEEP_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga0730be0a673f03dccd05cce622fb7e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6516042c3e233311cba9834cc9fb225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad6516042c3e233311cba9834cc9fb225">CRG_TOP_PMU_CTRL_REG_TIM_SLEEP_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gad6516042c3e233311cba9834cc9fb225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e27062c753f3b7daa01ef392dd05f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3e27062c753f3b7daa01ef392dd05f21">CRG_TOP_PMU_CTRL_REG_TIM_SLEEP_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga3e27062c753f3b7daa01ef392dd05f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ba90d8ed498fe3f827f94468db9b043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0ba90d8ed498fe3f827f94468db9b043">CRG_TOP_PMU_CTRL_REG_RADIO_SLEEP_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga0ba90d8ed498fe3f827f94468db9b043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga683b613217c1ce52368e1c084249cb0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga683b613217c1ce52368e1c084249cb0e">CRG_TOP_PMU_CTRL_REG_RADIO_SLEEP_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga683b613217c1ce52368e1c084249cb0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c03596f3ac72430f8065c7834d99d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0c03596f3ac72430f8065c7834d99d2d">CRG_TOP_PMU_CTRL_REG_PERIPH_SLEEP_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga0c03596f3ac72430f8065c7834d99d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d363ce7e839b7d118faf160d825928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac4d363ce7e839b7d118faf160d825928">CRG_TOP_PMU_CTRL_REG_PERIPH_SLEEP_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gac4d363ce7e839b7d118faf160d825928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe49fb61773e8c5ece3e32e11c547d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafe49fb61773e8c5ece3e32e11c547d3a">CRG_TOP_PMU_SLEEP_REG_FAST_WAKEUP_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gafe49fb61773e8c5ece3e32e11c547d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4051f70edee15b137e7f95ba83b3bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae4051f70edee15b137e7f95ba83b3bc6">CRG_TOP_PMU_SLEEP_REG_FAST_WAKEUP_Msk</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:gae4051f70edee15b137e7f95ba83b3bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae098b386d96761dfcabf2ebe33f57e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafae098b386d96761dfcabf2ebe33f57e">CRG_TOP_PMU_SLEEP_REG_LDO_OK_BYPASS_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:gafae098b386d96761dfcabf2ebe33f57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ee9d97a597fa714d67ce0c4cc7ef1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga48ee9d97a597fa714d67ce0c4cc7ef1a">CRG_TOP_PMU_SLEEP_REG_LDO_OK_BYPASS_Msk</a>&#160;&#160;&#160;(0x8000UL)</td></tr>
<tr class="separator:ga48ee9d97a597fa714d67ce0c4cc7ef1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4661bd0ae1d5da98909cc2419aeb539e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4661bd0ae1d5da98909cc2419aeb539e">CRG_TOP_PMU_SLEEP_REG_FAST_WAKEUP_SKIP_BGR_OK_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:ga4661bd0ae1d5da98909cc2419aeb539e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa773bcf3f7ef2465f00fa1244a545c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0aa773bcf3f7ef2465f00fa1244a545c">CRG_TOP_PMU_SLEEP_REG_FAST_WAKEUP_SKIP_BGR_OK_Msk</a>&#160;&#160;&#160;(0x4000UL)</td></tr>
<tr class="separator:ga0aa773bcf3f7ef2465f00fa1244a545c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed27375f78533cb8845d89dae3b2e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabed27375f78533cb8845d89dae3b2e00">CRG_TOP_PMU_SLEEP_REG_BOD_MASK_BGR_OK_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:gabed27375f78533cb8845d89dae3b2e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9bd50c899cd0065195383ec3e9633cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad9bd50c899cd0065195383ec3e9633cd">CRG_TOP_PMU_SLEEP_REG_BOD_MASK_BGR_OK_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:gad9bd50c899cd0065195383ec3e9633cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10823cdf89b9f796670f3bc1e7638bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga10823cdf89b9f796670f3bc1e7638bb4">CRG_TOP_PMU_SLEEP_REG_BG_ENABLE_SLEEP_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga10823cdf89b9f796670f3bc1e7638bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a4d3071e8a99c17e9ad2ec451b042f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9a4d3071e8a99c17e9ad2ec451b042f0">CRG_TOP_PMU_SLEEP_REG_BG_ENABLE_SLEEP_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:ga9a4d3071e8a99c17e9ad2ec451b042f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb5ee14bd8ac0b0da05d463b8fd531e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaefb5ee14bd8ac0b0da05d463b8fd531e">CRG_TOP_PMU_SLEEP_REG_BG_REFRESH_INTERVAL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaefb5ee14bd8ac0b0da05d463b8fd531e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga322b55a79ea87ef09ac836d00b49e684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga322b55a79ea87ef09ac836d00b49e684">CRG_TOP_PMU_SLEEP_REG_BG_REFRESH_INTERVAL_Msk</a>&#160;&#160;&#160;(0xfffUL)</td></tr>
<tr class="separator:ga322b55a79ea87ef09ac836d00b49e684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3314e4afde68123be8ab3fd011e9c7f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3314e4afde68123be8ab3fd011e9c7f6">CRG_TOP_POR_PIN_REG_POR_PIN_POLARITY_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga3314e4afde68123be8ab3fd011e9c7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac31ee628997b1344250172f92fb2cb2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac31ee628997b1344250172f92fb2cb2a">CRG_TOP_POR_PIN_REG_POR_PIN_POLARITY_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:gac31ee628997b1344250172f92fb2cb2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf99c3b7fc378ba4ef9497b14e6ddcdaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf99c3b7fc378ba4ef9497b14e6ddcdaf">CRG_TOP_POR_PIN_REG_POR_PIN_SELECT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaf99c3b7fc378ba4ef9497b14e6ddcdaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ce5f890be6ba02a23623139fceeb373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9ce5f890be6ba02a23623139fceeb373">CRG_TOP_POR_PIN_REG_POR_PIN_SELECT_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga9ce5f890be6ba02a23623139fceeb373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1a54f663370c60d9019bee9aa64dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8d1a54f663370c60d9019bee9aa64dac">CRG_TOP_POR_TIMER_REG_POR_TIME_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga8d1a54f663370c60d9019bee9aa64dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed92042ac2e545cf38ac2ed0e97869f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2ed92042ac2e545cf38ac2ed0e97869f">CRG_TOP_POR_TIMER_REG_POR_TIME_Msk</a>&#160;&#160;&#160;(0x7fUL)</td></tr>
<tr class="separator:ga2ed92042ac2e545cf38ac2ed0e97869f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae812d32144a8cada393357c6c6b98da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae812d32144a8cada393357c6c6b98da8">CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_VREF_ENABLE_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:gae812d32144a8cada393357c6c6b98da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab4357dcb5872dfa4bc0c22529d40ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaab4357dcb5872dfa4bc0c22529d40ab2">CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_VREF_ENABLE_Msk</a>&#160;&#160;&#160;(0x4000UL)</td></tr>
<tr class="separator:gaab4357dcb5872dfa4bc0c22529d40ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga825243156bb40c9f17dfb6c5a49ed0c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga825243156bb40c9f17dfb6c5a49ed0c5">CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_VREF_ENABLE_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga825243156bb40c9f17dfb6c5a49ed0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fdebd6bd832232d187809b781acf2f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2fdebd6bd832232d187809b781acf2f5">CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_VREF_ENABLE_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:ga2fdebd6bd832232d187809b781acf2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga119369dc33e249d969ba63653b731591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga119369dc33e249d969ba63653b731591">CRG_TOP_POWER_CTRL_REG_LDO_VREF_HOLD_FORCE_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga119369dc33e249d969ba63653b731591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc240a81370891d0fc092501504299f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6bc240a81370891d0fc092501504299f">CRG_TOP_POWER_CTRL_REG_LDO_VREF_HOLD_FORCE_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:ga6bc240a81370891d0fc092501504299f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c55d146a60c2011f7011d30d6b1df2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5c55d146a60c2011f7011d30d6b1df2c">CRG_TOP_POWER_CTRL_REG_DCDC_ENABLE_SLEEP_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga5c55d146a60c2011f7011d30d6b1df2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0008d25323e69ce90d08dcc58560fdc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0008d25323e69ce90d08dcc58560fdc0">CRG_TOP_POWER_CTRL_REG_DCDC_ENABLE_SLEEP_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:ga0008d25323e69ce90d08dcc58560fdc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5b5b4ca78cccad8fdf6808bc5dfd836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad5b5b4ca78cccad8fdf6808bc5dfd836">CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_ENABLE_SLEEP_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gad5b5b4ca78cccad8fdf6808bc5dfd836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a051f0f2bea5f96188a8bf787920b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae4a051f0f2bea5f96188a8bf787920b9">CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_ENABLE_SLEEP_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gae4a051f0f2bea5f96188a8bf787920b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d71c4c987a17e01551f3d667d31556b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5d71c4c987a17e01551f3d667d31556b">CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_ENABLE_ACTIVE_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga5d71c4c987a17e01551f3d667d31556b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf94d3997432a9859d45618096a824a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf94d3997432a9859d45618096a824a55">CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_ENABLE_ACTIVE_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gaf94d3997432a9859d45618096a824a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad73c4b09cdf342a2d9b9ddaa3ab1e8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad73c4b09cdf342a2d9b9ddaa3ab1e8d1">CRG_TOP_POWER_CTRL_REG_LDO_LOW_ENABLE_SLEEP_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gad73c4b09cdf342a2d9b9ddaa3ab1e8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b21eadab54156b83042f6a45383aac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1b21eadab54156b83042f6a45383aac9">CRG_TOP_POWER_CTRL_REG_LDO_LOW_ENABLE_SLEEP_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga1b21eadab54156b83042f6a45383aac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234b2ba81e614e37482dc68762f31111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga234b2ba81e614e37482dc68762f31111">CRG_TOP_POWER_CTRL_REG_LDO_LOW_HIGH_CURRENT_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga234b2ba81e614e37482dc68762f31111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga798bc340d663d83603699322fa0fe76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga798bc340d663d83603699322fa0fe76b">CRG_TOP_POWER_CTRL_REG_LDO_LOW_HIGH_CURRENT_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga798bc340d663d83603699322fa0fe76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b5f6a2509678358c6e3c09e260fb17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf4b5f6a2509678358c6e3c09e260fb17">CRG_TOP_POWER_CTRL_REG_LDO_IO_BYPASS_SLEEP_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gaf4b5f6a2509678358c6e3c09e260fb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a2c92e1c4308c3305f50a859cf0c5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6a2c92e1c4308c3305f50a859cf0c5fd">CRG_TOP_POWER_CTRL_REG_LDO_IO_BYPASS_SLEEP_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga6a2c92e1c4308c3305f50a859cf0c5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadf807acbf84241c0c246bff785574be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaadf807acbf84241c0c246bff785574be">CRG_TOP_POWER_CTRL_REG_LDO_IO_BYPASS_ACTIVE_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gaadf807acbf84241c0c246bff785574be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e88f7bbb7f87db4efa03d9283317ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf0e88f7bbb7f87db4efa03d9283317ee">CRG_TOP_POWER_CTRL_REG_LDO_IO_BYPASS_ACTIVE_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gaf0e88f7bbb7f87db4efa03d9283317ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada343b6b5b83864c00076f35c821b14d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gada343b6b5b83864c00076f35c821b14d">CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_ENABLE_SLEEP_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gada343b6b5b83864c00076f35c821b14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebe6c3d967d9ba6f67fb5899a4b8e1bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaebe6c3d967d9ba6f67fb5899a4b8e1bb">CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_ENABLE_SLEEP_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:gaebe6c3d967d9ba6f67fb5899a4b8e1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a364fb544e2e25bd6ad528625ac9a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5a364fb544e2e25bd6ad528625ac9a18">CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_ENABLE_ACTIVE_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga5a364fb544e2e25bd6ad528625ac9a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab744154b8cf149b9ecae1bcd728cd333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab744154b8cf149b9ecae1bcd728cd333">CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_ENABLE_ACTIVE_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gab744154b8cf149b9ecae1bcd728cd333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf374502f7e8a461676eb11ba8feb62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaf374502f7e8a461676eb11ba8feb62e">CRG_TOP_POWER_CTRL_REG_LDO_CORE_ENABLE_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gaaf374502f7e8a461676eb11ba8feb62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fbac4a200c239b690432165823f77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga44fbac4a200c239b690432165823f77c">CRG_TOP_POWER_CTRL_REG_LDO_CORE_ENABLE_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga44fbac4a200c239b690432165823f77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5af37d40f5c9ab52eebc2e61369abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7b5af37d40f5c9ab52eebc2e61369abd">CRG_TOP_POWER_CTRL_REG_LDO_LOW_ENABLE_ACTIVE_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga7b5af37d40f5c9ab52eebc2e61369abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40399ef711c8060680b1d2f8437b1b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga40399ef711c8060680b1d2f8437b1b20">CRG_TOP_POWER_CTRL_REG_LDO_LOW_ENABLE_ACTIVE_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga40399ef711c8060680b1d2f8437b1b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5914e35e1c50a58c2713bcd2d26da85b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5914e35e1c50a58c2713bcd2d26da85b">CRG_TOP_POWER_CTRL_REG_LDO_IO_ENABLE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5914e35e1c50a58c2713bcd2d26da85b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f6999ccb76d168bed394d455296ea66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4f6999ccb76d168bed394d455296ea66">CRG_TOP_POWER_CTRL_REG_LDO_IO_ENABLE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga4f6999ccb76d168bed394d455296ea66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada286673dd920fd07bd33da409943493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gada286673dd920fd07bd33da409943493">CRG_TOP_POWER_LEVEL_REG_XTAL32M_LDO_LEVEL_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:gada286673dd920fd07bd33da409943493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878a5ebfb7adb8d9c7007e10418b6e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga878a5ebfb7adb8d9c7007e10418b6e38">CRG_TOP_POWER_LEVEL_REG_XTAL32M_LDO_LEVEL_Msk</a>&#160;&#160;&#160;(0x3800UL)</td></tr>
<tr class="separator:ga878a5ebfb7adb8d9c7007e10418b6e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a84f17c943ef6911b74944ec85e3f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae0a84f17c943ef6911b74944ec85e3f1">CRG_TOP_POWER_LEVEL_REG_VDDIO_TRIM_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gae0a84f17c943ef6911b74944ec85e3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b28f5a7b2f7c5da98f4bb7fc224143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga39b28f5a7b2f7c5da98f4bb7fc224143">CRG_TOP_POWER_LEVEL_REG_VDDIO_TRIM_Msk</a>&#160;&#160;&#160;(0x780UL)</td></tr>
<tr class="separator:ga39b28f5a7b2f7c5da98f4bb7fc224143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f365abeb32162577ff48f0753e5f7d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4f365abeb32162577ff48f0753e5f7d2">CRG_TOP_POWER_LEVEL_REG_VDCDC_LEVEL_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga4f365abeb32162577ff48f0753e5f7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e7fd23968d915beea87ef1acc11f61c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3e7fd23968d915beea87ef1acc11f61c">CRG_TOP_POWER_LEVEL_REG_VDCDC_LEVEL_Msk</a>&#160;&#160;&#160;(0x70UL)</td></tr>
<tr class="separator:ga3e7fd23968d915beea87ef1acc11f61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66523797296dc8af37705e84f81b3c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga66523797296dc8af37705e84f81b3c79">CRG_TOP_POWER_LEVEL_REG_VDD_LEVEL_SLEEP_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga66523797296dc8af37705e84f81b3c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72fa4151a9ad16b0fa1e1c1698197425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga72fa4151a9ad16b0fa1e1c1698197425">CRG_TOP_POWER_LEVEL_REG_VDD_LEVEL_SLEEP_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga72fa4151a9ad16b0fa1e1c1698197425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae033c7ed77f9a520f020aedefe12884b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae033c7ed77f9a520f020aedefe12884b">CRG_TOP_POWER_LEVEL_REG_VDD_LEVEL_ACTIVE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gae033c7ed77f9a520f020aedefe12884b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c62a3ae39ff3663cdf4746e42be9537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9c62a3ae39ff3663cdf4746e42be9537">CRG_TOP_POWER_LEVEL_REG_VDD_LEVEL_ACTIVE_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:ga9c62a3ae39ff3663cdf4746e42be9537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga123d2be0a12b1c8271804300e3d03462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga123d2be0a12b1c8271804300e3d03462">CRG_TOP_RAM_PWR_CTRL_REG_RAM3_PWR_CTRL_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga123d2be0a12b1c8271804300e3d03462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec441469bb075fafb31ff8bb2a4ad291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaec441469bb075fafb31ff8bb2a4ad291">CRG_TOP_RAM_PWR_CTRL_REG_RAM3_PWR_CTRL_Msk</a>&#160;&#160;&#160;(0x30UL)</td></tr>
<tr class="separator:gaec441469bb075fafb31ff8bb2a4ad291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab216b3aa371de985334af43842095227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab216b3aa371de985334af43842095227">CRG_TOP_RAM_PWR_CTRL_REG_RAM2_PWR_CTRL_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gab216b3aa371de985334af43842095227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c75eb5beb67bab307309fe694d85f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga48c75eb5beb67bab307309fe694d85f8">CRG_TOP_RAM_PWR_CTRL_REG_RAM2_PWR_CTRL_Msk</a>&#160;&#160;&#160;(0xcUL)</td></tr>
<tr class="separator:ga48c75eb5beb67bab307309fe694d85f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56383f722468bbe1277e95d77cab9c8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga56383f722468bbe1277e95d77cab9c8a">CRG_TOP_RAM_PWR_CTRL_REG_RAM1_PWR_CTRL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga56383f722468bbe1277e95d77cab9c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa53baba3ddc2490baf11e37cf9c7a666"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa53baba3ddc2490baf11e37cf9c7a666">CRG_TOP_RAM_PWR_CTRL_REG_RAM1_PWR_CTRL_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:gaa53baba3ddc2490baf11e37cf9c7a666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a8bca16523e6bc0240ef250c79d1f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab9a8bca16523e6bc0240ef250c79d1f3">CRG_TOP_RESET_STAT_REG_CMAC_WDOGRESET_STAT_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gab9a8bca16523e6bc0240ef250c79d1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a0b8b511d09d648d3afbd29685b3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad7a0b8b511d09d648d3afbd29685b3eb">CRG_TOP_RESET_STAT_REG_CMAC_WDOGRESET_STAT_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gad7a0b8b511d09d648d3afbd29685b3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66ca6b1c02f54278ecfe8dcbbb4c31b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga66ca6b1c02f54278ecfe8dcbbb4c31b3">CRG_TOP_RESET_STAT_REG_SWD_HWRESET_STAT_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga66ca6b1c02f54278ecfe8dcbbb4c31b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2a3f3ddfc6ffcd45308cb962c6cfe86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab2a3f3ddfc6ffcd45308cb962c6cfe86">CRG_TOP_RESET_STAT_REG_SWD_HWRESET_STAT_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:gab2a3f3ddfc6ffcd45308cb962c6cfe86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2421d3b9fc7943bcffd9b49a26681f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf2421d3b9fc7943bcffd9b49a26681f0">CRG_TOP_RESET_STAT_REG_WDOGRESET_STAT_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gaf2421d3b9fc7943bcffd9b49a26681f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1a8a058c03ea08b51f464640afb5c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabb1a8a058c03ea08b51f464640afb5c5">CRG_TOP_RESET_STAT_REG_WDOGRESET_STAT_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gabb1a8a058c03ea08b51f464640afb5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f7836115e03bbd79387a08dc6cc7eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1f7836115e03bbd79387a08dc6cc7eba">CRG_TOP_RESET_STAT_REG_SWRESET_STAT_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga1f7836115e03bbd79387a08dc6cc7eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d0a6dd58f8149af223f06394b77a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad6d0a6dd58f8149af223f06394b77a92">CRG_TOP_RESET_STAT_REG_SWRESET_STAT_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gad6d0a6dd58f8149af223f06394b77a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37170104ec20e7e7ab166599e460446b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga37170104ec20e7e7ab166599e460446b">CRG_TOP_RESET_STAT_REG_HWRESET_STAT_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga37170104ec20e7e7ab166599e460446b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac053a2dc9d1c82111581d23f251ad311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac053a2dc9d1c82111581d23f251ad311">CRG_TOP_RESET_STAT_REG_HWRESET_STAT_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gac053a2dc9d1c82111581d23f251ad311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7adc9ea7297503ce188cf7fdc5d2a55d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7adc9ea7297503ce188cf7fdc5d2a55d">CRG_TOP_RESET_STAT_REG_PORESET_STAT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga7adc9ea7297503ce188cf7fdc5d2a55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0fdb79e20c78c5b93967e0cd008e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafb0fdb79e20c78c5b93967e0cd008e41">CRG_TOP_RESET_STAT_REG_PORESET_STAT_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gafb0fdb79e20c78c5b93967e0cd008e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c72efe5f579a92b0c2a1fe6b846aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga55c72efe5f579a92b0c2a1fe6b846aea">CRG_TOP_RST_CTRL_REG_CMAC_CACHE_FLUSH_WITH_SW_RESET_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga55c72efe5f579a92b0c2a1fe6b846aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f8262b11963f2b18fb56c99ab59eb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae6f8262b11963f2b18fb56c99ab59eb8">CRG_TOP_RST_CTRL_REG_CMAC_CACHE_FLUSH_WITH_SW_RESET_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gae6f8262b11963f2b18fb56c99ab59eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6f1bcfbaffd13a0a19d5d2d4baaf9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0c6f1bcfbaffd13a0a19d5d2d4baaf9b">CRG_TOP_RST_CTRL_REG_SYS_CACHE_FLUSH_WITH_SW_RESET_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga0c6f1bcfbaffd13a0a19d5d2d4baaf9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b3fe70799954ca9ad6018d453671b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf3b3fe70799954ca9ad6018d453671b1">CRG_TOP_RST_CTRL_REG_SYS_CACHE_FLUSH_WITH_SW_RESET_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gaf3b3fe70799954ca9ad6018d453671b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1261c2ff35227150aa83f9a3e06a2417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1261c2ff35227150aa83f9a3e06a2417">CRG_TOP_RST_CTRL_REG_GATE_RST_WITH_FCU_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga1261c2ff35227150aa83f9a3e06a2417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacab65b0467e65498dbbe45916a534cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacab65b0467e65498dbbe45916a534cfa">CRG_TOP_RST_CTRL_REG_GATE_RST_WITH_FCU_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gacab65b0467e65498dbbe45916a534cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209fe4f14e335b6c91fd270fbe9a7f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga209fe4f14e335b6c91fd270fbe9a7f1d">CRG_TOP_SECURE_BOOT_REG_PROT_INFO_PAGE_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga209fe4f14e335b6c91fd270fbe9a7f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29d8506e59079c930d0927199b02263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf29d8506e59079c930d0927199b02263">CRG_TOP_SECURE_BOOT_REG_PROT_INFO_PAGE_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:gaf29d8506e59079c930d0927199b02263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28272124ad69963721096e5765130bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga28272124ad69963721096e5765130bf0">CRG_TOP_SECURE_BOOT_REG_SECURE_BOOT_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga28272124ad69963721096e5765130bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad25caf6791e2e790dda93a6f4caeed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaad25caf6791e2e790dda93a6f4caeed3">CRG_TOP_SECURE_BOOT_REG_SECURE_BOOT_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:gaad25caf6791e2e790dda93a6f4caeed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga391b9d29e717d889a30449636e8828c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga391b9d29e717d889a30449636e8828c1">CRG_TOP_SECURE_BOOT_REG_FORCE_CMAC_DEBUGGER_OFF_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga391b9d29e717d889a30449636e8828c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b81a3b3e353bfa64f83a3d8de15e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf0b81a3b3e353bfa64f83a3d8de15e33">CRG_TOP_SECURE_BOOT_REG_FORCE_CMAC_DEBUGGER_OFF_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gaf0b81a3b3e353bfa64f83a3d8de15e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fefa512cdfe00a2b773c379bb78a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga12fefa512cdfe00a2b773c379bb78a28">CRG_TOP_SECURE_BOOT_REG_FORCE_M33_DEBUGGER_OFF_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga12fefa512cdfe00a2b773c379bb78a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f98a6aadc3734f7ff4eb59e1cda76db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3f98a6aadc3734f7ff4eb59e1cda76db">CRG_TOP_SECURE_BOOT_REG_FORCE_M33_DEBUGGER_OFF_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga3f98a6aadc3734f7ff4eb59e1cda76db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44a0c711c69fe19b4e25621485279b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga44a0c711c69fe19b4e25621485279b77">CRG_TOP_SECURE_BOOT_REG_PROT_USER_APP_CODE_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga44a0c711c69fe19b4e25621485279b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9086a48edd3b6b70a6de793aa55629c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac9086a48edd3b6b70a6de793aa55629c">CRG_TOP_SECURE_BOOT_REG_PROT_USER_APP_CODE_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gac9086a48edd3b6b70a6de793aa55629c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f7db951cd9483f725ea76e34adeccb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2f7db951cd9483f725ea76e34adeccb1">CRG_TOP_SECURE_BOOT_REG_PROT_VALID_KEY_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga2f7db951cd9483f725ea76e34adeccb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f9ad8d012489ebf1117216819be374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga92f9ad8d012489ebf1117216819be374">CRG_TOP_SECURE_BOOT_REG_PROT_VALID_KEY_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga92f9ad8d012489ebf1117216819be374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3da68abf100a42bf8b8e35d98005d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa3da68abf100a42bf8b8e35d98005d2c">CRG_TOP_SECURE_BOOT_REG_PROT_APP_KEY_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gaa3da68abf100a42bf8b8e35d98005d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ee72860656f61674f216b39283bebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae8ee72860656f61674f216b39283bebb">CRG_TOP_SECURE_BOOT_REG_PROT_APP_KEY_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gae8ee72860656f61674f216b39283bebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adf2713da65235ca1df468bb2bc8054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4adf2713da65235ca1df468bb2bc8054">CRG_TOP_SECURE_BOOT_REG_PROT_CONFIG_SCRIPT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga4adf2713da65235ca1df468bb2bc8054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4137a67d6f2a8a2280dcdf867770c043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4137a67d6f2a8a2280dcdf867770c043">CRG_TOP_SECURE_BOOT_REG_PROT_CONFIG_SCRIPT_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga4137a67d6f2a8a2280dcdf867770c043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7832b3c2daf63fb87472819b702f8399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7832b3c2daf63fb87472819b702f8399">CRG_TOP_STARTUP_STATUS_REG_VEFLASH_LVL_RD_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga7832b3c2daf63fb87472819b702f8399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d475d3740c8594dcd5ad7023be9935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab4d475d3740c8594dcd5ad7023be9935">CRG_TOP_STARTUP_STATUS_REG_VEFLASH_LVL_RD_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gab4d475d3740c8594dcd5ad7023be9935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943b4dbe3a013a2dda42f3318aea15d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga943b4dbe3a013a2dda42f3318aea15d9">CRG_TOP_STARTUP_STATUS_REG_BOD_VEFLASH_OK_SYNC_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga943b4dbe3a013a2dda42f3318aea15d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a0dfb9fc95964e43476e8d012c480c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa5a0dfb9fc95964e43476e8d012c480c">CRG_TOP_STARTUP_STATUS_REG_BOD_VEFLASH_OK_SYNC_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:gaa5a0dfb9fc95964e43476e8d012c480c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f996a0f9723311e33085a1ad87393f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1f996a0f9723311e33085a1ad87393f0">CRG_TOP_STARTUP_STATUS_REG_BOD_VDDIO_OK_SYNC_RD_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga1f996a0f9723311e33085a1ad87393f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5ed912652ebcff54255e53cfdd51f39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa5ed912652ebcff54255e53cfdd51f39">CRG_TOP_STARTUP_STATUS_REG_BOD_VDDIO_OK_SYNC_RD_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:gaa5ed912652ebcff54255e53cfdd51f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2da531911345dfb3ee3989480018f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae2da531911345dfb3ee3989480018f2d">CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_OK_SYNC_RD_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gae2da531911345dfb3ee3989480018f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e60896f6f3a99ef1903e85467cb9ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9e60896f6f3a99ef1903e85467cb9ce2">CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_OK_SYNC_RD_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga9e60896f6f3a99ef1903e85467cb9ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d7a6ab2659c5f551d57acebc72b3f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga58d7a6ab2659c5f551d57acebc72b3f7">CRG_TOP_STARTUP_STATUS_REG_BOD_VDCDC_OK_SYNC_RD_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga58d7a6ab2659c5f551d57acebc72b3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4ff64ad6e2710f9bce721397ba1c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaca4ff64ad6e2710f9bce721397ba1c69">CRG_TOP_STARTUP_STATUS_REG_BOD_VDCDC_OK_SYNC_RD_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gaca4ff64ad6e2710f9bce721397ba1c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabefd0169d4d9d3d8ed48f2abef422baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabefd0169d4d9d3d8ed48f2abef422baf">CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_LVL_RD_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gabefd0169d4d9d3d8ed48f2abef422baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f27fc1f89b46f337ba5293ccda441ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8f27fc1f89b46f337ba5293ccda441ce">CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_LVL_RD_Msk</a>&#160;&#160;&#160;(0x18UL)</td></tr>
<tr class="separator:ga8f27fc1f89b46f337ba5293ccda441ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14592d54d2cc02a25541be22393c8acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga14592d54d2cc02a25541be22393c8acc">CRG_TOP_STARTUP_STATUS_REG_BOD_VDDIO_MASK_SYNC_RD_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga14592d54d2cc02a25541be22393c8acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf621d631c01204a4d5df532818af8eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf621d631c01204a4d5df532818af8eba">CRG_TOP_STARTUP_STATUS_REG_BOD_VDDIO_MASK_SYNC_RD_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gaf621d631c01204a4d5df532818af8eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62804510d44683a19653dab1fa8b5ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa62804510d44683a19653dab1fa8b5ae">CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_MASK_SYNC_RD_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gaa62804510d44683a19653dab1fa8b5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac98e139d839bf7daf3343d0437b3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4ac98e139d839bf7daf3343d0437b3c1">CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_MASK_SYNC_RD_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga4ac98e139d839bf7daf3343d0437b3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f26680ea3d83949cf03480c44ee3e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4f26680ea3d83949cf03480c44ee3e85">CRG_TOP_STARTUP_STATUS_REG_BOD_VDCDC_MASK_SYNC_RD_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga4f26680ea3d83949cf03480c44ee3e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga232d1dcc8f49f2e0911e92acf5e3e483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga232d1dcc8f49f2e0911e92acf5e3e483">CRG_TOP_STARTUP_STATUS_REG_BOD_VDCDC_MASK_SYNC_RD_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga232d1dcc8f49f2e0911e92acf5e3e483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab56fac34bcc512f25a7c551950b75a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab56fac34bcc512f25a7c551950b75a02">CRG_TOP_SYS_CTRL_REG_SW_RESET_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:gab56fac34bcc512f25a7c551950b75a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga327deec066ed45f4f4322a42226bad79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga327deec066ed45f4f4322a42226bad79">CRG_TOP_SYS_CTRL_REG_SW_RESET_Msk</a>&#160;&#160;&#160;(0x8000UL)</td></tr>
<tr class="separator:ga327deec066ed45f4f4322a42226bad79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff251b7412917e94ce9e2bfce8b7076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3ff251b7412917e94ce9e2bfce8b7076">CRG_TOP_SYS_CTRL_REG_CACHERAM_MUX_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga3ff251b7412917e94ce9e2bfce8b7076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca061b75958a0e527a0fc682cc821018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaca061b75958a0e527a0fc682cc821018">CRG_TOP_SYS_CTRL_REG_CACHERAM_MUX_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gaca061b75958a0e527a0fc682cc821018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee9f206a4017e47d6f13703b70c42670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaee9f206a4017e47d6f13703b70c42670">CRG_TOP_SYS_CTRL_REG_DEBUGGER_ENABLE_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gaee9f206a4017e47d6f13703b70c42670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3735f3064235dfc3cf9d178d251c9e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac3735f3064235dfc3cf9d178d251c9e4">CRG_TOP_SYS_CTRL_REG_DEBUGGER_ENABLE_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:gac3735f3064235dfc3cf9d178d251c9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51bba1490a00c1d498b444314fb17a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga51bba1490a00c1d498b444314fb17a05">CRG_TOP_SYS_CTRL_REG_REMAP_INTVECT_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga51bba1490a00c1d498b444314fb17a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5725bfe6cb49b36fb34e5e9ed2f0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8f5725bfe6cb49b36fb34e5e9ed2f0dc">CRG_TOP_SYS_CTRL_REG_REMAP_INTVECT_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga8f5725bfe6cb49b36fb34e5e9ed2f0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ac67803d3ac547b0f3a6763217759bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6ac67803d3ac547b0f3a6763217759bc">CRG_TOP_SYS_CTRL_REG_REMAP_ADR0_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga6ac67803d3ac547b0f3a6763217759bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25e0c6ace31ce3cb1fab4db6e7c4d098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga25e0c6ace31ce3cb1fab4db6e7c4d098">CRG_TOP_SYS_CTRL_REG_REMAP_ADR0_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:ga25e0c6ace31ce3cb1fab4db6e7c4d098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e312dbf04d82689dafa0c10f0491b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6e312dbf04d82689dafa0c10f0491b6f">CRG_TOP_SYS_STAT_REG_POWER_IS_UP_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:ga6e312dbf04d82689dafa0c10f0491b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d76d371dfcaf287910ddcb9eaeef0ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9d76d371dfcaf287910ddcb9eaeef0ba">CRG_TOP_SYS_STAT_REG_POWER_IS_UP_Msk</a>&#160;&#160;&#160;(0x8000UL)</td></tr>
<tr class="separator:ga9d76d371dfcaf287910ddcb9eaeef0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d9c011b9f2676a13d3a6295b6a66de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa5d9c011b9f2676a13d3a6295b6a66de">CRG_TOP_SYS_STAT_REG_DBG_IS_ACTIVE_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:gaa5d9c011b9f2676a13d3a6295b6a66de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ad8abcff86b5211ecc6b3ff9656213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga64ad8abcff86b5211ecc6b3ff9656213">CRG_TOP_SYS_STAT_REG_DBG_IS_ACTIVE_Msk</a>&#160;&#160;&#160;(0x4000UL)</td></tr>
<tr class="separator:ga64ad8abcff86b5211ecc6b3ff9656213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b96ce76f191fb222115fdb6d5008d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga64b96ce76f191fb222115fdb6d5008d7">CRG_TOP_SYS_STAT_REG_AUD_IS_UP_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga64b96ce76f191fb222115fdb6d5008d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea002f68dfd51dd337bfe70a78ec039e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaea002f68dfd51dd337bfe70a78ec039e">CRG_TOP_SYS_STAT_REG_AUD_IS_UP_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:gaea002f68dfd51dd337bfe70a78ec039e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717a07e967991eb54ca75edd62f09825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga717a07e967991eb54ca75edd62f09825">CRG_TOP_SYS_STAT_REG_AUD_IS_DOWN_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga717a07e967991eb54ca75edd62f09825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf13bd186d5ec6eb4a938d66e9522b3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf13bd186d5ec6eb4a938d66e9522b3eb">CRG_TOP_SYS_STAT_REG_AUD_IS_DOWN_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:gaf13bd186d5ec6eb4a938d66e9522b3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc058551285b0fd03c9c443921d8da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6cc058551285b0fd03c9c443921d8da2">CRG_TOP_SYS_STAT_REG_COM_IS_UP_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga6cc058551285b0fd03c9c443921d8da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fa29ecb7a9ad84db9502fc504942308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1fa29ecb7a9ad84db9502fc504942308">CRG_TOP_SYS_STAT_REG_COM_IS_UP_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:ga1fa29ecb7a9ad84db9502fc504942308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08270b16e9d52992cf597ddae94b4af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac08270b16e9d52992cf597ddae94b4af">CRG_TOP_SYS_STAT_REG_COM_IS_DOWN_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gac08270b16e9d52992cf597ddae94b4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c255ca4fbf71bc1ce4d1f221298b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab3c255ca4fbf71bc1ce4d1f221298b52">CRG_TOP_SYS_STAT_REG_COM_IS_DOWN_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gab3c255ca4fbf71bc1ce4d1f221298b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8524bd196ba9fc87a7c9969df472112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa8524bd196ba9fc87a7c9969df472112">CRG_TOP_SYS_STAT_REG_TIM_IS_UP_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gaa8524bd196ba9fc87a7c9969df472112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbeafca7ea55ecf484052c4064b86256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabbeafca7ea55ecf484052c4064b86256">CRG_TOP_SYS_STAT_REG_TIM_IS_UP_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gabbeafca7ea55ecf484052c4064b86256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e886e3f86b4b62a2a2a1c78beba0ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0e886e3f86b4b62a2a2a1c78beba0ae9">CRG_TOP_SYS_STAT_REG_TIM_IS_DOWN_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga0e886e3f86b4b62a2a2a1c78beba0ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae127de850a02601434024bc2917c9143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae127de850a02601434024bc2917c9143">CRG_TOP_SYS_STAT_REG_TIM_IS_DOWN_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:gae127de850a02601434024bc2917c9143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b9867882877835d39aed13e66c5583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae2b9867882877835d39aed13e66c5583">CRG_TOP_SYS_STAT_REG_MEM_IS_UP_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gae2b9867882877835d39aed13e66c5583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c53a34740422b9757505bb8cb87ab04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2c53a34740422b9757505bb8cb87ab04">CRG_TOP_SYS_STAT_REG_MEM_IS_UP_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga2c53a34740422b9757505bb8cb87ab04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e7ba03c49220b4f8fbaa4d5d03aea85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3e7ba03c49220b4f8fbaa4d5d03aea85">CRG_TOP_SYS_STAT_REG_MEM_IS_DOWN_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga3e7ba03c49220b4f8fbaa4d5d03aea85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe7ba72babeda1cdc8316e1dbde73c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafe7ba72babeda1cdc8316e1dbde73c89">CRG_TOP_SYS_STAT_REG_MEM_IS_DOWN_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:gafe7ba72babeda1cdc8316e1dbde73c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab86e2b9b3ff9870f0d5e5772df441418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab86e2b9b3ff9870f0d5e5772df441418">CRG_TOP_SYS_STAT_REG_SYS_IS_UP_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gab86e2b9b3ff9870f0d5e5772df441418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa70587419da4a10cf6f567d731e10850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa70587419da4a10cf6f567d731e10850">CRG_TOP_SYS_STAT_REG_SYS_IS_UP_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gaa70587419da4a10cf6f567d731e10850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d51140f0459571e6c3b97e5df14b4a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8d51140f0459571e6c3b97e5df14b4a4">CRG_TOP_SYS_STAT_REG_SYS_IS_DOWN_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga8d51140f0459571e6c3b97e5df14b4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05e7f3f09f19966dfe9201a0ed2cc38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa05e7f3f09f19966dfe9201a0ed2cc38">CRG_TOP_SYS_STAT_REG_SYS_IS_DOWN_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:gaa05e7f3f09f19966dfe9201a0ed2cc38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8be7b1a58469018c492dc74c2742ed71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8be7b1a58469018c492dc74c2742ed71">CRG_TOP_SYS_STAT_REG_PER_IS_UP_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga8be7b1a58469018c492dc74c2742ed71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74064f3292f8482926236d67005fd65f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga74064f3292f8482926236d67005fd65f">CRG_TOP_SYS_STAT_REG_PER_IS_UP_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga74064f3292f8482926236d67005fd65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac78fe245c7a92f31d33a64b4bbc22f0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac78fe245c7a92f31d33a64b4bbc22f0a">CRG_TOP_SYS_STAT_REG_PER_IS_DOWN_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gac78fe245c7a92f31d33a64b4bbc22f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8659b4410bf6a8e9c2f3a7435d8505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9d8659b4410bf6a8e9c2f3a7435d8505">CRG_TOP_SYS_STAT_REG_PER_IS_DOWN_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga9d8659b4410bf6a8e9c2f3a7435d8505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c2d30c5d7df973f3b28e9ded7b6b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae2c2d30c5d7df973f3b28e9ded7b6b8b">CRG_TOP_SYS_STAT_REG_RAD_IS_UP_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gae2c2d30c5d7df973f3b28e9ded7b6b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadd5ae455a002ff02f7f525064db8b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaadd5ae455a002ff02f7f525064db8b31">CRG_TOP_SYS_STAT_REG_RAD_IS_UP_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gaadd5ae455a002ff02f7f525064db8b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6067a8aaa3125340660f879416289381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6067a8aaa3125340660f879416289381">CRG_TOP_SYS_STAT_REG_RAD_IS_DOWN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga6067a8aaa3125340660f879416289381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf128121ed015a3435ad240c289558f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf128121ed015a3435ad240c289558f98">CRG_TOP_SYS_STAT_REG_RAD_IS_DOWN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gaf128121ed015a3435ad240c289558f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32de1569bb7246333cc205ab8db00b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga32de1569bb7246333cc205ab8db00b15">CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_TDC_OVR_Pos</a>&#160;&#160;&#160;(17UL)</td></tr>
<tr class="separator:ga32de1569bb7246333cc205ab8db00b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da6872a8a6e1b8d83528e2000072427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2da6872a8a6e1b8d83528e2000072427">CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_TDC_OVR_Msk</a>&#160;&#160;&#160;(0x7e0000UL)</td></tr>
<tr class="separator:ga2da6872a8a6e1b8d83528e2000072427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf532ee127b8652b4b1d47c676b65a70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf532ee127b8652b4b1d47c676b65a70f">CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_64M_PRE_OVR_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:gaf532ee127b8652b4b1d47c676b65a70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade04036ca297de224651574bccbb9cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gade04036ca297de224651574bccbb9cf0">CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_64M_PRE_OVR_Msk</a>&#160;&#160;&#160;(0x1f000UL)</td></tr>
<tr class="separator:gade04036ca297de224651574bccbb9cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab2c9c9a5e8ddeb7353ce166bd6fea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafab2c9c9a5e8ddeb7353ce166bd6fea3">CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_64M_OVR_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gafab2c9c9a5e8ddeb7353ce166bd6fea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73073f5531e648f784710edb5cb53067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga73073f5531e648f784710edb5cb53067">CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_64M_OVR_Msk</a>&#160;&#160;&#160;(0xf00UL)</td></tr>
<tr class="separator:ga73073f5531e648f784710edb5cb53067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73453810af74b56cdf2a616e4f89acdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga73453810af74b56cdf2a616e4f89acdd">CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_32M_OVR_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga73453810af74b56cdf2a616e4f89acdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4684f371b702862bc5f491aa2a1e37e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4684f371b702862bc5f491aa2a1e37e0">CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_32M_OVR_Msk</a>&#160;&#160;&#160;(0xf8UL)</td></tr>
<tr class="separator:ga4684f371b702862bc5f491aa2a1e37e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0051dfc01a611e7697112e85eeb5aee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0051dfc01a611e7697112e85eeb5aee1">CRG_XTAL_CLKDBLR_CTRL1_REG_OVERRIDE_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga0051dfc01a611e7697112e85eeb5aee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada54e2b2d5bc60fecb25c77cfe727d52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gada54e2b2d5bc60fecb25c77cfe727d52">CRG_XTAL_CLKDBLR_CTRL1_REG_OVERRIDE_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gada54e2b2d5bc60fecb25c77cfe727d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c6674636522811c432fc729955beaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac0c6674636522811c432fc729955beaf">CRG_XTAL_CLKDBLR_CTRL1_REG_ENABLE_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gac0c6674636522811c432fc729955beaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39071c5ca1e55b169b7a70abae7a8415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga39071c5ca1e55b169b7a70abae7a8415">CRG_XTAL_CLKDBLR_CTRL1_REG_ENABLE_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga39071c5ca1e55b169b7a70abae7a8415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa743552f55b12de81979fe44e17f5b97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa743552f55b12de81979fe44e17f5b97">CRG_XTAL_CLKDBLR_CTRL1_REG_RESET_N_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaa743552f55b12de81979fe44e17f5b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39245fbcccc0b3b4e33778972afcbbf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga39245fbcccc0b3b4e33778972afcbbf0">CRG_XTAL_CLKDBLR_CTRL1_REG_RESET_N_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga39245fbcccc0b3b4e33778972afcbbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc8659f29da1980d7cd8efa22fcaf1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadbc8659f29da1980d7cd8efa22fcaf1e">CRG_XTAL_CLKDBLR_CTRL2_REG_DELAY_64M_PRE_OFFSET_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:gadbc8659f29da1980d7cd8efa22fcaf1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e97b7945d09ed585decc1ea9cc185f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad1e97b7945d09ed585decc1ea9cc185f">CRG_XTAL_CLKDBLR_CTRL2_REG_DELAY_64M_PRE_OFFSET_Msk</a>&#160;&#160;&#160;(0xc000UL)</td></tr>
<tr class="separator:gad1e97b7945d09ed585decc1ea9cc185f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1c55774960e31bb69c01fabed05c35f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac1c55774960e31bb69c01fabed05c35f">CRG_XTAL_CLKDBLR_CTRL2_REG_PRELOAD_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:gac1c55774960e31bb69c01fabed05c35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20e54371480b21301234a5b909ae7c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga20e54371480b21301234a5b909ae7c64">CRG_XTAL_CLKDBLR_CTRL2_REG_PRELOAD_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:ga20e54371480b21301234a5b909ae7c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791745072ca1d77238222689136fef88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga791745072ca1d77238222689136fef88">CRG_XTAL_CLKDBLR_CTRL2_REG_INV_CLK_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga791745072ca1d77238222689136fef88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae550bbb3b09c0e99bf5053fb06ca5d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae550bbb3b09c0e99bf5053fb06ca5d20">CRG_XTAL_CLKDBLR_CTRL2_REG_INV_CLK_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:gae550bbb3b09c0e99bf5053fb06ca5d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66fa5905a08f2623e935e64a0db494de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga66fa5905a08f2623e935e64a0db494de">CRG_XTAL_CLKDBLR_CTRL2_REG_DUTY_CYCLE_CORR_COUNT_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga66fa5905a08f2623e935e64a0db494de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf59e02e51e521f9714b323784d7e2ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf59e02e51e521f9714b323784d7e2ecf">CRG_XTAL_CLKDBLR_CTRL2_REG_DUTY_CYCLE_CORR_COUNT_Msk</a>&#160;&#160;&#160;(0xf00UL)</td></tr>
<tr class="separator:gaf59e02e51e521f9714b323784d7e2ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac76ec51c3b28b17597af083b2dfed422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac76ec51c3b28b17597af083b2dfed422">CRG_XTAL_CLKDBLR_CTRL2_REG_LOW_POWER_OVR_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gac76ec51c3b28b17597af083b2dfed422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c11eb7d3903950b8cf4922d75e4b9cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8c11eb7d3903950b8cf4922d75e4b9cd">CRG_XTAL_CLKDBLR_CTRL2_REG_LOW_POWER_OVR_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga8c11eb7d3903950b8cf4922d75e4b9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1972a09467f4fdd5374fd1afd12a76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae1972a09467f4fdd5374fd1afd12a76c">CRG_XTAL_CLKDBLR_CTRL2_REG_EN_ADJ_32M_OVR_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gae1972a09467f4fdd5374fd1afd12a76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697879528029914f6ce7a860fed61946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga697879528029914f6ce7a860fed61946">CRG_XTAL_CLKDBLR_CTRL2_REG_EN_ADJ_32M_OVR_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga697879528029914f6ce7a860fed61946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e98c37c746bc39643f053629f0c8abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0e98c37c746bc39643f053629f0c8abb">CRG_XTAL_CLKDBLR_CTRL2_REG_EN_ADJ_64M_OVR_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga0e98c37c746bc39643f053629f0c8abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e391dd1edabdccd5164005100c021c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga67e391dd1edabdccd5164005100c021c">CRG_XTAL_CLKDBLR_CTRL2_REG_EN_ADJ_64M_OVR_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga67e391dd1edabdccd5164005100c021c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e7c65368c40ea5a7676f7707759220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga97e7c65368c40ea5a7676f7707759220">CRG_XTAL_CLKDBLR_CTRL2_REG_EN_TDC_OVR_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga97e7c65368c40ea5a7676f7707759220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6060bbc7fef266323469eb25d52d8d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6060bbc7fef266323469eb25d52d8d28">CRG_XTAL_CLKDBLR_CTRL2_REG_EN_TDC_OVR_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga6060bbc7fef266323469eb25d52d8d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b29bc7729978ca76fa6b9d74b5d02d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga70b29bc7729978ca76fa6b9d74b5d02d">CRG_XTAL_CLKDBLR_CTRL2_REG_PHASE_INV_32M_OVR_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga70b29bc7729978ca76fa6b9d74b5d02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9cf30c962eb9b20af0839e0bf8ee81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa9cf30c962eb9b20af0839e0bf8ee81f">CRG_XTAL_CLKDBLR_CTRL2_REG_PHASE_INV_32M_OVR_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gaa9cf30c962eb9b20af0839e0bf8ee81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed49de23fa1cecd81f78483cafcdfc12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaed49de23fa1cecd81f78483cafcdfc12">CRG_XTAL_CLKDBLR_CTRL2_REG_SEL_32M_64M_CLK_OVR_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gaed49de23fa1cecd81f78483cafcdfc12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga486b8e52c883715a57444d4a5220d764"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga486b8e52c883715a57444d4a5220d764">CRG_XTAL_CLKDBLR_CTRL2_REG_SEL_32M_64M_CLK_OVR_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga486b8e52c883715a57444d4a5220d764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5866b28d49c0126674f81e9c205bd18f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5866b28d49c0126674f81e9c205bd18f">CRG_XTAL_CLKDBLR_CTRL2_REG_TDC_CLK_INV_OVR_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga5866b28d49c0126674f81e9c205bd18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf87414ac01d82bdcb0225d0fba3a9ba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf87414ac01d82bdcb0225d0fba3a9ba2">CRG_XTAL_CLKDBLR_CTRL2_REG_TDC_CLK_INV_OVR_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gaf87414ac01d82bdcb0225d0fba3a9ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285a25ee09445f38d5be5ca5224394ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga285a25ee09445f38d5be5ca5224394ae">CRG_XTAL_CLKDBLR_CTRL2_REG_OUTPUT_ENABLE_OVR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga285a25ee09445f38d5be5ca5224394ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7bed7c430c48157354f2829732a0181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab7bed7c430c48157354f2829732a0181">CRG_XTAL_CLKDBLR_CTRL2_REG_OUTPUT_ENABLE_OVR_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gab7bed7c430c48157354f2829732a0181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba371d4088583f711ac842e4b8cbe7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2ba371d4088583f711ac842e4b8cbe7c">CRG_XTAL_CLKDBLR_STATUS_REG_PHASE_INV_32M_Pos</a>&#160;&#160;&#160;(31UL)</td></tr>
<tr class="separator:ga2ba371d4088583f711ac842e4b8cbe7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17c7d2f9f5788c4c7f59f4e0e525086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae17c7d2f9f5788c4c7f59f4e0e525086">CRG_XTAL_CLKDBLR_STATUS_REG_PHASE_INV_32M_Msk</a>&#160;&#160;&#160;(0x80000000UL)</td></tr>
<tr class="separator:gae17c7d2f9f5788c4c7f59f4e0e525086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07a68d8700b5c91ff361dd800a3d53b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga07a68d8700b5c91ff361dd800a3d53b0">CRG_XTAL_CLKDBLR_STATUS_REG_CLKDBLR_STATE_Pos</a>&#160;&#160;&#160;(26UL)</td></tr>
<tr class="separator:ga07a68d8700b5c91ff361dd800a3d53b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde8ef98fdf4af1bd8f0e4de15535788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacde8ef98fdf4af1bd8f0e4de15535788">CRG_XTAL_CLKDBLR_STATUS_REG_CLKDBLR_STATE_Msk</a>&#160;&#160;&#160;(0x7c000000UL)</td></tr>
<tr class="separator:gacde8ef98fdf4af1bd8f0e4de15535788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadedb41c0fc8e171e521e8516b0284fce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadedb41c0fc8e171e521e8516b0284fce">CRG_XTAL_CLKDBLR_STATUS_REG_OUTPUT_READY_Pos</a>&#160;&#160;&#160;(25UL)</td></tr>
<tr class="separator:gadedb41c0fc8e171e521e8516b0284fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4bb130e99ed41e1430da838bdb239b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa4bb130e99ed41e1430da838bdb239b2">CRG_XTAL_CLKDBLR_STATUS_REG_OUTPUT_READY_Msk</a>&#160;&#160;&#160;(0x2000000UL)</td></tr>
<tr class="separator:gaa4bb130e99ed41e1430da838bdb239b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeabe1279661eb7a75ff4a8e52d726dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeabe1279661eb7a75ff4a8e52d726dad">CRG_XTAL_CLKDBLR_STATUS_REG_TDC_BIN_OUT_Pos</a>&#160;&#160;&#160;(20UL)</td></tr>
<tr class="separator:gaeabe1279661eb7a75ff4a8e52d726dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c1b6fc7c033283ecff7e7cd7594c9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga12c1b6fc7c033283ecff7e7cd7594c9c">CRG_XTAL_CLKDBLR_STATUS_REG_TDC_BIN_OUT_Msk</a>&#160;&#160;&#160;(0x1f00000UL)</td></tr>
<tr class="separator:ga12c1b6fc7c033283ecff7e7cd7594c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f3832b46dbab8dc2de778e03a7d1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae1f3832b46dbab8dc2de778e03a7d1a4">CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_TDC_OUT_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:gae1f3832b46dbab8dc2de778e03a7d1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb00aaa68f00a2afb48af85389b7e1af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadb00aaa68f00a2afb48af85389b7e1af">CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_TDC_OUT_Msk</a>&#160;&#160;&#160;(0xfc000UL)</td></tr>
<tr class="separator:gadb00aaa68f00a2afb48af85389b7e1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb29a197572f3dcfac8f8dca4eb534c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabb29a197572f3dcfac8f8dca4eb534c7">CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_64M_PRE_OUT_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gabb29a197572f3dcfac8f8dca4eb534c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600ad513e479ed43650d51ed302e0539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga600ad513e479ed43650d51ed302e0539">CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_64M_PRE_OUT_Msk</a>&#160;&#160;&#160;(0x3e00UL)</td></tr>
<tr class="separator:ga600ad513e479ed43650d51ed302e0539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01bc75e33a39e7398c33c8abf30fe29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac01bc75e33a39e7398c33c8abf30fe29">CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_64M_OUT_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gac01bc75e33a39e7398c33c8abf30fe29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3aa29a3e42386fa1ed02e497c4031f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab3aa29a3e42386fa1ed02e497c4031f5">CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_64M_OUT_Msk</a>&#160;&#160;&#160;(0x1e0UL)</td></tr>
<tr class="separator:gab3aa29a3e42386fa1ed02e497c4031f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87eef5a34fb06911ccb9974dd8230256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga87eef5a34fb06911ccb9974dd8230256">CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_32M_OUT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga87eef5a34fb06911ccb9974dd8230256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd2430fe30470da2cdcac8aec89212bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadd2430fe30470da2cdcac8aec89212bf">CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_32M_OUT_Msk</a>&#160;&#160;&#160;(0x1fUL)</td></tr>
<tr class="separator:gadd2430fe30470da2cdcac8aec89212bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90baf23c0701c23275fed2ae5ce0353c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga90baf23c0701c23275fed2ae5ce0353c">CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_TIME_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga90baf23c0701c23275fed2ae5ce0353c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a248c1c0fa8f9134382821867608d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6a248c1c0fa8f9134382821867608d63">CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_TIME_Msk</a>&#160;&#160;&#160;(0x1c0UL)</td></tr>
<tr class="separator:ga6a248c1c0fa8f9134382821867608d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b6d110fdaa5b902f2f8c59fd3e4c827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6b6d110fdaa5b902f2f8c59fd3e4c827">CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_START_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga6b6d110fdaa5b902f2f8c59fd3e4c827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaacfdd5bf535af25971685227e9c018e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaacfdd5bf535af25971685227e9c018e">CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_START_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gaaacfdd5bf535af25971685227e9c018e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9752b1b49b0d54324c591d2783c228c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9752b1b49b0d54324c591d2783c228c8">CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_CUR_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga9752b1b49b0d54324c591d2783c228c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c6062ebdf6ed723a4fb2dc2216e0d8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6c6062ebdf6ed723a4fb2dc2216e0d8b">CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_CUR_Msk</a>&#160;&#160;&#160;(0x18UL)</td></tr>
<tr class="separator:ga6c6062ebdf6ed723a4fb2dc2216e0d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8797df61c28c9bfe894726e0f4a669fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8797df61c28c9bfe894726e0f4a669fa">CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_CAP_SELECT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga8797df61c28c9bfe894726e0f4a669fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ccee7237e57da20c82218f06747f482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3ccee7237e57da20c82218f06747f482">CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_CAP_SELECT_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:ga3ccee7237e57da20c82218f06747f482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a47a5c5e1e879532687557ec34d66c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga69a47a5c5e1e879532687557ec34d66c">CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_ENABLE_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga69a47a5c5e1e879532687557ec34d66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92038e93e23aee87cebd8edc0a8b4596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga92038e93e23aee87cebd8edc0a8b4596">CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_ENABLE_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga92038e93e23aee87cebd8edc0a8b4596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83133ff14365bff401297387df98ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab83133ff14365bff401297387df98ccc">CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_BIASPROT_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gab83133ff14365bff401297387df98ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe5d4b61106ff8e85cf9b3421adda1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabbe5d4b61106ff8e85cf9b3421adda1d">CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_BIASPROT_Msk</a>&#160;&#160;&#160;(0xc0UL)</td></tr>
<tr class="separator:gabbe5d4b61106ff8e85cf9b3421adda1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17a66a321592f35a5d9c3d72ea5bec45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga17a66a321592f35a5d9c3d72ea5bec45">CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_LDO_SAH_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga17a66a321592f35a5d9c3d72ea5bec45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfce35a17cef7a54b9eb96450e490a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacfce35a17cef7a54b9eb96450e490a61">CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_LDO_SAH_Msk</a>&#160;&#160;&#160;(0x30UL)</td></tr>
<tr class="separator:gacfce35a17cef7a54b9eb96450e490a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c148a487939314268761def9aa4678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga68c148a487939314268761def9aa4678">CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_AMPREG_SAH_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga68c148a487939314268761def9aa4678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6357aeb6645b56dbda7f2d88e73aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gace6357aeb6645b56dbda7f2d88e73aad">CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_AMPREG_SAH_Msk</a>&#160;&#160;&#160;(0xcUL)</td></tr>
<tr class="separator:gace6357aeb6645b56dbda7f2d88e73aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506df9ec3d3c1c64d679450456ee58c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga506df9ec3d3c1c64d679450456ee58c8">CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_BIAS_SAH_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga506df9ec3d3c1c64d679450456ee58c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a700925f105a0f9ed6d94a7ffb6bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa6a700925f105a0f9ed6d94a7ffb6bda">CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_BIAS_SAH_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:gaa6a700925f105a0f9ed6d94a7ffb6bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1fdcc9883076427ea4a8f394f8f7f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3c1fdcc9883076427ea4a8f394f8f7f4">CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_FSM_APPLY_CONFIG_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga3c1fdcc9883076427ea4a8f394f8f7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3ea5056101e3ef68cb6324918ffb98a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae3ea5056101e3ef68cb6324918ffb98a">CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_FSM_APPLY_CONFIG_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:gae3ea5056101e3ef68cb6324918ffb98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f65ed0a42b2993779d306b99eeeab2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6f65ed0a42b2993779d306b99eeeab2b">CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_FSM_FORCE_IDLE_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga6f65ed0a42b2993779d306b99eeeab2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad25d4067a0f7b5f8c0c5418c5f21d07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad25d4067a0f7b5f8c0c5418c5f21d07a">CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_FSM_FORCE_IDLE_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gad25d4067a0f7b5f8c0c5418c5f21d07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b8e4c3d42000e35769c96dae2aefb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae2b8e4c3d42000e35769c96dae2aefb0">CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_CMP_MODE_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gae2b8e4c3d42000e35769c96dae2aefb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652eefec24bf45ebac7dd97a18285d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga652eefec24bf45ebac7dd97a18285d04">CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_CMP_MODE_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga652eefec24bf45ebac7dd97a18285d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28cd342b2ff71a2cf13b7306c5949d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga28cd342b2ff71a2cf13b7306c5949d47">CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_TRIM_MODE_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga28cd342b2ff71a2cf13b7306c5949d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4066c853298a4c0d671dda725742bde1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4066c853298a4c0d671dda725742bde1">CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_TRIM_MODE_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga4066c853298a4c0d671dda725742bde1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8848adaed8018c56e12f8324bf56f108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8848adaed8018c56e12f8324bf56f108">CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_CUR_MODE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga8848adaed8018c56e12f8324bf56f108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55479fa79e4a91ccead92aa5de5f1c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga55479fa79e4a91ccead92aa5de5f1c44">CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_CUR_MODE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga55479fa79e4a91ccead92aa5de5f1c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a3bb4df23906c68150e8a7b7b9a0636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2a3bb4df23906c68150e8a7b7b9a0636">CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CAP_CTRL_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga2a3bb4df23906c68150e8a7b7b9a0636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00728e7e60e3695e5a965e8963239977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga00728e7e60e3695e5a965e8963239977">CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CAP_CTRL_Msk</a>&#160;&#160;&#160;(0xc00UL)</td></tr>
<tr class="separator:ga00728e7e60e3695e5a965e8963239977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabafc5b46f79178a4e22feb6927d378d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabafc5b46f79178a4e22feb6927d378d8">CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_ENABLE_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gabafc5b46f79178a4e22feb6927d378d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5307933603561fc73ad443ade563dfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac5307933603561fc73ad443ade563dfb">CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_ENABLE_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gac5307933603561fc73ad443ade563dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf72e219dede0b7d8dc7d01199d9841d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf72e219dede0b7d8dc7d01199d9841d2">CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CLK_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gaf72e219dede0b7d8dc7d01199d9841d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c524b95f1bf97205e9a8775e27fbcc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8c524b95f1bf97205e9a8775e27fbcc3">CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CLK_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga8c524b95f1bf97205e9a8775e27fbcc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc0a54b2df8cbd17221e868fa05267a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadbc0a54b2df8cbd17221e868fa05267a">CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CNT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gadbc0a54b2df8cbd17221e868fa05267a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc4567f22f163ae09642dbeee87e32d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacdc4567f22f163ae09642dbeee87e32d">CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CNT_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gacdc4567f22f163ae09642dbeee87e32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930ed2f942b3b98ab7c7813976158190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga930ed2f942b3b98ab7c7813976158190">CRG_XTAL_XTAL32M_IRQ_STAT_REG_XTAL32M_IRQ_COUNT_CAP_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga930ed2f942b3b98ab7c7813976158190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98fea91a96dc03e54d7c5c63b4289af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga98fea91a96dc03e54d7c5c63b4289af6">CRG_XTAL_XTAL32M_IRQ_STAT_REG_XTAL32M_IRQ_COUNT_CAP_Msk</a>&#160;&#160;&#160;(0xff00UL)</td></tr>
<tr class="separator:ga98fea91a96dc03e54d7c5c63b4289af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382e28569e3f666a8b7af2faf80c8e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga382e28569e3f666a8b7af2faf80c8e26">CRG_XTAL_XTAL32M_IRQ_STAT_REG_XTAL32M_IRQ_COUNT_STAT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga382e28569e3f666a8b7af2faf80c8e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6e34d3e186c72df2e061c71d6f2bf94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae6e34d3e186c72df2e061c71d6f2bf94">CRG_XTAL_XTAL32M_IRQ_STAT_REG_XTAL32M_IRQ_COUNT_STAT_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gae6e34d3e186c72df2e061c71d6f2bf94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff1ef025c780599453cb7161ebd56a38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaff1ef025c780599453cb7161ebd56a38">CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_TIMEOUT_Pos</a>&#160;&#160;&#160;(20UL)</td></tr>
<tr class="separator:gaff1ef025c780599453cb7161ebd56a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bffa6e0cd294c7592e7866a3bbeeadd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2bffa6e0cd294c7592e7866a3bbeeadd">CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x7f00000UL)</td></tr>
<tr class="separator:ga2bffa6e0cd294c7592e7866a3bbeeadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84f831b7e3c602ac24fb308a41491cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa84f831b7e3c602ac24fb308a41491cf">CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CMP_BLANK_Pos</a>&#160;&#160;&#160;(17UL)</td></tr>
<tr class="separator:gaa84f831b7e3c602ac24fb308a41491cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39001599860bdd0efdd318b63e903a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga39001599860bdd0efdd318b63e903a17">CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CMP_BLANK_Msk</a>&#160;&#160;&#160;(0xe0000UL)</td></tr>
<tr class="separator:ga39001599860bdd0efdd318b63e903a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262bbfd892bac2d2d5fd9a689e777462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga262bbfd892bac2d2d5fd9a689e777462">CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CMP_LVL_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:ga262bbfd892bac2d2d5fd9a689e777462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1dcae3b5f040da1e3195172ed843911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac1dcae3b5f040da1e3195172ed843911">CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CMP_LVL_Msk</a>&#160;&#160;&#160;(0x18000UL)</td></tr>
<tr class="separator:gac1dcae3b5f040da1e3195172ed843911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2816f2f29e9f47415fc33206fe6368c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2816f2f29e9f47415fc33206fe6368c3">CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_AMPL_SET_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga2816f2f29e9f47415fc33206fe6368c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad5b8c9a92bb529ccec574a7b293575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9ad5b8c9a92bb529ccec574a7b293575">CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_AMPL_SET_Msk</a>&#160;&#160;&#160;(0x7000UL)</td></tr>
<tr class="separator:ga9ad5b8c9a92bb529ccec574a7b293575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga479490c7e4aed10a0c9f184ea436748a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga479490c7e4aed10a0c9f184ea436748a">CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CUR_SET_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga479490c7e4aed10a0c9f184ea436748a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga605bf46973f0aece87cc6a813e31b2bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga605bf46973f0aece87cc6a813e31b2bc">CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CUR_SET_Msk</a>&#160;&#160;&#160;(0xf00UL)</td></tr>
<tr class="separator:ga605bf46973f0aece87cc6a813e31b2bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94da70cd999501276f43bda42739dd99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga94da70cd999501276f43bda42739dd99">CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_TRIM_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga94da70cd999501276f43bda42739dd99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9979378c3ab31760989fae43ac6060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaec9979378c3ab31760989fae43ac6060">CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_TRIM_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gaec9979378c3ab31760989fae43ac6060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd8d2cb07e07c400ac2f63caa760a552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadd8d2cb07e07c400ac2f63caa760a552">CRG_XTAL_XTAL32M_START_REG_XTAL32M_TIMEOUT_Pos</a>&#160;&#160;&#160;(20UL)</td></tr>
<tr class="separator:gadd8d2cb07e07c400ac2f63caa760a552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d877404ea62bf2e0734a852c84d40e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7d877404ea62bf2e0734a852c84d40e2">CRG_XTAL_XTAL32M_START_REG_XTAL32M_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x7f00000UL)</td></tr>
<tr class="separator:ga7d877404ea62bf2e0734a852c84d40e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7fe8c4575534e3ffe933fbac67095ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac7fe8c4575534e3ffe933fbac67095ac">CRG_XTAL_XTAL32M_START_REG_XTAL32M_CMP_BLANK_Pos</a>&#160;&#160;&#160;(17UL)</td></tr>
<tr class="separator:gac7fe8c4575534e3ffe933fbac67095ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51cade3cb8a08744823fbc38496d724a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga51cade3cb8a08744823fbc38496d724a">CRG_XTAL_XTAL32M_START_REG_XTAL32M_CMP_BLANK_Msk</a>&#160;&#160;&#160;(0xe0000UL)</td></tr>
<tr class="separator:ga51cade3cb8a08744823fbc38496d724a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38079691f376d661b3967c1ddd34b1ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga38079691f376d661b3967c1ddd34b1ae">CRG_XTAL_XTAL32M_START_REG_XTAL32M_CMP_LVL_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:ga38079691f376d661b3967c1ddd34b1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7420de5070aa726eab5843d43a754096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7420de5070aa726eab5843d43a754096">CRG_XTAL_XTAL32M_START_REG_XTAL32M_CMP_LVL_Msk</a>&#160;&#160;&#160;(0x18000UL)</td></tr>
<tr class="separator:ga7420de5070aa726eab5843d43a754096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga809ad25637549d7d756075925a04a902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga809ad25637549d7d756075925a04a902">CRG_XTAL_XTAL32M_START_REG_XTAL32M_AMPL_SET_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga809ad25637549d7d756075925a04a902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be4a32ace3eb11dfdb5a550b73bc19a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5be4a32ace3eb11dfdb5a550b73bc19a">CRG_XTAL_XTAL32M_START_REG_XTAL32M_AMPL_SET_Msk</a>&#160;&#160;&#160;(0x7000UL)</td></tr>
<tr class="separator:ga5be4a32ace3eb11dfdb5a550b73bc19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1c967ccb445f527ac830678ec6b008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7e1c967ccb445f527ac830678ec6b008">CRG_XTAL_XTAL32M_START_REG_XTAL32M_CUR_SET_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga7e1c967ccb445f527ac830678ec6b008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0024d29f37219e3a371c7af82d34328b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0024d29f37219e3a371c7af82d34328b">CRG_XTAL_XTAL32M_START_REG_XTAL32M_CUR_SET_Msk</a>&#160;&#160;&#160;(0xf00UL)</td></tr>
<tr class="separator:ga0024d29f37219e3a371c7af82d34328b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2914d991db3ae32250b7ae3eaa945ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2914d991db3ae32250b7ae3eaa945ecc">CRG_XTAL_XTAL32M_START_REG_XTAL32M_TRIM_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga2914d991db3ae32250b7ae3eaa945ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a9f7766b2c602a46accaf71a47efc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga52a9f7766b2c602a46accaf71a47efc7">CRG_XTAL_XTAL32M_START_REG_XTAL32M_TRIM_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga52a9f7766b2c602a46accaf71a47efc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e2c80e4a815fb266f99dbe2f4800cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5e2c80e4a815fb266f99dbe2f4800cab">CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_TRIM_VAL_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga5e2c80e4a815fb266f99dbe2f4800cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b580e712ca4ac2e93621523abf8006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa8b580e712ca4ac2e93621523abf8006">CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_TRIM_VAL_Msk</a>&#160;&#160;&#160;(0x7f800UL)</td></tr>
<tr class="separator:gaa8b580e712ca4ac2e93621523abf8006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe26809b4055f5b2db6adc9b7baaa9a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabe26809b4055f5b2db6adc9b7baaa9a8">CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_CUR_SET_STAT_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gabe26809b4055f5b2db6adc9b7baaa9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74ef7ae54f3309c9cc3dce23bc8b68c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga74ef7ae54f3309c9cc3dce23bc8b68c0">CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_CUR_SET_STAT_Msk</a>&#160;&#160;&#160;(0x780UL)</td></tr>
<tr class="separator:ga74ef7ae54f3309c9cc3dce23bc8b68c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4de1cd7d0cc755bc1591cecc91158e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5a4de1cd7d0cc755bc1591cecc91158e">CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_LDO_OK_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga5a4de1cd7d0cc755bc1591cecc91158e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83c3504689fbfebaea3d9c789fd8ad99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga83c3504689fbfebaea3d9c789fd8ad99">CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_LDO_OK_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga83c3504689fbfebaea3d9c789fd8ad99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb702183d30af70a76dadac42e132603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeb702183d30af70a76dadac42e132603">CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_CMP_OUT_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gaeb702183d30af70a76dadac42e132603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110b03c728c833c92cae9ddce785e973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga110b03c728c833c92cae9ddce785e973">CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_CMP_OUT_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga110b03c728c833c92cae9ddce785e973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf495366067a83948a2a95f9d7b1d63d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf495366067a83948a2a95f9d7b1d63d6">CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_STATE_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gaf495366067a83948a2a95f9d7b1d63d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb9c0ba25bb5afdff3184cfc0042c569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadb9c0ba25bb5afdff3184cfc0042c569">CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_STATE_Msk</a>&#160;&#160;&#160;(0x1eUL)</td></tr>
<tr class="separator:gadb9c0ba25bb5afdff3184cfc0042c569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe498588b4ac1306d6098182302f7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5fe498588b4ac1306d6098182302f7db">CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_READY_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5fe498588b4ac1306d6098182302f7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga836d654e564d7434b16c7424867905eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga836d654e564d7434b16c7424867905eb">CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_READY_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga836d654e564d7434b16c7424867905eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f730d1085f4e43b51a65f76e0ecc0a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9f730d1085f4e43b51a65f76e0ecc0a6">CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_CMP_LVL_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:ga9f730d1085f4e43b51a65f76e0ecc0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9826cc6c0d7299c1c4d1ea9bc1adc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1f9826cc6c0d7299c1c4d1ea9bc1adc4">CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_CMP_LVL_Msk</a>&#160;&#160;&#160;(0x18000UL)</td></tr>
<tr class="separator:ga1f9826cc6c0d7299c1c4d1ea9bc1adc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1a9773f5050e7ad50a518046a604ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaae1a9773f5050e7ad50a518046a604ed">CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_AMPL_SET_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:gaae1a9773f5050e7ad50a518046a604ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8abbe9ab3251539531c311b6c67540a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae8abbe9ab3251539531c311b6c67540a">CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_AMPL_SET_Msk</a>&#160;&#160;&#160;(0x7000UL)</td></tr>
<tr class="separator:gae8abbe9ab3251539531c311b6c67540a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca742e68ca5e403680dccedf0dff3663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaca742e68ca5e403680dccedf0dff3663">CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_CUR_SET_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gaca742e68ca5e403680dccedf0dff3663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e955b05058555be20f878bcc45666cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5e955b05058555be20f878bcc45666cb">CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_CUR_SET_Msk</a>&#160;&#160;&#160;(0xf00UL)</td></tr>
<tr class="separator:ga5e955b05058555be20f878bcc45666cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a6cc5613be0795a9c7dce623417829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga18a6cc5613be0795a9c7dce623417829">CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_TRIM_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga18a6cc5613be0795a9c7dce623417829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83add90b3f251ad97e17bf576a88922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac83add90b3f251ad97e17bf576a88922">CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_TRIM_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gac83add90b3f251ad97e17bf576a88922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5d06ea609be9392a9b27c267bd5ca10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac5d06ea609be9392a9b27c267bd5ca10">DCDC_DCDC_CTRL_REG_DCDC_ILIM_SLP_Pos</a>&#160;&#160;&#160;(17UL)</td></tr>
<tr class="separator:gac5d06ea609be9392a9b27c267bd5ca10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2a3c5879ffe6a34d73d8ebd1c411aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaad2a3c5879ffe6a34d73d8ebd1c411aa">DCDC_DCDC_CTRL_REG_DCDC_ILIM_SLP_Msk</a>&#160;&#160;&#160;(0x1e0000UL)</td></tr>
<tr class="separator:gaad2a3c5879ffe6a34d73d8ebd1c411aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5d5868358b18ac87f9bbc2ddc6e8f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaed5d5868358b18ac87f9bbc2ddc6e8f8">DCDC_DCDC_CTRL_REG_DCDC_FIX_ILIM_SLP_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gaed5d5868358b18ac87f9bbc2ddc6e8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac31ce0f3e7b6b621301c19f4a6827d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac31ce0f3e7b6b621301c19f4a6827d05">DCDC_DCDC_CTRL_REG_DCDC_FIX_ILIM_SLP_Msk</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:gac31ce0f3e7b6b621301c19f4a6827d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d39faa902b6bdde7a9ad31080c1099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga18d39faa902b6bdde7a9ad31080c1099">DCDC_DCDC_CTRL_REG_DCDC_ILIM_MAX_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga18d39faa902b6bdde7a9ad31080c1099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4cd6e11317d68c790d811516d9f497e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad4cd6e11317d68c790d811516d9f497e">DCDC_DCDC_CTRL_REG_DCDC_ILIM_MAX_Msk</a>&#160;&#160;&#160;(0xf000UL)</td></tr>
<tr class="separator:gad4cd6e11317d68c790d811516d9f497e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e8ca9105d5cc0ccc84f5911025ad576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6e8ca9105d5cc0ccc84f5911025ad576">DCDC_DCDC_CTRL_REG_DCDC_ILIM_MIN_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga6e8ca9105d5cc0ccc84f5911025ad576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac86904ada3649946c7a283e9412a66fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac86904ada3649946c7a283e9412a66fa">DCDC_DCDC_CTRL_REG_DCDC_ILIM_MIN_Msk</a>&#160;&#160;&#160;(0xf00UL)</td></tr>
<tr class="separator:gac86904ada3649946c7a283e9412a66fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47acd90a19ef2d5000d18d0eebe49d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad47acd90a19ef2d5000d18d0eebe49d2">DCDC_DCDC_CTRL_REG_DCDC_OK_CLR_CNT_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gad47acd90a19ef2d5000d18d0eebe49d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751f734bae20216aeecf40cea31db55e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga751f734bae20216aeecf40cea31db55e">DCDC_DCDC_CTRL_REG_DCDC_OK_CLR_CNT_Msk</a>&#160;&#160;&#160;(0xc0UL)</td></tr>
<tr class="separator:ga751f734bae20216aeecf40cea31db55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6f08044d148cf688af4c6b00daebe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabb6f08044d148cf688af4c6b00daebe5">DCDC_DCDC_CTRL_REG_DCDC_TIMEOUT_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gabb6f08044d148cf688af4c6b00daebe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga493d3fef628bbeb6736709bbea8258a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga493d3fef628bbeb6736709bbea8258a0">DCDC_DCDC_CTRL_REG_DCDC_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x38UL)</td></tr>
<tr class="separator:ga493d3fef628bbeb6736709bbea8258a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01987d4bf2071c534147b986aec5afad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga01987d4bf2071c534147b986aec5afad">DCDC_DCDC_CTRL_REG_DCDC_CLK_DIV_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga01987d4bf2071c534147b986aec5afad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0796c64ad154667fe09e20761f37e66e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0796c64ad154667fe09e20761f37e66e">DCDC_DCDC_CTRL_REG_DCDC_CLK_DIV_Msk</a>&#160;&#160;&#160;(0x6UL)</td></tr>
<tr class="separator:ga0796c64ad154667fe09e20761f37e66e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5432395bc3439754fe2c449c32be70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9a5432395bc3439754fe2c449c32be70">DCDC_DCDC_CTRL_REG_DCDC_ENABLE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga9a5432395bc3439754fe2c449c32be70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab390a0c2ab522a4222f8f6491c19df0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab390a0c2ab522a4222f8f6491c19df0e">DCDC_DCDC_CTRL_REG_DCDC_ENABLE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gab390a0c2ab522a4222f8f6491c19df0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadce94d8a83bb4351de024fbe28a79979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadce94d8a83bb4351de024fbe28a79979">DMA_DMA0_A_START_REG_DMA0_A_START_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gadce94d8a83bb4351de024fbe28a79979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8666092a210ded662caaded2dfb05cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8666092a210ded662caaded2dfb05cd4">DMA_DMA0_A_START_REG_DMA0_A_START_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga8666092a210ded662caaded2dfb05cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f910291412f31d5cbe74a5ec348e5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga40f910291412f31d5cbe74a5ec348e5c">DMA_DMA0_B_START_REG_DMA0_B_START_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga40f910291412f31d5cbe74a5ec348e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4caa546d1e41a4bb5b2d072a93122072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4caa546d1e41a4bb5b2d072a93122072">DMA_DMA0_B_START_REG_DMA0_B_START_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga4caa546d1e41a4bb5b2d072a93122072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0994d1e982e2c02d6c5587dacda27ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac0994d1e982e2c02d6c5587dacda27ca">DMA_DMA0_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gac0994d1e982e2c02d6c5587dacda27ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga434804cb491ed300e9e64225842f4df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga434804cb491ed300e9e64225842f4df4">DMA_DMA0_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:ga434804cb491ed300e9e64225842f4df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b0fecf2df50f478494b1cfa44011f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3b0fecf2df50f478494b1cfa44011f2f">DMA_DMA0_CTRL_REG_BUS_ERROR_DETECT_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:ga3b0fecf2df50f478494b1cfa44011f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923fd8f2b7949240d557a5da2b6a9e8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga923fd8f2b7949240d557a5da2b6a9e8e">DMA_DMA0_CTRL_REG_BUS_ERROR_DETECT_Msk</a>&#160;&#160;&#160;(0x8000UL)</td></tr>
<tr class="separator:ga923fd8f2b7949240d557a5da2b6a9e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25db50ba47febb51c35ddabe06b629d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga25db50ba47febb51c35ddabe06b629d4">DMA_DMA0_CTRL_REG_BURST_MODE_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga25db50ba47febb51c35ddabe06b629d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53821fcba290d2af5bbc43838cac6260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga53821fcba290d2af5bbc43838cac6260">DMA_DMA0_CTRL_REG_BURST_MODE_Msk</a>&#160;&#160;&#160;(0x6000UL)</td></tr>
<tr class="separator:ga53821fcba290d2af5bbc43838cac6260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf2344d537ef21077c748d91e88850fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadf2344d537ef21077c748d91e88850fd">DMA_DMA0_CTRL_REG_REQ_SENSE_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:gadf2344d537ef21077c748d91e88850fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce54dc77aaf75cc9d3799a073241cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0ce54dc77aaf75cc9d3799a073241cc6">DMA_DMA0_CTRL_REG_REQ_SENSE_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:ga0ce54dc77aaf75cc9d3799a073241cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bf9f3a073bed3d4926cd7971e87f328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9bf9f3a073bed3d4926cd7971e87f328">DMA_DMA0_CTRL_REG_DMA_INIT_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga9bf9f3a073bed3d4926cd7971e87f328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab20a03decb5036a4cd160e7217ef739e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab20a03decb5036a4cd160e7217ef739e">DMA_DMA0_CTRL_REG_DMA_INIT_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:gab20a03decb5036a4cd160e7217ef739e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeef6680f1c13d03a768c95eac98cab4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeef6680f1c13d03a768c95eac98cab4f">DMA_DMA0_CTRL_REG_DMA_IDLE_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gaeef6680f1c13d03a768c95eac98cab4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a15de32127253b6a85f1402094ce6eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0a15de32127253b6a85f1402094ce6eb">DMA_DMA0_CTRL_REG_DMA_IDLE_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga0a15de32127253b6a85f1402094ce6eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be07d2868d8c365d914ececaad0c829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6be07d2868d8c365d914ececaad0c829">DMA_DMA0_CTRL_REG_DMA_PRIO_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga6be07d2868d8c365d914ececaad0c829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d09e445d29bcc67745c7aa6d1e57fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga51d09e445d29bcc67745c7aa6d1e57fc">DMA_DMA0_CTRL_REG_DMA_PRIO_Msk</a>&#160;&#160;&#160;(0x380UL)</td></tr>
<tr class="separator:ga51d09e445d29bcc67745c7aa6d1e57fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc6962ae1cc4c0c5b2f1efaa5ecd1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2fc6962ae1cc4c0c5b2f1efaa5ecd1e4">DMA_DMA0_CTRL_REG_CIRCULAR_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga2fc6962ae1cc4c0c5b2f1efaa5ecd1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b86c86169652812ec2d485627538e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4b86c86169652812ec2d485627538e70">DMA_DMA0_CTRL_REG_CIRCULAR_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga4b86c86169652812ec2d485627538e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c19712c1fd2e6513c77dfdd483f34c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7c19712c1fd2e6513c77dfdd483f34c3">DMA_DMA0_CTRL_REG_AINC_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga7c19712c1fd2e6513c77dfdd483f34c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58dcd2025b2d1e3a93b5fb692d63be65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga58dcd2025b2d1e3a93b5fb692d63be65">DMA_DMA0_CTRL_REG_AINC_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga58dcd2025b2d1e3a93b5fb692d63be65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78460ac50c751682810b909562fc2a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga78460ac50c751682810b909562fc2a36">DMA_DMA0_CTRL_REG_BINC_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga78460ac50c751682810b909562fc2a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d8e6146f0f573f1cc037049f099ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga94d8e6146f0f573f1cc037049f099ff9">DMA_DMA0_CTRL_REG_BINC_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga94d8e6146f0f573f1cc037049f099ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6164881ea00b1bfed0e629d8ae33e658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6164881ea00b1bfed0e629d8ae33e658">DMA_DMA0_CTRL_REG_DREQ_MODE_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga6164881ea00b1bfed0e629d8ae33e658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4baebec9a61cc0846088fb3e293a11c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab4baebec9a61cc0846088fb3e293a11c">DMA_DMA0_CTRL_REG_DREQ_MODE_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gab4baebec9a61cc0846088fb3e293a11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eca2b76a2881d0f5261ead6152dd18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8eca2b76a2881d0f5261ead6152dd18e">DMA_DMA0_CTRL_REG_BW_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga8eca2b76a2881d0f5261ead6152dd18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7930d49262e47faf1542c13510c17102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7930d49262e47faf1542c13510c17102">DMA_DMA0_CTRL_REG_BW_Msk</a>&#160;&#160;&#160;(0x6UL)</td></tr>
<tr class="separator:ga7930d49262e47faf1542c13510c17102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b03aea6150442fa88808dafb8c9259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga34b03aea6150442fa88808dafb8c9259">DMA_DMA0_CTRL_REG_DMA_ON_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga34b03aea6150442fa88808dafb8c9259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga239cd3071d1137b6f94d10e3984bb27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga239cd3071d1137b6f94d10e3984bb27c">DMA_DMA0_CTRL_REG_DMA_ON_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga239cd3071d1137b6f94d10e3984bb27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d95e08d4a42c59facc6de7c89df002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga66d95e08d4a42c59facc6de7c89df002">DMA_DMA0_IDX_REG_DMA0_IDX_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga66d95e08d4a42c59facc6de7c89df002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a1d34e85856759336146abc13feb78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga40a1d34e85856759336146abc13feb78">DMA_DMA0_IDX_REG_DMA0_IDX_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga40a1d34e85856759336146abc13feb78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bbc1b89367c70e4f4573e0ba38bc2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7bbc1b89367c70e4f4573e0ba38bc2ed">DMA_DMA0_INT_REG_DMA0_INT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga7bbc1b89367c70e4f4573e0ba38bc2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d380d7997201e95612d289f039d1315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7d380d7997201e95612d289f039d1315">DMA_DMA0_INT_REG_DMA0_INT_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga7d380d7997201e95612d289f039d1315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2233fb023e2a9dc8990e1dc7f236391d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2233fb023e2a9dc8990e1dc7f236391d">DMA_DMA0_LEN_REG_DMA0_LEN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga2233fb023e2a9dc8990e1dc7f236391d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7434ebec9598699f770cd90521bed6cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7434ebec9598699f770cd90521bed6cf">DMA_DMA0_LEN_REG_DMA0_LEN_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga7434ebec9598699f770cd90521bed6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d37075f1eeb8685747edf6681fd8e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad5d37075f1eeb8685747edf6681fd8e1">DMA_DMA1_A_START_REG_DMA1_A_START_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad5d37075f1eeb8685747edf6681fd8e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e331cdc8042c62c7cfb1cae6c0cecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad0e331cdc8042c62c7cfb1cae6c0cecb">DMA_DMA1_A_START_REG_DMA1_A_START_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:gad0e331cdc8042c62c7cfb1cae6c0cecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10f1d68f6ed8ad1c72580dbeb317c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf10f1d68f6ed8ad1c72580dbeb317c54">DMA_DMA1_B_START_REG_DMA1_B_START_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaf10f1d68f6ed8ad1c72580dbeb317c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5079f942133e640d256464a3e84e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gace5079f942133e640d256464a3e84e17">DMA_DMA1_B_START_REG_DMA1_B_START_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:gace5079f942133e640d256464a3e84e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded3ce003e3be7935fb43a9e3b34dad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaded3ce003e3be7935fb43a9e3b34dad4">DMA_DMA1_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gaded3ce003e3be7935fb43a9e3b34dad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b651004588ef81e2f553fdae0c28d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac4b651004588ef81e2f553fdae0c28d4">DMA_DMA1_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:gac4b651004588ef81e2f553fdae0c28d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1896fdf723309088b7eb63ce588c8484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1896fdf723309088b7eb63ce588c8484">DMA_DMA1_CTRL_REG_BUS_ERROR_DETECT_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:ga1896fdf723309088b7eb63ce588c8484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db99d32b1a4434ff1385c7bfc48cd11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2db99d32b1a4434ff1385c7bfc48cd11">DMA_DMA1_CTRL_REG_BUS_ERROR_DETECT_Msk</a>&#160;&#160;&#160;(0x8000UL)</td></tr>
<tr class="separator:ga2db99d32b1a4434ff1385c7bfc48cd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e5fbd22411b7de1e35492fbfc24b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga86e5fbd22411b7de1e35492fbfc24b41">DMA_DMA1_CTRL_REG_BURST_MODE_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga86e5fbd22411b7de1e35492fbfc24b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba872515189a1d561888bcf47ea14c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1ba872515189a1d561888bcf47ea14c8">DMA_DMA1_CTRL_REG_BURST_MODE_Msk</a>&#160;&#160;&#160;(0x6000UL)</td></tr>
<tr class="separator:ga1ba872515189a1d561888bcf47ea14c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84a77370071bf1ec4766bb785dcdbf42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga84a77370071bf1ec4766bb785dcdbf42">DMA_DMA1_CTRL_REG_REQ_SENSE_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga84a77370071bf1ec4766bb785dcdbf42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab999f41a7f1fed997a278281863a0a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab999f41a7f1fed997a278281863a0a93">DMA_DMA1_CTRL_REG_REQ_SENSE_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:gab999f41a7f1fed997a278281863a0a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd1b78c43adb9219c8550a7779c315e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabd1b78c43adb9219c8550a7779c315e6">DMA_DMA1_CTRL_REG_DMA_INIT_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:gabd1b78c43adb9219c8550a7779c315e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2dbd4797f4be15a2d4c2a92b026356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7c2dbd4797f4be15a2d4c2a92b026356">DMA_DMA1_CTRL_REG_DMA_INIT_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:ga7c2dbd4797f4be15a2d4c2a92b026356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d011674ae9e2f6a58411a4b25395d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf4d011674ae9e2f6a58411a4b25395d9">DMA_DMA1_CTRL_REG_DMA_IDLE_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gaf4d011674ae9e2f6a58411a4b25395d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd2fa09a0837a11b34fe44fbf1adcb35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabd2fa09a0837a11b34fe44fbf1adcb35">DMA_DMA1_CTRL_REG_DMA_IDLE_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gabd2fa09a0837a11b34fe44fbf1adcb35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7593b238f9c9b9dbcfa737f746db7d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad7593b238f9c9b9dbcfa737f746db7d4">DMA_DMA1_CTRL_REG_DMA_PRIO_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gad7593b238f9c9b9dbcfa737f746db7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eeff3585983060854e6464763355d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9eeff3585983060854e6464763355d70">DMA_DMA1_CTRL_REG_DMA_PRIO_Msk</a>&#160;&#160;&#160;(0x380UL)</td></tr>
<tr class="separator:ga9eeff3585983060854e6464763355d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34cf6d598fbd3f828de982077fe7a3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga34cf6d598fbd3f828de982077fe7a3f9">DMA_DMA1_CTRL_REG_CIRCULAR_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga34cf6d598fbd3f828de982077fe7a3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf87e56106d1781a13bf90efe23c6db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacf87e56106d1781a13bf90efe23c6db4">DMA_DMA1_CTRL_REG_CIRCULAR_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:gacf87e56106d1781a13bf90efe23c6db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe6b04bd520377cc42bb0a4951b1f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaafe6b04bd520377cc42bb0a4951b1f96">DMA_DMA1_CTRL_REG_AINC_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gaafe6b04bd520377cc42bb0a4951b1f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74dcc9c4e5229644adb4a0539edc055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa74dcc9c4e5229644adb4a0539edc055">DMA_DMA1_CTRL_REG_AINC_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gaa74dcc9c4e5229644adb4a0539edc055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a474bd1d0dcaf3f90efa812ce1dfb94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0a474bd1d0dcaf3f90efa812ce1dfb94">DMA_DMA1_CTRL_REG_BINC_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga0a474bd1d0dcaf3f90efa812ce1dfb94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ae828a0d97b1ac91225bdd7cbd50c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga79ae828a0d97b1ac91225bdd7cbd50c6">DMA_DMA1_CTRL_REG_BINC_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga79ae828a0d97b1ac91225bdd7cbd50c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5636f9fcddc46fb71017f542aad9c6f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5636f9fcddc46fb71017f542aad9c6f8">DMA_DMA1_CTRL_REG_DREQ_MODE_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga5636f9fcddc46fb71017f542aad9c6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4072bf825ed014084614e903a6993c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4072bf825ed014084614e903a6993c69">DMA_DMA1_CTRL_REG_DREQ_MODE_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga4072bf825ed014084614e903a6993c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb9c50119f076bf7a9d20137117fb266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacb9c50119f076bf7a9d20137117fb266">DMA_DMA1_CTRL_REG_BW_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gacb9c50119f076bf7a9d20137117fb266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e7d81bdb28d8291d292290d4281a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga87e7d81bdb28d8291d292290d4281a3f">DMA_DMA1_CTRL_REG_BW_Msk</a>&#160;&#160;&#160;(0x6UL)</td></tr>
<tr class="separator:ga87e7d81bdb28d8291d292290d4281a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0fcf18536d191f64ba76d1b10fb8ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gade0fcf18536d191f64ba76d1b10fb8ea">DMA_DMA1_CTRL_REG_DMA_ON_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gade0fcf18536d191f64ba76d1b10fb8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga700082db22312174a73b5aaef136c768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga700082db22312174a73b5aaef136c768">DMA_DMA1_CTRL_REG_DMA_ON_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga700082db22312174a73b5aaef136c768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3c0b32177cedfa00456ae1fd497a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9b3c0b32177cedfa00456ae1fd497a25">DMA_DMA1_IDX_REG_DMA1_IDX_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga9b3c0b32177cedfa00456ae1fd497a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73f620c634b7781e1ee9c264ece98573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga73f620c634b7781e1ee9c264ece98573">DMA_DMA1_IDX_REG_DMA1_IDX_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga73f620c634b7781e1ee9c264ece98573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc74a82cf3241a45485611da15c01fcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafc74a82cf3241a45485611da15c01fcc">DMA_DMA1_INT_REG_DMA1_INT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gafc74a82cf3241a45485611da15c01fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10eff4c9009a21e0be82e8e1e69417e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad10eff4c9009a21e0be82e8e1e69417e">DMA_DMA1_INT_REG_DMA1_INT_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gad10eff4c9009a21e0be82e8e1e69417e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafad30e148cd06cd6394495512efd5424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafad30e148cd06cd6394495512efd5424">DMA_DMA1_LEN_REG_DMA1_LEN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gafad30e148cd06cd6394495512efd5424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49ef38acd9c5f703a566f6e589f75732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga49ef38acd9c5f703a566f6e589f75732">DMA_DMA1_LEN_REG_DMA1_LEN_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga49ef38acd9c5f703a566f6e589f75732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb29a3ff66c4c0e6ad086bae57a0345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaedb29a3ff66c4c0e6ad086bae57a0345">DMA_DMA2_A_START_REG_DMA2_A_START_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaedb29a3ff66c4c0e6ad086bae57a0345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148f85f51a9a3165d4698652e1f08479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga148f85f51a9a3165d4698652e1f08479">DMA_DMA2_A_START_REG_DMA2_A_START_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga148f85f51a9a3165d4698652e1f08479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717687a5ac5725721a479adce6037801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga717687a5ac5725721a479adce6037801">DMA_DMA2_B_START_REG_DMA2_B_START_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga717687a5ac5725721a479adce6037801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fdf5b87456e8e1651bd2aaee8d3078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae1fdf5b87456e8e1651bd2aaee8d3078">DMA_DMA2_B_START_REG_DMA2_B_START_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:gae1fdf5b87456e8e1651bd2aaee8d3078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0efd92f603fe080ddd1c4bf37b4896ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0efd92f603fe080ddd1c4bf37b4896ed">DMA_DMA2_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga0efd92f603fe080ddd1c4bf37b4896ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6903558c92bf5a1036c200c2c5aac49e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6903558c92bf5a1036c200c2c5aac49e">DMA_DMA2_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:ga6903558c92bf5a1036c200c2c5aac49e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf83f64796b8f7c61a9bb10e2fc839e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabf83f64796b8f7c61a9bb10e2fc839e9">DMA_DMA2_CTRL_REG_BUS_ERROR_DETECT_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:gabf83f64796b8f7c61a9bb10e2fc839e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95fb09e14e7d3a8affd67464a98b723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab95fb09e14e7d3a8affd67464a98b723">DMA_DMA2_CTRL_REG_BUS_ERROR_DETECT_Msk</a>&#160;&#160;&#160;(0x8000UL)</td></tr>
<tr class="separator:gab95fb09e14e7d3a8affd67464a98b723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c5e13879235fc0c9e8bc995a3af35e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3c5e13879235fc0c9e8bc995a3af35e0">DMA_DMA2_CTRL_REG_BURST_MODE_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga3c5e13879235fc0c9e8bc995a3af35e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad98e068810a3906a617743b8e21324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5ad98e068810a3906a617743b8e21324">DMA_DMA2_CTRL_REG_BURST_MODE_Msk</a>&#160;&#160;&#160;(0x6000UL)</td></tr>
<tr class="separator:ga5ad98e068810a3906a617743b8e21324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc31a344d243cbd2f7045e9fd6f3bf95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadc31a344d243cbd2f7045e9fd6f3bf95">DMA_DMA2_CTRL_REG_REQ_SENSE_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:gadc31a344d243cbd2f7045e9fd6f3bf95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7d292059fc3124b3f43c6e8793c47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3f7d292059fc3124b3f43c6e8793c47b">DMA_DMA2_CTRL_REG_REQ_SENSE_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:ga3f7d292059fc3124b3f43c6e8793c47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8332859e1446e37f1607394194d456c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac8332859e1446e37f1607394194d456c">DMA_DMA2_CTRL_REG_DMA_INIT_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:gac8332859e1446e37f1607394194d456c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc333114913fc48db0a7267a4363c7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafc333114913fc48db0a7267a4363c7fe">DMA_DMA2_CTRL_REG_DMA_INIT_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:gafc333114913fc48db0a7267a4363c7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5772138315d444ed54cb7d7034e2d90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5772138315d444ed54cb7d7034e2d90f">DMA_DMA2_CTRL_REG_DMA_IDLE_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga5772138315d444ed54cb7d7034e2d90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b826e41b3a1b8810cb6c0307bfc68b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8b826e41b3a1b8810cb6c0307bfc68b4">DMA_DMA2_CTRL_REG_DMA_IDLE_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga8b826e41b3a1b8810cb6c0307bfc68b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga333fc49757e27221e2b78302727ab7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga333fc49757e27221e2b78302727ab7ba">DMA_DMA2_CTRL_REG_DMA_PRIO_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga333fc49757e27221e2b78302727ab7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeca438eca00ac71fc715e3c9e84d776d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeca438eca00ac71fc715e3c9e84d776d">DMA_DMA2_CTRL_REG_DMA_PRIO_Msk</a>&#160;&#160;&#160;(0x380UL)</td></tr>
<tr class="separator:gaeca438eca00ac71fc715e3c9e84d776d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27e33c1527eedf541e72c22953e23c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga27e33c1527eedf541e72c22953e23c1b">DMA_DMA2_CTRL_REG_CIRCULAR_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga27e33c1527eedf541e72c22953e23c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e4f55bde51d8cf73b67528d2634d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga72e4f55bde51d8cf73b67528d2634d3a">DMA_DMA2_CTRL_REG_CIRCULAR_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga72e4f55bde51d8cf73b67528d2634d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac97d27cf9afc7329e8f5c8df92dbe783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac97d27cf9afc7329e8f5c8df92dbe783">DMA_DMA2_CTRL_REG_AINC_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gac97d27cf9afc7329e8f5c8df92dbe783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f241ef90396672186c468d6e66523c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2f241ef90396672186c468d6e66523c0">DMA_DMA2_CTRL_REG_AINC_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga2f241ef90396672186c468d6e66523c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d24ea609fabaf503f1e2015dca8901b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5d24ea609fabaf503f1e2015dca8901b">DMA_DMA2_CTRL_REG_BINC_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga5d24ea609fabaf503f1e2015dca8901b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39e31d86063d8831484a1c79ecc5ab8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga39e31d86063d8831484a1c79ecc5ab8d">DMA_DMA2_CTRL_REG_BINC_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga39e31d86063d8831484a1c79ecc5ab8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0e49a6c77f7c987d326223c015a371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7c0e49a6c77f7c987d326223c015a371">DMA_DMA2_CTRL_REG_DREQ_MODE_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga7c0e49a6c77f7c987d326223c015a371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a9bda3793f0d714347333200394f67c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9a9bda3793f0d714347333200394f67c">DMA_DMA2_CTRL_REG_DREQ_MODE_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga9a9bda3793f0d714347333200394f67c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90075ddbe3f2a4a41a388f6c36d648b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga90075ddbe3f2a4a41a388f6c36d648b2">DMA_DMA2_CTRL_REG_BW_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga90075ddbe3f2a4a41a388f6c36d648b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e6b377fb689a8d95e26c3db13066ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1e6b377fb689a8d95e26c3db13066ec7">DMA_DMA2_CTRL_REG_BW_Msk</a>&#160;&#160;&#160;(0x6UL)</td></tr>
<tr class="separator:ga1e6b377fb689a8d95e26c3db13066ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf285fd7a6355b5f6b50d3d2f30129855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf285fd7a6355b5f6b50d3d2f30129855">DMA_DMA2_CTRL_REG_DMA_ON_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaf285fd7a6355b5f6b50d3d2f30129855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fdbfdf13cb5fb4df569543043a0e8f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5fdbfdf13cb5fb4df569543043a0e8f5">DMA_DMA2_CTRL_REG_DMA_ON_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga5fdbfdf13cb5fb4df569543043a0e8f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d52d07228f0df4f6eab01cd3c8254ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0d52d07228f0df4f6eab01cd3c8254ab">DMA_DMA2_IDX_REG_DMA2_IDX_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga0d52d07228f0df4f6eab01cd3c8254ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456d8d2b660e07640d0de9b379ac1268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga456d8d2b660e07640d0de9b379ac1268">DMA_DMA2_IDX_REG_DMA2_IDX_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga456d8d2b660e07640d0de9b379ac1268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfb493b48f34d9e9fd9eebb7ef48561e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadfb493b48f34d9e9fd9eebb7ef48561e">DMA_DMA2_INT_REG_DMA2_INT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gadfb493b48f34d9e9fd9eebb7ef48561e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7662a04a0106736aa1496794b4916a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7662a04a0106736aa1496794b4916a05">DMA_DMA2_INT_REG_DMA2_INT_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga7662a04a0106736aa1496794b4916a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3babab312ae2f40c70a07f79073238f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae3babab312ae2f40c70a07f79073238f">DMA_DMA2_LEN_REG_DMA2_LEN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gae3babab312ae2f40c70a07f79073238f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c882f82f0aac42d739868118e9d143b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5c882f82f0aac42d739868118e9d143b">DMA_DMA2_LEN_REG_DMA2_LEN_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga5c882f82f0aac42d739868118e9d143b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b5852a088afb1456725993f0c5d7245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5b5852a088afb1456725993f0c5d7245">DMA_DMA3_A_START_REG_DMA3_A_START_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5b5852a088afb1456725993f0c5d7245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad8fa4d8b714792c268620f49345ca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2ad8fa4d8b714792c268620f49345ca7">DMA_DMA3_A_START_REG_DMA3_A_START_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga2ad8fa4d8b714792c268620f49345ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa0084191698299b606f5841df29f73c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafa0084191698299b606f5841df29f73c">DMA_DMA3_B_START_REG_DMA3_B_START_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gafa0084191698299b606f5841df29f73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab745aac0f4770768db28c9577994e964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab745aac0f4770768db28c9577994e964">DMA_DMA3_B_START_REG_DMA3_B_START_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:gab745aac0f4770768db28c9577994e964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546c2bfae0d2336beeeb0621835e7526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga546c2bfae0d2336beeeb0621835e7526">DMA_DMA3_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga546c2bfae0d2336beeeb0621835e7526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9c1ece576a7fc403165bff8e706310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8d9c1ece576a7fc403165bff8e706310">DMA_DMA3_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:ga8d9c1ece576a7fc403165bff8e706310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb8ee846f586aaf92b18a069297afe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadbb8ee846f586aaf92b18a069297afe7">DMA_DMA3_CTRL_REG_BUS_ERROR_DETECT_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:gadbb8ee846f586aaf92b18a069297afe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c404c19a99d4a88b5fe1c51b1ffcb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga22c404c19a99d4a88b5fe1c51b1ffcb3">DMA_DMA3_CTRL_REG_BUS_ERROR_DETECT_Msk</a>&#160;&#160;&#160;(0x8000UL)</td></tr>
<tr class="separator:ga22c404c19a99d4a88b5fe1c51b1ffcb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf05a670314673fe89ea662005d2603b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf05a670314673fe89ea662005d2603b3">DMA_DMA3_CTRL_REG_BURST_MODE_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:gaf05a670314673fe89ea662005d2603b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0ee65757eced7dcb5e849d3eaa1c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacb0ee65757eced7dcb5e849d3eaa1c93">DMA_DMA3_CTRL_REG_BURST_MODE_Msk</a>&#160;&#160;&#160;(0x6000UL)</td></tr>
<tr class="separator:gacb0ee65757eced7dcb5e849d3eaa1c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f5f462edd4f036cd877343a6d3ab03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga48f5f462edd4f036cd877343a6d3ab03">DMA_DMA3_CTRL_REG_REQ_SENSE_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga48f5f462edd4f036cd877343a6d3ab03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae05ebaed3492afc92a0407e7e1aad1ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae05ebaed3492afc92a0407e7e1aad1ac">DMA_DMA3_CTRL_REG_REQ_SENSE_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:gae05ebaed3492afc92a0407e7e1aad1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b8361ab8c8c169c565337dd641b133c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2b8361ab8c8c169c565337dd641b133c">DMA_DMA3_CTRL_REG_DMA_INIT_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga2b8361ab8c8c169c565337dd641b133c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30789fa3731eb14d9098d5e21ea20a5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga30789fa3731eb14d9098d5e21ea20a5e">DMA_DMA3_CTRL_REG_DMA_INIT_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:ga30789fa3731eb14d9098d5e21ea20a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf808d3e6ea22e56384b8b2ae2fa7622a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf808d3e6ea22e56384b8b2ae2fa7622a">DMA_DMA3_CTRL_REG_DMA_IDLE_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gaf808d3e6ea22e56384b8b2ae2fa7622a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e7991fd4787b7980dfeec42707bb3a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3e7991fd4787b7980dfeec42707bb3a0">DMA_DMA3_CTRL_REG_DMA_IDLE_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga3e7991fd4787b7980dfeec42707bb3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a9ed9114de887879263a523ac94fe1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8a9ed9114de887879263a523ac94fe1e">DMA_DMA3_CTRL_REG_DMA_PRIO_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga8a9ed9114de887879263a523ac94fe1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1262d570d9e070d2ae1eb93309b9688c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1262d570d9e070d2ae1eb93309b9688c">DMA_DMA3_CTRL_REG_DMA_PRIO_Msk</a>&#160;&#160;&#160;(0x380UL)</td></tr>
<tr class="separator:ga1262d570d9e070d2ae1eb93309b9688c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e38ba8c70c22da090666be773f36a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab8e38ba8c70c22da090666be773f36a7">DMA_DMA3_CTRL_REG_CIRCULAR_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gab8e38ba8c70c22da090666be773f36a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6697d973e9c6c9280d312e0dec2c9ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6697d973e9c6c9280d312e0dec2c9ac3">DMA_DMA3_CTRL_REG_CIRCULAR_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga6697d973e9c6c9280d312e0dec2c9ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a3aef3192fac974b5245d41d057729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga25a3aef3192fac974b5245d41d057729">DMA_DMA3_CTRL_REG_AINC_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga25a3aef3192fac974b5245d41d057729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc027d2f8dac7e0af3f2fd1ca31f932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2dc027d2f8dac7e0af3f2fd1ca31f932">DMA_DMA3_CTRL_REG_AINC_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga2dc027d2f8dac7e0af3f2fd1ca31f932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d4b3e0fe137c2e0bdb801351dafe653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0d4b3e0fe137c2e0bdb801351dafe653">DMA_DMA3_CTRL_REG_BINC_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga0d4b3e0fe137c2e0bdb801351dafe653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4865470d79c6649464b750d659a20fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa4865470d79c6649464b750d659a20fd">DMA_DMA3_CTRL_REG_BINC_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:gaa4865470d79c6649464b750d659a20fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0a2b2dbbb38fd90cf12294e311e702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9d0a2b2dbbb38fd90cf12294e311e702">DMA_DMA3_CTRL_REG_DREQ_MODE_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga9d0a2b2dbbb38fd90cf12294e311e702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga568636bd2e7f2967ed0cee66a5140d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga568636bd2e7f2967ed0cee66a5140d81">DMA_DMA3_CTRL_REG_DREQ_MODE_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga568636bd2e7f2967ed0cee66a5140d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b28b1b9b88048a4c9509a747e2809b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf0b28b1b9b88048a4c9509a747e2809b">DMA_DMA3_CTRL_REG_BW_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gaf0b28b1b9b88048a4c9509a747e2809b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79878ac0898dddbcd13146a1791e691d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga79878ac0898dddbcd13146a1791e691d">DMA_DMA3_CTRL_REG_BW_Msk</a>&#160;&#160;&#160;(0x6UL)</td></tr>
<tr class="separator:ga79878ac0898dddbcd13146a1791e691d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a584a04297c775962e402a395f4b1f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2a584a04297c775962e402a395f4b1f8">DMA_DMA3_CTRL_REG_DMA_ON_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga2a584a04297c775962e402a395f4b1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaac2803e3c98d755a7e4f3003553d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabaac2803e3c98d755a7e4f3003553d85">DMA_DMA3_CTRL_REG_DMA_ON_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gabaac2803e3c98d755a7e4f3003553d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c4c9520aad1ca1ae9dd4602653b6ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4c4c9520aad1ca1ae9dd4602653b6ee9">DMA_DMA3_IDX_REG_DMA3_IDX_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga4c4c9520aad1ca1ae9dd4602653b6ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2a0ef02550dce29b1b69934e65898d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1b2a0ef02550dce29b1b69934e65898d">DMA_DMA3_IDX_REG_DMA3_IDX_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga1b2a0ef02550dce29b1b69934e65898d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3dbc0bbe8fd0b9f901336a5f9bc4fce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad3dbc0bbe8fd0b9f901336a5f9bc4fce">DMA_DMA3_INT_REG_DMA3_INT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad3dbc0bbe8fd0b9f901336a5f9bc4fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bc1041e779c8ba1dbcbc7cae7e1425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga75bc1041e779c8ba1dbcbc7cae7e1425">DMA_DMA3_INT_REG_DMA3_INT_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga75bc1041e779c8ba1dbcbc7cae7e1425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dedcb661ff70f36a06ad442c0eaad2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9dedcb661ff70f36a06ad442c0eaad2a">DMA_DMA3_LEN_REG_DMA3_LEN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga9dedcb661ff70f36a06ad442c0eaad2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae0ddb070b1ffb15f6ae3d111a60bd59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaae0ddb070b1ffb15f6ae3d111a60bd59">DMA_DMA3_LEN_REG_DMA3_LEN_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gaae0ddb070b1ffb15f6ae3d111a60bd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8ffb23a75b1fd5818d9a6b3fea89b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0e8ffb23a75b1fd5818d9a6b3fea89b7">DMA_DMA4_A_START_REG_DMA4_A_START_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga0e8ffb23a75b1fd5818d9a6b3fea89b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6558198de10a1382e7becd3fbf6573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5a6558198de10a1382e7becd3fbf6573">DMA_DMA4_A_START_REG_DMA4_A_START_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga5a6558198de10a1382e7becd3fbf6573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59927c5cceb562d8cb56c4aa3a92a2c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga59927c5cceb562d8cb56c4aa3a92a2c8">DMA_DMA4_B_START_REG_DMA4_B_START_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga59927c5cceb562d8cb56c4aa3a92a2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39541c6c0d82c3051c2aefd0146092f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga39541c6c0d82c3051c2aefd0146092f6">DMA_DMA4_B_START_REG_DMA4_B_START_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga39541c6c0d82c3051c2aefd0146092f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3268b5461fae90f653c1ce0fa09adeb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3268b5461fae90f653c1ce0fa09adeb8">DMA_DMA4_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga3268b5461fae90f653c1ce0fa09adeb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a760b7d871a5b618b977fd28c5993ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4a760b7d871a5b618b977fd28c5993ad">DMA_DMA4_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:ga4a760b7d871a5b618b977fd28c5993ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac02476b52cc9dfe349cdefb20d360327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac02476b52cc9dfe349cdefb20d360327">DMA_DMA4_CTRL_REG_BUS_ERROR_DETECT_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:gac02476b52cc9dfe349cdefb20d360327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b14e5ab4442fa7a5f0f007a46e3375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga72b14e5ab4442fa7a5f0f007a46e3375">DMA_DMA4_CTRL_REG_BUS_ERROR_DETECT_Msk</a>&#160;&#160;&#160;(0x8000UL)</td></tr>
<tr class="separator:ga72b14e5ab4442fa7a5f0f007a46e3375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0da1d6e57657cec5ac474872c13210a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab0da1d6e57657cec5ac474872c13210a">DMA_DMA4_CTRL_REG_BURST_MODE_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:gab0da1d6e57657cec5ac474872c13210a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaabb701c5ede9bac46f3ef5b4e45d7ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaabb701c5ede9bac46f3ef5b4e45d7ab">DMA_DMA4_CTRL_REG_BURST_MODE_Msk</a>&#160;&#160;&#160;(0x6000UL)</td></tr>
<tr class="separator:gaaabb701c5ede9bac46f3ef5b4e45d7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74cf47723652c8f8d650336682191f7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga74cf47723652c8f8d650336682191f7c">DMA_DMA4_CTRL_REG_REQ_SENSE_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga74cf47723652c8f8d650336682191f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab29b41b8e551e5bc8fc20ed88b4c41d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab29b41b8e551e5bc8fc20ed88b4c41d6">DMA_DMA4_CTRL_REG_REQ_SENSE_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:gab29b41b8e551e5bc8fc20ed88b4c41d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a59cd53aec99b1c359468864b4125f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5a59cd53aec99b1c359468864b4125f1">DMA_DMA4_CTRL_REG_DMA_INIT_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga5a59cd53aec99b1c359468864b4125f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2ae9a603d10866dd58cd11064dbfe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9c2ae9a603d10866dd58cd11064dbfe1">DMA_DMA4_CTRL_REG_DMA_INIT_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:ga9c2ae9a603d10866dd58cd11064dbfe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab461105093e651849705f6d7e47abed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab461105093e651849705f6d7e47abed2">DMA_DMA4_CTRL_REG_DMA_IDLE_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gab461105093e651849705f6d7e47abed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff06157e1b6405a76cd760ebb96af1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0ff06157e1b6405a76cd760ebb96af1f">DMA_DMA4_CTRL_REG_DMA_IDLE_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga0ff06157e1b6405a76cd760ebb96af1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77113046001dced51eb985e1d82dbfab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga77113046001dced51eb985e1d82dbfab">DMA_DMA4_CTRL_REG_DMA_PRIO_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga77113046001dced51eb985e1d82dbfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab63de9f98e57ebd7a7fefa50676224f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab63de9f98e57ebd7a7fefa50676224f2">DMA_DMA4_CTRL_REG_DMA_PRIO_Msk</a>&#160;&#160;&#160;(0x380UL)</td></tr>
<tr class="separator:gab63de9f98e57ebd7a7fefa50676224f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe4f4ad17d022cf96ede20353cb7dcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5fe4f4ad17d022cf96ede20353cb7dcf">DMA_DMA4_CTRL_REG_CIRCULAR_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga5fe4f4ad17d022cf96ede20353cb7dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaef64f684f797bdfcb8ccd916fb0a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabaef64f684f797bdfcb8ccd916fb0a20">DMA_DMA4_CTRL_REG_CIRCULAR_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:gabaef64f684f797bdfcb8ccd916fb0a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a5d823ea0c6710a60920d72c39162ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1a5d823ea0c6710a60920d72c39162ef">DMA_DMA4_CTRL_REG_AINC_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga1a5d823ea0c6710a60920d72c39162ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaab5e1d8c6286340978d4f3e08d15dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacaab5e1d8c6286340978d4f3e08d15dd">DMA_DMA4_CTRL_REG_AINC_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gacaab5e1d8c6286340978d4f3e08d15dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f583278adb60c1489b6b8a5ea0cc23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa6f583278adb60c1489b6b8a5ea0cc23">DMA_DMA4_CTRL_REG_BINC_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gaa6f583278adb60c1489b6b8a5ea0cc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5ecb837c93dcf3fab698dc18ee7634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7b5ecb837c93dcf3fab698dc18ee7634">DMA_DMA4_CTRL_REG_BINC_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga7b5ecb837c93dcf3fab698dc18ee7634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a088078374fec15075364676268413b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5a088078374fec15075364676268413b">DMA_DMA4_CTRL_REG_DREQ_MODE_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga5a088078374fec15075364676268413b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e05d305502278dc487b19a63ce0edf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2e05d305502278dc487b19a63ce0edf6">DMA_DMA4_CTRL_REG_DREQ_MODE_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga2e05d305502278dc487b19a63ce0edf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac02cf7dadfbacba6d36d1b9a10a0e279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac02cf7dadfbacba6d36d1b9a10a0e279">DMA_DMA4_CTRL_REG_BW_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gac02cf7dadfbacba6d36d1b9a10a0e279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48c84d7b993e56322760398425f70d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae48c84d7b993e56322760398425f70d3">DMA_DMA4_CTRL_REG_BW_Msk</a>&#160;&#160;&#160;(0x6UL)</td></tr>
<tr class="separator:gae48c84d7b993e56322760398425f70d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6efe45fb8c20f84bf1958fc315d209f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6efe45fb8c20f84bf1958fc315d209f8">DMA_DMA4_CTRL_REG_DMA_ON_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga6efe45fb8c20f84bf1958fc315d209f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f42a2f5a703ff27ab74a09ced004a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga61f42a2f5a703ff27ab74a09ced004a2">DMA_DMA4_CTRL_REG_DMA_ON_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga61f42a2f5a703ff27ab74a09ced004a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb657340213fc8c72f81d6f4fdfb7abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafb657340213fc8c72f81d6f4fdfb7abd">DMA_DMA4_IDX_REG_DMA4_IDX_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gafb657340213fc8c72f81d6f4fdfb7abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51de4ee56756b28451e5b544d60b45f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab51de4ee56756b28451e5b544d60b45f">DMA_DMA4_IDX_REG_DMA4_IDX_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gab51de4ee56756b28451e5b544d60b45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3510b1b2cf448851e741bb253a171c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3510b1b2cf448851e741bb253a171c71">DMA_DMA4_INT_REG_DMA4_INT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga3510b1b2cf448851e741bb253a171c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8d85b8ce335c4f2a45dca33f5c3fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8b8d85b8ce335c4f2a45dca33f5c3fb1">DMA_DMA4_INT_REG_DMA4_INT_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga8b8d85b8ce335c4f2a45dca33f5c3fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17a87a0eadff9acf0f8bca24ce8beaef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga17a87a0eadff9acf0f8bca24ce8beaef">DMA_DMA4_LEN_REG_DMA4_LEN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga17a87a0eadff9acf0f8bca24ce8beaef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e0ea11152c9932fe6961d90f3b04454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1e0ea11152c9932fe6961d90f3b04454">DMA_DMA4_LEN_REG_DMA4_LEN_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga1e0ea11152c9932fe6961d90f3b04454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592849b2d737e50f86a9c61fd05f9a48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga592849b2d737e50f86a9c61fd05f9a48">DMA_DMA5_A_START_REG_DMA5_A_START_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga592849b2d737e50f86a9c61fd05f9a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabafdcac776e9f672697e4f9f1a3a1a2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabafdcac776e9f672697e4f9f1a3a1a2f">DMA_DMA5_A_START_REG_DMA5_A_START_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:gabafdcac776e9f672697e4f9f1a3a1a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5963bf815e813dad8ad2b26c85507259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5963bf815e813dad8ad2b26c85507259">DMA_DMA5_B_START_REG_DMA5_B_START_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5963bf815e813dad8ad2b26c85507259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d10aadaf9ef75de7ee9a144f971b02d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2d10aadaf9ef75de7ee9a144f971b02d">DMA_DMA5_B_START_REG_DMA5_B_START_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga2d10aadaf9ef75de7ee9a144f971b02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd359b0de1e448e73cf7b011ef4f448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6bd359b0de1e448e73cf7b011ef4f448">DMA_DMA5_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga6bd359b0de1e448e73cf7b011ef4f448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga761c4b43d7eafd5c52e638c6b23866b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga761c4b43d7eafd5c52e638c6b23866b4">DMA_DMA5_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:ga761c4b43d7eafd5c52e638c6b23866b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b46a8de33b8ccb22d3d25f879f919ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0b46a8de33b8ccb22d3d25f879f919ee">DMA_DMA5_CTRL_REG_BUS_ERROR_DETECT_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:ga0b46a8de33b8ccb22d3d25f879f919ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e5a4fd40673bc7e749d5a178c48af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga54e5a4fd40673bc7e749d5a178c48af6">DMA_DMA5_CTRL_REG_BUS_ERROR_DETECT_Msk</a>&#160;&#160;&#160;(0x8000UL)</td></tr>
<tr class="separator:ga54e5a4fd40673bc7e749d5a178c48af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdafca63530b0e16d7e27148292ca19c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacdafca63530b0e16d7e27148292ca19c">DMA_DMA5_CTRL_REG_BURST_MODE_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:gacdafca63530b0e16d7e27148292ca19c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd7e1335c32ce8bdf47d308f327367a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacfd7e1335c32ce8bdf47d308f327367a">DMA_DMA5_CTRL_REG_BURST_MODE_Msk</a>&#160;&#160;&#160;(0x6000UL)</td></tr>
<tr class="separator:gacfd7e1335c32ce8bdf47d308f327367a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0121a1e8c46e5db70018f05fa37ad24f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0121a1e8c46e5db70018f05fa37ad24f">DMA_DMA5_CTRL_REG_REQ_SENSE_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga0121a1e8c46e5db70018f05fa37ad24f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b29d1233c9680d89228372299c3a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga19b29d1233c9680d89228372299c3a76">DMA_DMA5_CTRL_REG_REQ_SENSE_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:ga19b29d1233c9680d89228372299c3a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c38c817eadedc2d98a2c80a8e3f842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga37c38c817eadedc2d98a2c80a8e3f842">DMA_DMA5_CTRL_REG_DMA_INIT_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga37c38c817eadedc2d98a2c80a8e3f842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6d74768934a8af5ddb9aac1814b46c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab6d74768934a8af5ddb9aac1814b46c1">DMA_DMA5_CTRL_REG_DMA_INIT_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:gab6d74768934a8af5ddb9aac1814b46c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d503fd013461308915423a30dfe68b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa4d503fd013461308915423a30dfe68b">DMA_DMA5_CTRL_REG_DMA_IDLE_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gaa4d503fd013461308915423a30dfe68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga882b72b50ea10526e8f36322918c11dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga882b72b50ea10526e8f36322918c11dc">DMA_DMA5_CTRL_REG_DMA_IDLE_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga882b72b50ea10526e8f36322918c11dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga025067f441c479fc6c3af573f25ddd6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga025067f441c479fc6c3af573f25ddd6a">DMA_DMA5_CTRL_REG_DMA_PRIO_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga025067f441c479fc6c3af573f25ddd6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f0ed7ef6e447e026838788f39d8d35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3f0ed7ef6e447e026838788f39d8d35c">DMA_DMA5_CTRL_REG_DMA_PRIO_Msk</a>&#160;&#160;&#160;(0x380UL)</td></tr>
<tr class="separator:ga3f0ed7ef6e447e026838788f39d8d35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46ed0468fa73f4aefa0d4a670c0ddc9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga46ed0468fa73f4aefa0d4a670c0ddc9d">DMA_DMA5_CTRL_REG_CIRCULAR_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga46ed0468fa73f4aefa0d4a670c0ddc9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f6287c8f98e99b48185110526de4f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga78f6287c8f98e99b48185110526de4f7">DMA_DMA5_CTRL_REG_CIRCULAR_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga78f6287c8f98e99b48185110526de4f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c0c2c840cc6686136528a765ab2dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab3c0c2c840cc6686136528a765ab2dab">DMA_DMA5_CTRL_REG_AINC_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gab3c0c2c840cc6686136528a765ab2dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga294caf760f4df04a7694d73bc4a16c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga294caf760f4df04a7694d73bc4a16c22">DMA_DMA5_CTRL_REG_AINC_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga294caf760f4df04a7694d73bc4a16c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8cfcf65eb939ee9a1586502dbda163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gace8cfcf65eb939ee9a1586502dbda163">DMA_DMA5_CTRL_REG_BINC_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gace8cfcf65eb939ee9a1586502dbda163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c7f21c0de8c885179d0a65bf791def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf5c7f21c0de8c885179d0a65bf791def">DMA_DMA5_CTRL_REG_BINC_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:gaf5c7f21c0de8c885179d0a65bf791def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae041ef3fcdd11f09cf4998c06c5ab7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae041ef3fcdd11f09cf4998c06c5ab7f3">DMA_DMA5_CTRL_REG_DREQ_MODE_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gae041ef3fcdd11f09cf4998c06c5ab7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba4d96d0c4b29a0034cbe111e7b34a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaba4d96d0c4b29a0034cbe111e7b34a0">DMA_DMA5_CTRL_REG_DREQ_MODE_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gaaba4d96d0c4b29a0034cbe111e7b34a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga233369120cfae8205d18b0adb6082606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga233369120cfae8205d18b0adb6082606">DMA_DMA5_CTRL_REG_BW_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga233369120cfae8205d18b0adb6082606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7956bb073eca2b92324457c6f9e72f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7956bb073eca2b92324457c6f9e72f75">DMA_DMA5_CTRL_REG_BW_Msk</a>&#160;&#160;&#160;(0x6UL)</td></tr>
<tr class="separator:ga7956bb073eca2b92324457c6f9e72f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8361e5cd5d463d209cc80a28d08e150d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8361e5cd5d463d209cc80a28d08e150d">DMA_DMA5_CTRL_REG_DMA_ON_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga8361e5cd5d463d209cc80a28d08e150d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e52e1bc727778bcf243cfd40c72f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga50e52e1bc727778bcf243cfd40c72f22">DMA_DMA5_CTRL_REG_DMA_ON_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga50e52e1bc727778bcf243cfd40c72f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165ffc931466f656f2799e92e2bd5c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga165ffc931466f656f2799e92e2bd5c5d">DMA_DMA5_IDX_REG_DMA5_IDX_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga165ffc931466f656f2799e92e2bd5c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cad4af7d74ece711c2b0b482bb59eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8cad4af7d74ece711c2b0b482bb59eff">DMA_DMA5_IDX_REG_DMA5_IDX_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga8cad4af7d74ece711c2b0b482bb59eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d01d4d2f464831e4644d3e9903c131c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1d01d4d2f464831e4644d3e9903c131c">DMA_DMA5_INT_REG_DMA5_INT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga1d01d4d2f464831e4644d3e9903c131c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeed0a551aa877781fe7f3cd5c78d2be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeed0a551aa877781fe7f3cd5c78d2be2">DMA_DMA5_INT_REG_DMA5_INT_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gaeed0a551aa877781fe7f3cd5c78d2be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd745ded546a48804eca7de19ad0a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4fd745ded546a48804eca7de19ad0a01">DMA_DMA5_LEN_REG_DMA5_LEN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga4fd745ded546a48804eca7de19ad0a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86944f32e3ff304abd25baa3489c839d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga86944f32e3ff304abd25baa3489c839d">DMA_DMA5_LEN_REG_DMA5_LEN_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga86944f32e3ff304abd25baa3489c839d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfcbbc946bf857fe6b411d3c79d0c0ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabfcbbc946bf857fe6b411d3c79d0c0ba">DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH5_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gabfcbbc946bf857fe6b411d3c79d0c0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae146e660872c2a0b03bfb7632e8b366b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae146e660872c2a0b03bfb7632e8b366b">DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH5_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gae146e660872c2a0b03bfb7632e8b366b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac36dcb091eb840b8003b4844070eb1ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac36dcb091eb840b8003b4844070eb1ca">DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH4_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gac36dcb091eb840b8003b4844070eb1ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c73c8ebb42cc512b470e9c2efe1c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa7c73c8ebb42cc512b470e9c2efe1c3a">DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH4_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:gaa7c73c8ebb42cc512b470e9c2efe1c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa081ca66d3fd55d0437465ebfc6247a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa081ca66d3fd55d0437465ebfc6247a0">DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH3_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gaa081ca66d3fd55d0437465ebfc6247a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17ee97acc7de1fd0b1d9567a0d00d332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga17ee97acc7de1fd0b1d9567a0d00d332">DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH3_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga17ee97acc7de1fd0b1d9567a0d00d332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80007f87c8798703f5cf1b7d70936582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga80007f87c8798703f5cf1b7d70936582">DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH2_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga80007f87c8798703f5cf1b7d70936582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf44591c81c83618fa7bb4ceea336af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacf44591c81c83618fa7bb4ceea336af7">DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH2_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gacf44591c81c83618fa7bb4ceea336af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0b57359b99b6476e57c38478644f291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad0b57359b99b6476e57c38478644f291">DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH1_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gad0b57359b99b6476e57c38478644f291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf059993fa3a2601cc1788a2cbcc4644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaf059993fa3a2601cc1788a2cbcc4644">DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH1_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gaaf059993fa3a2601cc1788a2cbcc4644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2499ef8c505c524a8ca831f8ec7f3a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2499ef8c505c524a8ca831f8ec7f3a71">DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH0_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga2499ef8c505c524a8ca831f8ec7f3a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc725133b074ca6d3b21a39433d3f493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafc725133b074ca6d3b21a39433d3f493">DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH0_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gafc725133b074ca6d3b21a39433d3f493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b857ce4b96340f295478b671cace656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9b857ce4b96340f295478b671cace656">DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE5_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga9b857ce4b96340f295478b671cace656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f6f91cbdaf07b37e2fc0e9f31f9ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga87f6f91cbdaf07b37e2fc0e9f31f9ca6">DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE5_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga87f6f91cbdaf07b37e2fc0e9f31f9ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf315820a8828ce23e399d53b28e2b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadf315820a8828ce23e399d53b28e2b99">DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE4_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gadf315820a8828ce23e399d53b28e2b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4942222d016a313de1a00aadec369336"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4942222d016a313de1a00aadec369336">DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE4_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga4942222d016a313de1a00aadec369336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5380b439f8b89dbb6113c4ce990ac3f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5380b439f8b89dbb6113c4ce990ac3f2">DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE3_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga5380b439f8b89dbb6113c4ce990ac3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fbc0c09f7737b4fc4b59c3aa873de53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3fbc0c09f7737b4fc4b59c3aa873de53">DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE3_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga3fbc0c09f7737b4fc4b59c3aa873de53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740147133516a99d547ebcc543d5c768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga740147133516a99d547ebcc543d5c768">DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE2_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga740147133516a99d547ebcc543d5c768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3a3d149b2a51809b7c12e107a1c09b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3f3a3d149b2a51809b7c12e107a1c09b">DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE2_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga3f3a3d149b2a51809b7c12e107a1c09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga063b6c6f7448151215dd493e1678d5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga063b6c6f7448151215dd493e1678d5f1">DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE1_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga063b6c6f7448151215dd493e1678d5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c1af85419db18e968bce6676d9bbd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga50c1af85419db18e968bce6676d9bbd3">DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE1_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga50c1af85419db18e968bce6676d9bbd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf53cb67b29553ab87616b608641ec130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf53cb67b29553ab87616b608641ec130">DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE0_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaf53cb67b29553ab87616b608641ec130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30184a648f22bf755343368f0dad525d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga30184a648f22bf755343368f0dad525d">DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE0_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga30184a648f22bf755343368f0dad525d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f120cc388f00666c7f12894a0abda5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga58f120cc388f00666c7f12894a0abda5">DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR5_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga58f120cc388f00666c7f12894a0abda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7212ffc6f1a3f02bd8763618f27f8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa7212ffc6f1a3f02bd8763618f27f8c1">DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR5_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:gaa7212ffc6f1a3f02bd8763618f27f8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b4e776c46717aaaed442fe043916474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4b4e776c46717aaaed442fe043916474">DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR4_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga4b4e776c46717aaaed442fe043916474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be31d2eb8671707b3762e78414b2a60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4be31d2eb8671707b3762e78414b2a60">DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR4_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:ga4be31d2eb8671707b3762e78414b2a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3ee1125a368f1a579d26f9111057ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae3ee1125a368f1a579d26f9111057ecf">DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR3_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:gae3ee1125a368f1a579d26f9111057ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56756a48e2ff758f454b1693b2ec06dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga56756a48e2ff758f454b1693b2ec06dc">DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR3_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:ga56756a48e2ff758f454b1693b2ec06dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d5e6b3bc16b4fc9ea53c4ee04b081b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa5d5e6b3bc16b4fc9ea53c4ee04b081b">DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR2_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gaa5d5e6b3bc16b4fc9ea53c4ee04b081b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e85aa81b4c390bd3080aa82f9d3fa84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6e85aa81b4c390bd3080aa82f9d3fa84">DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR2_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga6e85aa81b4c390bd3080aa82f9d3fa84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8141ebad49c66abdddff14b3f7dea9aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8141ebad49c66abdddff14b3f7dea9aa">DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR1_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga8141ebad49c66abdddff14b3f7dea9aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac05ca9691117715f83b16d5711839de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac05ca9691117715f83b16d5711839de3">DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR1_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gac05ca9691117715f83b16d5711839de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63e6a1217b8cea943903a380f9d54247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga63e6a1217b8cea943903a380f9d54247">DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR0_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga63e6a1217b8cea943903a380f9d54247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5f1784d7b527591e7a28d5c06e00df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8c5f1784d7b527591e7a28d5c06e00df">DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR0_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga8c5f1784d7b527591e7a28d5c06e00df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ae27cffdc70f982fc80c67e517d373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga98ae27cffdc70f982fc80c67e517d373">DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH5_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga98ae27cffdc70f982fc80c67e517d373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaada1ac61810f9bb00da92c3aff1dcad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaada1ac61810f9bb00da92c3aff1dcad3">DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH5_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gaada1ac61810f9bb00da92c3aff1dcad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8f1060b2147383c1a251d3ed23e6805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf8f1060b2147383c1a251d3ed23e6805">DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH4_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gaf8f1060b2147383c1a251d3ed23e6805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b3ce17ead1ee03d320a00332c5057bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2b3ce17ead1ee03d320a00332c5057bc">DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH4_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga2b3ce17ead1ee03d320a00332c5057bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a79ecbec807a37d060af0092109991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad6a79ecbec807a37d060af0092109991">DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH3_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gad6a79ecbec807a37d060af0092109991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f931c61dd22288b1443965534a7652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac0f931c61dd22288b1443965534a7652">DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH3_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gac0f931c61dd22288b1443965534a7652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1700a5ccc8ebb1e00b0e4a28b9c9a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3c1700a5ccc8ebb1e00b0e4a28b9c9a8">DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH2_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga3c1700a5ccc8ebb1e00b0e4a28b9c9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6503c033fb10fa6a1b4e0864e448864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae6503c033fb10fa6a1b4e0864e448864">DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH2_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gae6503c033fb10fa6a1b4e0864e448864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab316defcd09fade1f7675d9458135bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab316defcd09fade1f7675d9458135bba">DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH1_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gab316defcd09fade1f7675d9458135bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b1bbebb826a0f9f6df3257096888c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1b1bbebb826a0f9f6df3257096888c4d">DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH1_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga1b1bbebb826a0f9f6df3257096888c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d03d6be862cae0e1cd271560e2f7246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8d03d6be862cae0e1cd271560e2f7246">DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH0_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga8d03d6be862cae0e1cd271560e2f7246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga314c72f11169f12a432e69e81888c3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga314c72f11169f12a432e69e81888c3b3">DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH0_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga314c72f11169f12a432e69e81888c3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1c94822f547b31dd147037b36c0ea70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac1c94822f547b31dd147037b36c0ea70">DMA_DMA_REQ_MUX_REG_DMA45_SEL_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gac1c94822f547b31dd147037b36c0ea70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea2f157db13c645de1aca8a26c0be09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4ea2f157db13c645de1aca8a26c0be09">DMA_DMA_REQ_MUX_REG_DMA45_SEL_Msk</a>&#160;&#160;&#160;(0xf00UL)</td></tr>
<tr class="separator:ga4ea2f157db13c645de1aca8a26c0be09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b07a5e30b3c685550dfdbadc902996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf4b07a5e30b3c685550dfdbadc902996">DMA_DMA_REQ_MUX_REG_DMA23_SEL_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gaf4b07a5e30b3c685550dfdbadc902996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaefab0e052366cfe99216042b23c7320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaefab0e052366cfe99216042b23c7320">DMA_DMA_REQ_MUX_REG_DMA23_SEL_Msk</a>&#160;&#160;&#160;(0xf0UL)</td></tr>
<tr class="separator:gaaefab0e052366cfe99216042b23c7320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdfe02d11791ee1b29070186eaea385e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabdfe02d11791ee1b29070186eaea385e">DMA_DMA_REQ_MUX_REG_DMA01_SEL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gabdfe02d11791ee1b29070186eaea385e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f94c2adb6d2ff52ea642513d4c0ab93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7f94c2adb6d2ff52ea642513d4c0ab93">DMA_DMA_REQ_MUX_REG_DMA01_SEL_Msk</a>&#160;&#160;&#160;(0xfUL)</td></tr>
<tr class="separator:ga7f94c2adb6d2ff52ea642513d4c0ab93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8294a248d27b9007b90a63dd2b0690f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8294a248d27b9007b90a63dd2b0690f8">DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE5_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga8294a248d27b9007b90a63dd2b0690f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga286b3cee14f61844c2a39f1dafdd79ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga286b3cee14f61844c2a39f1dafdd79ee">DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE5_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga286b3cee14f61844c2a39f1dafdd79ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3425dce5a542d0c870e20f00109cd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa3425dce5a542d0c870e20f00109cd5a">DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE4_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gaa3425dce5a542d0c870e20f00109cd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fbc4747f33d4912de6935e925c0b3d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3fbc4747f33d4912de6935e925c0b3d1">DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE4_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga3fbc4747f33d4912de6935e925c0b3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d99ff0ac885a20de582215c47c0256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa6d99ff0ac885a20de582215c47c0256">DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE3_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gaa6d99ff0ac885a20de582215c47c0256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc9aaaf78550e0a21dacc6f004c533f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1dc9aaaf78550e0a21dacc6f004c533f">DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE3_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga1dc9aaaf78550e0a21dacc6f004c533f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad60e29c5d245329c4703952d8757536e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad60e29c5d245329c4703952d8757536e">DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE2_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gad60e29c5d245329c4703952d8757536e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb7f59e2ca7fcd4ebd9ae4929a4548e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafcb7f59e2ca7fcd4ebd9ae4929a4548e">DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE2_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gafcb7f59e2ca7fcd4ebd9ae4929a4548e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1fe01bbc1e21165c81e83d7e0629d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad1fe01bbc1e21165c81e83d7e0629d06">DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE1_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gad1fe01bbc1e21165c81e83d7e0629d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03abbc0225244055b4611f8f99531557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga03abbc0225244055b4611f8f99531557">DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE1_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga03abbc0225244055b4611f8f99531557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace29b735c8b3c89cfa3d2abd6f3c26b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gace29b735c8b3c89cfa3d2abd6f3c26b3">DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE0_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gace29b735c8b3c89cfa3d2abd6f3c26b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6f982a1c39d6e3447981524bb591fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9d6f982a1c39d6e3447981524bb591fe">DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE0_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga9d6f982a1c39d6e3447981524bb591fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c1c70f3986fe900509d8ba534e89ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga68c1c70f3986fe900509d8ba534e89ed">DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE5_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga68c1c70f3986fe900509d8ba534e89ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7acb93a5935eaae0e94806bc376b3cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7acb93a5935eaae0e94806bc376b3cf8">DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE5_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga7acb93a5935eaae0e94806bc376b3cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9804401c5b982082d1b5956a4d5e86dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9804401c5b982082d1b5956a4d5e86dc">DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE4_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga9804401c5b982082d1b5956a4d5e86dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6183243a1f3f7afc390fe6562986051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab6183243a1f3f7afc390fe6562986051">DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE4_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:gab6183243a1f3f7afc390fe6562986051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb589dd2d71504f5bf24e6acc66db7e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeb589dd2d71504f5bf24e6acc66db7e6">DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE3_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gaeb589dd2d71504f5bf24e6acc66db7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11b3efde93ccb4ad897c8f223632dfab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga11b3efde93ccb4ad897c8f223632dfab">DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE3_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga11b3efde93ccb4ad897c8f223632dfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86c7d577473769ef173220560c0488f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga86c7d577473769ef173220560c0488f2">DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE2_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga86c7d577473769ef173220560c0488f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77830857d901996bb7bd5d2af027a94e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga77830857d901996bb7bd5d2af027a94e">DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE2_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga77830857d901996bb7bd5d2af027a94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9589e5923de7330d390845c126594bf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9589e5923de7330d390845c126594bf3">DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE1_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga9589e5923de7330d390845c126594bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga941b8f627ebddd32cd58b3d021264179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga941b8f627ebddd32cd58b3d021264179">DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE1_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga941b8f627ebddd32cd58b3d021264179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9408f052ed660ddaf79de9d61d5797e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf9408f052ed660ddaf79de9d61d5797e">DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE0_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaf9408f052ed660ddaf79de9d61d5797e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a03e90b4ac2e6f3325f12d85f7d8f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6a03e90b4ac2e6f3325f12d85f7d8f6c">DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE0_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga6a03e90b4ac2e6f3325f12d85f7d8f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49b1e0f985e7e78100e917acc93a3b92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga49b1e0f985e7e78100e917acc93a3b92">DW_AHB_DMA_CCLM1_REG_AHB_DMA_CCLM_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga49b1e0f985e7e78100e917acc93a3b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga113e2a1a2adb8c1607fc2108272453a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga113e2a1a2adb8c1607fc2108272453a9">DW_AHB_DMA_CCLM1_REG_AHB_DMA_CCLM_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga113e2a1a2adb8c1607fc2108272453a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2e5a22b8e5f764b8727b54e1fb0c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaf2e5a22b8e5f764b8727b54e1fb0c25">DW_AHB_DMA_CCLM2_REG_AHB_DMA_CCLM_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaaf2e5a22b8e5f764b8727b54e1fb0c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa70ddef147320a3bb7863ac5e8946a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabaa70ddef147320a3bb7863ac5e8946a">DW_AHB_DMA_CCLM2_REG_AHB_DMA_CCLM_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gabaa70ddef147320a3bb7863ac5e8946a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee28978e899e997e7071e48bb9e79bdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaee28978e899e997e7071e48bb9e79bdb">DW_AHB_DMA_CCLM3_REG_AHB_DMA_CCLM_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaee28978e899e997e7071e48bb9e79bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e8421220110d14a66ebc154971158c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6e8421220110d14a66ebc154971158c4">DW_AHB_DMA_CCLM3_REG_AHB_DMA_CCLM_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga6e8421220110d14a66ebc154971158c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec5072ffdd899107264ce76291d5756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeec5072ffdd899107264ce76291d5756">DW_AHB_DMA_CCLM4_REG_AHB_DMA_CCLM_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaeec5072ffdd899107264ce76291d5756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fd86bea9f0cc6be62ee52d9457ee5f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2fd86bea9f0cc6be62ee52d9457ee5f3">DW_AHB_DMA_CCLM4_REG_AHB_DMA_CCLM_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga2fd86bea9f0cc6be62ee52d9457ee5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga852c3b6c4fc4e6a47701a258d49cc7a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga852c3b6c4fc4e6a47701a258d49cc7a6">DW_AHB_DMA_DFLT_MASTER_REG_AHB_DMA_DFLT_MASTER_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga852c3b6c4fc4e6a47701a258d49cc7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb7ac156389ed6ae8cf27b5af7f261c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8bb7ac156389ed6ae8cf27b5af7f261c">DW_AHB_DMA_DFLT_MASTER_REG_AHB_DMA_DFLT_MASTER_Msk</a>&#160;&#160;&#160;(0xfUL)</td></tr>
<tr class="separator:ga8bb7ac156389ed6ae8cf27b5af7f261c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga473e845cc4e2b9b54b91ea7b51a4d46b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga473e845cc4e2b9b54b91ea7b51a4d46b">DW_AHB_DMA_PL1_REG_AHB_DMA_PL1_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga473e845cc4e2b9b54b91ea7b51a4d46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a1df715097733dcf6826c889fb1694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga64a1df715097733dcf6826c889fb1694">DW_AHB_DMA_PL1_REG_AHB_DMA_PL1_Msk</a>&#160;&#160;&#160;(0xfUL)</td></tr>
<tr class="separator:ga64a1df715097733dcf6826c889fb1694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga836875161e7508967b525a3a5da93ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga836875161e7508967b525a3a5da93ea1">DW_AHB_DMA_PL2_REG_AHB_DMA_PL2_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga836875161e7508967b525a3a5da93ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85918942e78f7f31bb83707852a80cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga85918942e78f7f31bb83707852a80cf0">DW_AHB_DMA_PL2_REG_AHB_DMA_PL2_Msk</a>&#160;&#160;&#160;(0xfUL)</td></tr>
<tr class="separator:ga85918942e78f7f31bb83707852a80cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8298b6623c30ab3f9871ec202a2f68e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8298b6623c30ab3f9871ec202a2f68e3">DW_AHB_DMA_PL3_REG_AHB_DMA_PL3_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga8298b6623c30ab3f9871ec202a2f68e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b34d4ea792010d64786bbff1c13909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga91b34d4ea792010d64786bbff1c13909">DW_AHB_DMA_PL3_REG_AHB_DMA_PL3_Msk</a>&#160;&#160;&#160;(0xfUL)</td></tr>
<tr class="separator:ga91b34d4ea792010d64786bbff1c13909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606b775e5b05b22d5ccb8bdfa14ab169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga606b775e5b05b22d5ccb8bdfa14ab169">DW_AHB_DMA_PL4_REG_AHB_DMA_PL4_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga606b775e5b05b22d5ccb8bdfa14ab169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ea6dbde4e722198b55d6c9dd706da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac3ea6dbde4e722198b55d6c9dd706da8">DW_AHB_DMA_PL4_REG_AHB_DMA_PL4_Msk</a>&#160;&#160;&#160;(0xfUL)</td></tr>
<tr class="separator:gac3ea6dbde4e722198b55d6c9dd706da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab34527d8a267c3e5a2e98a278144801d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab34527d8a267c3e5a2e98a278144801d">DW_AHB_DMA_TCL_REG_AHB_DMA_TCL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gab34527d8a267c3e5a2e98a278144801d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac36229360073387d6f66d160051b3582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac36229360073387d6f66d160051b3582">DW_AHB_DMA_TCL_REG_AHB_DMA_TCL_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gac36229360073387d6f66d160051b3582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6bd808a3416f6bb6de0cd12e187c51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab6bd808a3416f6bb6de0cd12e187c51a">DW_AHB_DMA_VERSION_REG_AHB_DMA_VERSION_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gab6bd808a3416f6bb6de0cd12e187c51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd3758e30ac1230695f01c8fb543f57e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafd3758e30ac1230695f01c8fb543f57e">DW_AHB_DMA_VERSION_REG_AHB_DMA_VERSION_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:gafd3758e30ac1230695f01c8fb543f57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5da8b5a229a1a92c8ec44baf6d324ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab5da8b5a229a1a92c8ec44baf6d324ac">DW_AHB_DMA_WTEN_REG_AHB_DMA_WTEN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gab5da8b5a229a1a92c8ec44baf6d324ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga194b1f6d8940f13bec93c9e864899491"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga194b1f6d8940f13bec93c9e864899491">DW_AHB_DMA_WTEN_REG_AHB_DMA_WTEN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga194b1f6d8940f13bec93c9e864899491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf0f600f0809fda8080db9f12894074d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabf0f600f0809fda8080db9f12894074d">FCU_FLASH_CTRL_REG_DISCHARGE_STAT_Pos</a>&#160;&#160;&#160;(25UL)</td></tr>
<tr class="separator:gabf0f600f0809fda8080db9f12894074d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffbb3198a83d0ab3b0dbfb59161fb6c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaffbb3198a83d0ab3b0dbfb59161fb6c6">FCU_FLASH_CTRL_REG_DISCHARGE_STAT_Msk</a>&#160;&#160;&#160;(0x2000000UL)</td></tr>
<tr class="separator:gaffbb3198a83d0ab3b0dbfb59161fb6c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4aa9f5698db651815242ccc0e54c35f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad4aa9f5698db651815242ccc0e54c35f">FCU_FLASH_CTRL_REG_DFT_EN_Pos</a>&#160;&#160;&#160;(24UL)</td></tr>
<tr class="separator:gad4aa9f5698db651815242ccc0e54c35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d979a90d7e68c98e99cdd4fc15c509b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1d979a90d7e68c98e99cdd4fc15c509b">FCU_FLASH_CTRL_REG_DFT_EN_Msk</a>&#160;&#160;&#160;(0x1000000UL)</td></tr>
<tr class="separator:ga1d979a90d7e68c98e99cdd4fc15c509b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6f533e39bf3023f0d468aafa67f7e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab6f533e39bf3023f0d468aafa67f7e64">FCU_FLASH_CTRL_REG_VDD_LEVEL_VALUE_Pos</a>&#160;&#160;&#160;(23UL)</td></tr>
<tr class="separator:gab6f533e39bf3023f0d468aafa67f7e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc338163793134ddf15fd4e8bc321979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabc338163793134ddf15fd4e8bc321979">FCU_FLASH_CTRL_REG_VDD_LEVEL_VALUE_Msk</a>&#160;&#160;&#160;(0x800000UL)</td></tr>
<tr class="separator:gabc338163793134ddf15fd4e8bc321979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b74a76df41e598377246bbab417f419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2b74a76df41e598377246bbab417f419">FCU_FLASH_CTRL_REG_VDD_LEVEL_FORCE_Pos</a>&#160;&#160;&#160;(22UL)</td></tr>
<tr class="separator:ga2b74a76df41e598377246bbab417f419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae034f0a962636209303702c1616ea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0ae034f0a962636209303702c1616ea5">FCU_FLASH_CTRL_REG_VDD_LEVEL_FORCE_Msk</a>&#160;&#160;&#160;(0x400000UL)</td></tr>
<tr class="separator:ga0ae034f0a962636209303702c1616ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d18aee9071568e4208423cb19320f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4d18aee9071568e4208423cb19320f2e">FCU_FLASH_CTRL_REG_ERASE_RESUME_Pos</a>&#160;&#160;&#160;(21UL)</td></tr>
<tr class="separator:ga4d18aee9071568e4208423cb19320f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b694748bb1bbb3d247d07a13cb1536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga00b694748bb1bbb3d247d07a13cb1536">FCU_FLASH_CTRL_REG_ERASE_RESUME_Msk</a>&#160;&#160;&#160;(0x200000UL)</td></tr>
<tr class="separator:ga00b694748bb1bbb3d247d07a13cb1536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaa612c9b037c534d9a04016075993a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaaa612c9b037c534d9a04016075993a4">FCU_FLASH_CTRL_REG_ERASE_SUSPEND_STAT_Pos</a>&#160;&#160;&#160;(20UL)</td></tr>
<tr class="separator:gaaaa612c9b037c534d9a04016075993a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e30d7fa11afcc69833d43e4c7ff1014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9e30d7fa11afcc69833d43e4c7ff1014">FCU_FLASH_CTRL_REG_ERASE_SUSPEND_STAT_Msk</a>&#160;&#160;&#160;(0x100000UL)</td></tr>
<tr class="separator:ga9e30d7fa11afcc69833d43e4c7ff1014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga561b20ff234c35d41874c6d9a05bf634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga561b20ff234c35d41874c6d9a05bf634">FCU_FLASH_CTRL_REG_ERASE_SUSPEND_MODE_Pos</a>&#160;&#160;&#160;(19UL)</td></tr>
<tr class="separator:ga561b20ff234c35d41874c6d9a05bf634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16d265ce65a9de6a657027c8c2c34fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga16d265ce65a9de6a657027c8c2c34fc6">FCU_FLASH_CTRL_REG_ERASE_SUSPEND_MODE_Msk</a>&#160;&#160;&#160;(0x80000UL)</td></tr>
<tr class="separator:ga16d265ce65a9de6a657027c8c2c34fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28fa94c92827be68f0ef9fd25ddcea1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga28fa94c92827be68f0ef9fd25ddcea1f">FCU_FLASH_CTRL_REG_ERASE_SUSPEND_EN_Pos</a>&#160;&#160;&#160;(18UL)</td></tr>
<tr class="separator:ga28fa94c92827be68f0ef9fd25ddcea1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc44e8883435c424d4add2239660b25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafc44e8883435c424d4add2239660b25d">FCU_FLASH_CTRL_REG_ERASE_SUSPEND_EN_Msk</a>&#160;&#160;&#160;(0x40000UL)</td></tr>
<tr class="separator:gafc44e8883435c424d4add2239660b25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac77de825ead6ec165286b29daa280a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac77de825ead6ec165286b29daa280a52">FCU_FLASH_CTRL_REG_SLEEP_Pos</a>&#160;&#160;&#160;(17UL)</td></tr>
<tr class="separator:gac77de825ead6ec165286b29daa280a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52f875e4039bd74a8cf3ac85e91695d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf52f875e4039bd74a8cf3ac85e91695d">FCU_FLASH_CTRL_REG_SLEEP_Msk</a>&#160;&#160;&#160;(0x20000UL)</td></tr>
<tr class="separator:gaf52f875e4039bd74a8cf3ac85e91695d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0654d9948b518ac68a0d00941ccaa42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac0654d9948b518ac68a0d00941ccaa42">FCU_FLASH_CTRL_REG_DMA_EN_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gac0654d9948b518ac68a0d00941ccaa42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac171c3276e411106313ad551e7cafe4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac171c3276e411106313ad551e7cafe4f">FCU_FLASH_CTRL_REG_DMA_EN_Msk</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:gac171c3276e411106313ad551e7cafe4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab20aba8e33c5e7521464469e4c13e217"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab20aba8e33c5e7521464469e4c13e217">FCU_FLASH_CTRL_REG_BUS_ERROR_EN_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:gab20aba8e33c5e7521464469e4c13e217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc8fe9db3769973b27f25ad3e838c10b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacc8fe9db3769973b27f25ad3e838c10b">FCU_FLASH_CTRL_REG_BUS_ERROR_EN_Msk</a>&#160;&#160;&#160;(0x8000UL)</td></tr>
<tr class="separator:gacc8fe9db3769973b27f25ad3e838c10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3819c2913b809ea56e0cc9d8f7e336"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8a3819c2913b809ea56e0cc9d8f7e336">FCU_FLASH_CTRL_REG_BUS_ERROR_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:ga8a3819c2913b809ea56e0cc9d8f7e336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d2a87c28d0df990d59bec41d5211417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6d2a87c28d0df990d59bec41d5211417">FCU_FLASH_CTRL_REG_BUS_ERROR_Msk</a>&#160;&#160;&#160;(0x4000UL)</td></tr>
<tr class="separator:ga6d2a87c28d0df990d59bec41d5211417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a5b45dfdd89609dda171d0ec5ec410a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5a5b45dfdd89609dda171d0ec5ec410a">FCU_FLASH_CTRL_REG_IRQ_CLEAR_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga5a5b45dfdd89609dda171d0ec5ec410a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2f1a4927a82e0ccdf4e06ff39228b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab2f1a4927a82e0ccdf4e06ff39228b2c">FCU_FLASH_CTRL_REG_IRQ_CLEAR_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:gab2f1a4927a82e0ccdf4e06ff39228b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97bcc83d3fceb559e5bb0d8a36607dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga97bcc83d3fceb559e5bb0d8a36607dca">FCU_FLASH_CTRL_REG_WAIT_CYCLES_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga97bcc83d3fceb559e5bb0d8a36607dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f6fd5963220663058a89ef5ea84483c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3f6fd5963220663058a89ef5ea84483c">FCU_FLASH_CTRL_REG_WAIT_CYCLES_Msk</a>&#160;&#160;&#160;(0x1c00UL)</td></tr>
<tr class="separator:ga3f6fd5963220663058a89ef5ea84483c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb446f490914f0418e17f37c81b69b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabeb446f490914f0418e17f37c81b69b7">FCU_FLASH_CTRL_REG_FLASH_RPROT_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gabeb446f490914f0418e17f37c81b69b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f82845186a669b0f4d942a616cb4fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga79f82845186a669b0f4d942a616cb4fc">FCU_FLASH_CTRL_REG_FLASH_RPROT_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:ga79f82845186a669b0f4d942a616cb4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a9963ffd9d48f1975a1f91c79c52e61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4a9963ffd9d48f1975a1f91c79c52e61">FCU_FLASH_CTRL_REG_FLASH_WPROT_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga4a9963ffd9d48f1975a1f91c79c52e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3e38c117b2442810a510295cf1fa88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0a3e38c117b2442810a510295cf1fa88">FCU_FLASH_CTRL_REG_FLASH_WPROT_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga0a3e38c117b2442810a510295cf1fa88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e962e7786cbb3caaeb3862d1c1214a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6e962e7786cbb3caaeb3862d1c1214a5">FCU_FLASH_CTRL_REG_FLASH_PROT_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga6e962e7786cbb3caaeb3862d1c1214a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7727dc1568e97ea271dbe48d4c76435c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7727dc1568e97ea271dbe48d4c76435c">FCU_FLASH_CTRL_REG_FLASH_PROT_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga7727dc1568e97ea271dbe48d4c76435c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a10b0223cf5394d181e9b61af914234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8a10b0223cf5394d181e9b61af914234">FCU_FLASH_CTRL_REG_PROG_RMIN_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga8a10b0223cf5394d181e9b61af914234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c3c276007875ae4c725437f74030fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga19c3c276007875ae4c725437f74030fc">FCU_FLASH_CTRL_REG_PROG_RMIN_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga19c3c276007875ae4c725437f74030fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa691cd9e01f72e803b9173a2a4eb7b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaa691cd9e01f72e803b9173a2a4eb7b1">FCU_FLASH_CTRL_REG_PROG_ERS_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gaaa691cd9e01f72e803b9173a2a4eb7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c0a5dd340b20ae7205ef687c1f4f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga82c0a5dd340b20ae7205ef687c1f4f96">FCU_FLASH_CTRL_REG_PROG_ERS_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga82c0a5dd340b20ae7205ef687c1f4f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4081828586ba75c361fa6a46bb4b838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad4081828586ba75c361fa6a46bb4b838">FCU_FLASH_CTRL_REG_PROG_WRS_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gad4081828586ba75c361fa6a46bb4b838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ee5158f8c505636f4c793edad97b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga14ee5158f8c505636f4c793edad97b13">FCU_FLASH_CTRL_REG_PROG_WRS_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga14ee5158f8c505636f4c793edad97b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabaa598261498475a220f414242d5e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaabaa598261498475a220f414242d5e36">FCU_FLASH_CTRL_REG_PROG_SEL_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gaabaa598261498475a220f414242d5e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada6751cefe7dd755964451b8923515ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gada6751cefe7dd755964451b8923515ec">FCU_FLASH_CTRL_REG_PROG_SEL_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gada6751cefe7dd755964451b8923515ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b2a94be5e5b90e6e2656ae4f53d7556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7b2a94be5e5b90e6e2656ae4f53d7556">FCU_FLASH_CTRL_REG_SLEEP_MODE_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga7b2a94be5e5b90e6e2656ae4f53d7556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b007f81dc16bb6c6b8f29301fc7858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga33b007f81dc16bb6c6b8f29301fc7858">FCU_FLASH_CTRL_REG_SLEEP_MODE_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga33b007f81dc16bb6c6b8f29301fc7858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d6e434116d3c2c640b9c5b5eef379e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga76d6e434116d3c2c640b9c5b5eef379e">FCU_FLASH_CTRL_REG_PROG_MODE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga76d6e434116d3c2c640b9c5b5eef379e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9024930acda6efb971066b38120597d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9024930acda6efb971066b38120597d6">FCU_FLASH_CTRL_REG_PROG_MODE_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga9024930acda6efb971066b38120597d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d375748446d46d940f3fc9d7b444259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6d375748446d46d940f3fc9d7b444259">FCU_FLASH_PTERASE_REG_PTERASE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga6d375748446d46d940f3fc9d7b444259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d25dcdc06d6aea05f2da04fc0f1efc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga36d25dcdc06d6aea05f2da04fc0f1efc">FCU_FLASH_PTERASE_REG_PTERASE_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:ga36d25dcdc06d6aea05f2da04fc0f1efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c4693880935a590110e6dce3693a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga45c4693880935a590110e6dce3693a4b">FCU_FLASH_PTERASE_SEG_REG_PTERASE_SEG_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga45c4693880935a590110e6dce3693a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ef790ce99a5989144387325cb66642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac2ef790ce99a5989144387325cb66642">FCU_FLASH_PTERASE_SEG_REG_PTERASE_SEG_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:gac2ef790ce99a5989144387325cb66642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25aa06fe1c23da0669daf62119bdaffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga25aa06fe1c23da0669daf62119bdaffc">FCU_FLASH_PTME_REG_PTME_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga25aa06fe1c23da0669daf62119bdaffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb5c795f1c3756b71b708449466fc24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabbb5c795f1c3756b71b708449466fc24">FCU_FLASH_PTME_REG_PTME_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:gabbb5c795f1c3756b71b708449466fc24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1bfcc1a7c093a62117cd477a4d71082"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad1bfcc1a7c093a62117cd477a4d71082">FCU_FLASH_PTNVH1_REG_PTNVH1_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad1bfcc1a7c093a62117cd477a4d71082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150c92a82de788e972052613257fef3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga150c92a82de788e972052613257fef3a">FCU_FLASH_PTNVH1_REG_PTNVH1_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga150c92a82de788e972052613257fef3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga619b108a90240648c9d2fdca38a68d07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga619b108a90240648c9d2fdca38a68d07">FCU_FLASH_PTPROG_REG_PTPROG_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga619b108a90240648c9d2fdca38a68d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0352131f0e1fc9770f31a93e4aa1354a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0352131f0e1fc9770f31a93e4aa1354a">FCU_FLASH_PTPROG_REG_PTPROG_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga0352131f0e1fc9770f31a93e4aa1354a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad046de5b2b2c59ad7f85c3fb3cb39bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad046de5b2b2c59ad7f85c3fb3cb39bde">FCU_FLASH_PTWK_SP_REG_PTWK_SP_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad046de5b2b2c59ad7f85c3fb3cb39bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f32a8a060f589250e0eb57679ae4b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4f32a8a060f589250e0eb57679ae4b87">FCU_FLASH_PTWK_SP_REG_PTWK_SP_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga4f32a8a060f589250e0eb57679ae4b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50981a15499ee2f1ecb0c1d8f0b69965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga50981a15499ee2f1ecb0c1d8f0b69965">FCU_FLASH_RTERASE_SEG_CNT_REG_RTERASE_SEG_CNT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga50981a15499ee2f1ecb0c1d8f0b69965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c8ffe5b88031133d2ac5ba621a48e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2c8ffe5b88031133d2ac5ba621a48e05">FCU_FLASH_RTERASE_SEG_CNT_REG_RTERASE_SEG_CNT_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:ga2c8ffe5b88031133d2ac5ba621a48e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a4807ea5425243d366887f1a3e8f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga18a4807ea5425243d366887f1a3e8f9f">FCU_FLASH_RTERASE_TOT_CNT_REG_RTERASE_TOT_CNT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga18a4807ea5425243d366887f1a3e8f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695002729507dd411ed0e26312ea4c90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga695002729507dd411ed0e26312ea4c90">FCU_FLASH_RTERASE_TOT_CNT_REG_RTERASE_TOT_CNT_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:ga695002729507dd411ed0e26312ea4c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b4551c86a936b1532d9002230950cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga44b4551c86a936b1532d9002230950cc">GPADC_GP_ADC_CLEAR_INT_REG_GP_ADC_CLR_INT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga44b4551c86a936b1532d9002230950cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d6c618c2afd054abaf62afeca13808b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6d6c618c2afd054abaf62afeca13808b">GPADC_GP_ADC_CLEAR_INT_REG_GP_ADC_CLR_INT_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga6d6c618c2afd054abaf62afeca13808b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f328219c8f23e08882b608e8e6954d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga79f328219c8f23e08882b608e8e6954d">GPADC_GP_ADC_CTRL2_REG_GP_ADC_STORE_DEL_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga79f328219c8f23e08882b608e8e6954d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fdb6e037cb6dc99bae11b6f5d1f647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga41fdb6e037cb6dc99bae11b6f5d1f647">GPADC_GP_ADC_CTRL2_REG_GP_ADC_STORE_DEL_Msk</a>&#160;&#160;&#160;(0xe000UL)</td></tr>
<tr class="separator:ga41fdb6e037cb6dc99bae11b6f5d1f647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81fea188756a2e732b672b321339f29a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga81fea188756a2e732b672b321339f29a">GPADC_GP_ADC_CTRL2_REG_GP_ADC_SMPL_TIME_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga81fea188756a2e732b672b321339f29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d29612e9984dc9967e489d20372c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad3d29612e9984dc9967e489d20372c6a">GPADC_GP_ADC_CTRL2_REG_GP_ADC_SMPL_TIME_Msk</a>&#160;&#160;&#160;(0x1e00UL)</td></tr>
<tr class="separator:gad3d29612e9984dc9967e489d20372c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd2d1f798cc0dd73d17ef1c54778708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9fd2d1f798cc0dd73d17ef1c54778708">GPADC_GP_ADC_CTRL2_REG_GP_ADC_CONV_NRS_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga9fd2d1f798cc0dd73d17ef1c54778708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02145d05a7cda81ce2804f8053008678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga02145d05a7cda81ce2804f8053008678">GPADC_GP_ADC_CTRL2_REG_GP_ADC_CONV_NRS_Msk</a>&#160;&#160;&#160;(0x1c0UL)</td></tr>
<tr class="separator:ga02145d05a7cda81ce2804f8053008678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc81ea3582088a4a40b3f44e64899521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafc81ea3582088a4a40b3f44e64899521">GPADC_GP_ADC_CTRL2_REG_GP_ADC_I20U_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gafc81ea3582088a4a40b3f44e64899521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga739456fb056bddec3fde6d025267354d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga739456fb056bddec3fde6d025267354d">GPADC_GP_ADC_CTRL2_REG_GP_ADC_I20U_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga739456fb056bddec3fde6d025267354d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4291fdae09e86bbbbc881bb5c556bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad4291fdae09e86bbbbc881bb5c556bf2">GPADC_GP_ADC_CTRL2_REG_GP_ADC_ATTN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad4291fdae09e86bbbbc881bb5c556bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9062b06c63730a6dc9941e2a8985c202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9062b06c63730a6dc9941e2a8985c202">GPADC_GP_ADC_CTRL2_REG_GP_ADC_ATTN_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga9062b06c63730a6dc9941e2a8985c202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4fee0f04e9ae286e10b727af49914f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7e4fee0f04e9ae286e10b727af49914f">GPADC_GP_ADC_CTRL3_REG_GP_ADC_INTERVAL_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga7e4fee0f04e9ae286e10b727af49914f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga810d7750a3990595b7245af637ab00c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga810d7750a3990595b7245af637ab00c4">GPADC_GP_ADC_CTRL3_REG_GP_ADC_INTERVAL_Msk</a>&#160;&#160;&#160;(0xff00UL)</td></tr>
<tr class="separator:ga810d7750a3990595b7245af637ab00c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc7599c1fd3a69ddb283a2f2c0a608c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadfc7599c1fd3a69ddb283a2f2c0a608c">GPADC_GP_ADC_CTRL3_REG_GP_ADC_EN_DEL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gadfc7599c1fd3a69ddb283a2f2c0a608c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217e4c59171e28fcfeb28bd198f9dd23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga217e4c59171e28fcfeb28bd198f9dd23">GPADC_GP_ADC_CTRL3_REG_GP_ADC_EN_DEL_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga217e4c59171e28fcfeb28bd198f9dd23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8069e50f008d47f0a09a52c6aa0a9713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8069e50f008d47f0a09a52c6aa0a9713">GPADC_GP_ADC_CTRL_REG_DIE_TEMP_EN_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga8069e50f008d47f0a09a52c6aa0a9713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ace619d58af346cecf5448c22eb77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac3ace619d58af346cecf5448c22eb77c">GPADC_GP_ADC_CTRL_REG_DIE_TEMP_EN_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:gac3ace619d58af346cecf5448c22eb77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0d090bf777471509b23216387cc625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0f0d090bf777471509b23216387cc625">GPADC_GP_ADC_CTRL_REG_GP_ADC_LDO_HOLD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga0f0d090bf777471509b23216387cc625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6f3b14b67caf6315c587e357176e44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2a6f3b14b67caf6315c587e357176e44">GPADC_GP_ADC_CTRL_REG_GP_ADC_LDO_HOLD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga2a6f3b14b67caf6315c587e357176e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12ad1b9d4ef36cdc84baa512fd74905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf12ad1b9d4ef36cdc84baa512fd74905">GPADC_GP_ADC_CTRL_REG_GP_ADC_CHOP_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gaf12ad1b9d4ef36cdc84baa512fd74905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6032726668ca6b7504e8a0f36c1c72ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6032726668ca6b7504e8a0f36c1c72ad">GPADC_GP_ADC_CTRL_REG_GP_ADC_CHOP_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:ga6032726668ca6b7504e8a0f36c1c72ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace83f746e0455910da1b6eb4043f42ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gace83f746e0455910da1b6eb4043f42ed">GPADC_GP_ADC_CTRL_REG_GP_ADC_SIGN_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gace83f746e0455910da1b6eb4043f42ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e7e923bb5f58fbaee58372398d6628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae7e7e923bb5f58fbaee58372398d6628">GPADC_GP_ADC_CTRL_REG_GP_ADC_SIGN_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:gae7e7e923bb5f58fbaee58372398d6628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a2f9a144ec604a5421ea4f496c0f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae4a2f9a144ec604a5421ea4f496c0f87">GPADC_GP_ADC_CTRL_REG_GP_ADC_MUTE_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gae4a2f9a144ec604a5421ea4f496c0f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeb27a8896e5fc9d6fee634d954619ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeeb27a8896e5fc9d6fee634d954619ce">GPADC_GP_ADC_CTRL_REG_GP_ADC_MUTE_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:gaeeb27a8896e5fc9d6fee634d954619ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32cf6c1760b5f71f64bd903f72deb575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga32cf6c1760b5f71f64bd903f72deb575">GPADC_GP_ADC_CTRL_REG_GP_ADC_SE_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga32cf6c1760b5f71f64bd903f72deb575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63c8d4f99a5482432c160ba39dabcdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac63c8d4f99a5482432c160ba39dabcdd">GPADC_GP_ADC_CTRL_REG_GP_ADC_SE_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:gac63c8d4f99a5482432c160ba39dabcdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0688ddb98038a0feae782b1bc3448805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0688ddb98038a0feae782b1bc3448805">GPADC_GP_ADC_CTRL_REG_GP_ADC_MINT_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga0688ddb98038a0feae782b1bc3448805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02dc1ba03233dfb381b838a82b13d17a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga02dc1ba03233dfb381b838a82b13d17a">GPADC_GP_ADC_CTRL_REG_GP_ADC_MINT_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga02dc1ba03233dfb381b838a82b13d17a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0913e59aeffcaaafdb7632926f0ed8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0913e59aeffcaaafdb7632926f0ed8d6">GPADC_GP_ADC_CTRL_REG_GP_ADC_INT_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga0913e59aeffcaaafdb7632926f0ed8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f102254a0ff22602a4a680fb8664a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2f102254a0ff22602a4a680fb8664a25">GPADC_GP_ADC_CTRL_REG_GP_ADC_INT_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga2f102254a0ff22602a4a680fb8664a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a9e19c8849aa48d69a501578b6fe154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4a9e19c8849aa48d69a501578b6fe154">GPADC_GP_ADC_CTRL_REG_GP_ADC_DMA_EN_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga4a9e19c8849aa48d69a501578b6fe154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96bd39fff19f9bf6e19f295dce65c381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga96bd39fff19f9bf6e19f295dce65c381">GPADC_GP_ADC_CTRL_REG_GP_ADC_DMA_EN_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga96bd39fff19f9bf6e19f295dce65c381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b727f9b8e1f21dc7643cfacea2b7806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4b727f9b8e1f21dc7643cfacea2b7806">GPADC_GP_ADC_CTRL_REG_GP_ADC_CONT_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga4b727f9b8e1f21dc7643cfacea2b7806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a0bed3311dc16588f7adf646826dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad1a0bed3311dc16588f7adf646826dd8">GPADC_GP_ADC_CTRL_REG_GP_ADC_CONT_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gad1a0bed3311dc16588f7adf646826dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ebbcdea364d3b41fbe2812aecd4a4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6ebbcdea364d3b41fbe2812aecd4a4da">GPADC_GP_ADC_CTRL_REG_GP_ADC_START_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga6ebbcdea364d3b41fbe2812aecd4a4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78ff24b0abf973a9b8e56a78e194349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae78ff24b0abf973a9b8e56a78e194349">GPADC_GP_ADC_CTRL_REG_GP_ADC_START_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gae78ff24b0abf973a9b8e56a78e194349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304b8d952142e45fbd81d293e8292a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga304b8d952142e45fbd81d293e8292a92">GPADC_GP_ADC_CTRL_REG_GP_ADC_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga304b8d952142e45fbd81d293e8292a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53ba4fce415fe02319c8e337fd09573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad53ba4fce415fe02319c8e337fd09573">GPADC_GP_ADC_CTRL_REG_GP_ADC_EN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gad53ba4fce415fe02319c8e337fd09573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3332fe619dff9d189864be5e5af3f141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3332fe619dff9d189864be5e5af3f141">GPADC_GP_ADC_OFFN_REG_GP_ADC_OFFN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga3332fe619dff9d189864be5e5af3f141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10159e2ec1b315dd024bb2f92c484d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga10159e2ec1b315dd024bb2f92c484d2f">GPADC_GP_ADC_OFFN_REG_GP_ADC_OFFN_Msk</a>&#160;&#160;&#160;(0x3ffUL)</td></tr>
<tr class="separator:ga10159e2ec1b315dd024bb2f92c484d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf49d67e5197412e99f1b492eda9def4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacf49d67e5197412e99f1b492eda9def4">GPADC_GP_ADC_OFFP_REG_GP_ADC_OFFP_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gacf49d67e5197412e99f1b492eda9def4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a0dae105bb57a8b2b6a39dad8be2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa3a0dae105bb57a8b2b6a39dad8be2de">GPADC_GP_ADC_OFFP_REG_GP_ADC_OFFP_Msk</a>&#160;&#160;&#160;(0x3ffUL)</td></tr>
<tr class="separator:gaa3a0dae105bb57a8b2b6a39dad8be2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35fc8ce00ac90e8ebc19a48548e4efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae35fc8ce00ac90e8ebc19a48548e4efa">GPADC_GP_ADC_RESULT_REG_GP_ADC_VAL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gae35fc8ce00ac90e8ebc19a48548e4efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf4484c5b22f4e9a6f49a332da05b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabcf4484c5b22f4e9a6f49a332da05b5b">GPADC_GP_ADC_RESULT_REG_GP_ADC_VAL_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gabcf4484c5b22f4e9a6f49a332da05b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56ae043dbb53e1fdf91f8d1ddd9e1f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad56ae043dbb53e1fdf91f8d1ddd9e1f0">GPADC_GP_ADC_SEL_REG_GP_ADC_SEL_P_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gad56ae043dbb53e1fdf91f8d1ddd9e1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7f640e4e7e0abb87cbdbea7f67f6bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4c7f640e4e7e0abb87cbdbea7f67f6bb">GPADC_GP_ADC_SEL_REG_GP_ADC_SEL_P_Msk</a>&#160;&#160;&#160;(0xf0UL)</td></tr>
<tr class="separator:ga4c7f640e4e7e0abb87cbdbea7f67f6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga944e7c08010328b1dfbd002ef16ec38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga944e7c08010328b1dfbd002ef16ec38d">GPADC_GP_ADC_SEL_REG_GP_ADC_SEL_N_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga944e7c08010328b1dfbd002ef16ec38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga187103c4b7a633843a00ebb9daa26f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga187103c4b7a633843a00ebb9daa26f05">GPADC_GP_ADC_SEL_REG_GP_ADC_SEL_N_Msk</a>&#160;&#160;&#160;(0xfUL)</td></tr>
<tr class="separator:ga187103c4b7a633843a00ebb9daa26f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d106e5027905ffe584b86c8a8d8452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga28d106e5027905ffe584b86c8a8d8452">GPIO_GPIO_CLK_SEL_REG_DIVN_OUTPUT_EN_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga28d106e5027905ffe584b86c8a8d8452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad5c4a3e933ef328e181b9c403c8276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6ad5c4a3e933ef328e181b9c403c8276">GPIO_GPIO_CLK_SEL_REG_DIVN_OUTPUT_EN_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:ga6ad5c4a3e933ef328e181b9c403c8276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df5f58a13eec7d0b350189003124a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5df5f58a13eec7d0b350189003124a8b">GPIO_GPIO_CLK_SEL_REG_RC32M_OUTPUT_EN_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga5df5f58a13eec7d0b350189003124a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4958f8b08f19252722dfc4d15825369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab4958f8b08f19252722dfc4d15825369">GPIO_GPIO_CLK_SEL_REG_RC32M_OUTPUT_EN_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:gab4958f8b08f19252722dfc4d15825369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837315d26730c64bcae511ac7245a57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga837315d26730c64bcae511ac7245a57c">GPIO_GPIO_CLK_SEL_REG_XTAL32M_OUTPUT_EN_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga837315d26730c64bcae511ac7245a57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb2975192f098906522034ba385b710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5fb2975192f098906522034ba385b710">GPIO_GPIO_CLK_SEL_REG_XTAL32M_OUTPUT_EN_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga5fb2975192f098906522034ba385b710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4c233faface0315dd02d2f37e10e35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7c4c233faface0315dd02d2f37e10e35">GPIO_GPIO_CLK_SEL_REG_FUNC_CLOCK_EN_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga7c4c233faface0315dd02d2f37e10e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a84e733a75cc7560a804ca710d8f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa2a84e733a75cc7560a804ca710d8f9f">GPIO_GPIO_CLK_SEL_REG_FUNC_CLOCK_EN_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gaa2a84e733a75cc7560a804ca710d8f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga893bd786152eef37cc34dab20089a0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga893bd786152eef37cc34dab20089a0ac">GPIO_GPIO_CLK_SEL_REG_FUNC_CLOCK_SEL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga893bd786152eef37cc34dab20089a0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeffb7a9dfc38236e40410e1a2e7b9af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeffb7a9dfc38236e40410e1a2e7b9af7">GPIO_GPIO_CLK_SEL_REG_FUNC_CLOCK_SEL_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:gaeffb7a9dfc38236e40410e1a2e7b9af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab75eb512d03d24061fc00ee7d5b360cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab75eb512d03d24061fc00ee7d5b360cf">GPIO_P0_00_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gab75eb512d03d24061fc00ee7d5b360cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66202bb3c15243c5e586a00a46cff64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga66202bb3c15243c5e586a00a46cff64a">GPIO_P0_00_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga66202bb3c15243c5e586a00a46cff64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab26f8726060e97ed3a8329fe747a6736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab26f8726060e97ed3a8329fe747a6736">GPIO_P0_00_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gab26f8726060e97ed3a8329fe747a6736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f9788485e23a7863b8a4c39876adbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab0f9788485e23a7863b8a4c39876adbe">GPIO_P0_00_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:gab0f9788485e23a7863b8a4c39876adbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a55bd7f4fc7a636baee2061dadd8b5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1a55bd7f4fc7a636baee2061dadd8b5c">GPIO_P0_00_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga1a55bd7f4fc7a636baee2061dadd8b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09670eaf5e3322bfd303186a2c4dd5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga09670eaf5e3322bfd303186a2c4dd5e6">GPIO_P0_00_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga09670eaf5e3322bfd303186a2c4dd5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3370bb17f690df373f2d71244df55f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3370bb17f690df373f2d71244df55f7f">GPIO_P0_01_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga3370bb17f690df373f2d71244df55f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga937261f1ba2a4109eee3b379160bdda0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga937261f1ba2a4109eee3b379160bdda0">GPIO_P0_01_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga937261f1ba2a4109eee3b379160bdda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec52a7943e2e0e140ea22905afdbd6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6ec52a7943e2e0e140ea22905afdbd6b">GPIO_P0_01_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga6ec52a7943e2e0e140ea22905afdbd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3da39581393977a29de450efec3bcd46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3da39581393977a29de450efec3bcd46">GPIO_P0_01_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga3da39581393977a29de450efec3bcd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbb32329e479908ebf7a517b828d540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabfbb32329e479908ebf7a517b828d540">GPIO_P0_01_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gabfbb32329e479908ebf7a517b828d540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac414683a1b83e61c85044d1580ccd173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac414683a1b83e61c85044d1580ccd173">GPIO_P0_01_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:gac414683a1b83e61c85044d1580ccd173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f9c8a60bb8a65bf2f15b8f5650809fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2f9c8a60bb8a65bf2f15b8f5650809fe">GPIO_P0_02_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga2f9c8a60bb8a65bf2f15b8f5650809fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425fc17f9b533989d367a3dd3dd0a70a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga425fc17f9b533989d367a3dd3dd0a70a">GPIO_P0_02_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga425fc17f9b533989d367a3dd3dd0a70a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18dc9de843d82f557b794566e025c367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga18dc9de843d82f557b794566e025c367">GPIO_P0_02_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga18dc9de843d82f557b794566e025c367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7730d82593084df6d745ce42bbf727aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7730d82593084df6d745ce42bbf727aa">GPIO_P0_02_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga7730d82593084df6d745ce42bbf727aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7ee0d7aad3460072093e26aa588098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4c7ee0d7aad3460072093e26aa588098">GPIO_P0_02_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga4c7ee0d7aad3460072093e26aa588098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dfbc5f7bcde9004085423beb8812e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9dfbc5f7bcde9004085423beb8812e5e">GPIO_P0_02_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga9dfbc5f7bcde9004085423beb8812e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad764158fdae4d9ed37af4ec9ae268731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad764158fdae4d9ed37af4ec9ae268731">GPIO_P0_03_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gad764158fdae4d9ed37af4ec9ae268731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8cc061cfdfceec00d9d779fb45b7f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa8cc061cfdfceec00d9d779fb45b7f48">GPIO_P0_03_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gaa8cc061cfdfceec00d9d779fb45b7f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87cf8422b5337fe734c3ea5d3c80c299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga87cf8422b5337fe734c3ea5d3c80c299">GPIO_P0_03_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga87cf8422b5337fe734c3ea5d3c80c299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f69aecb85e09267de49555a173ec3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga26f69aecb85e09267de49555a173ec3c">GPIO_P0_03_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga26f69aecb85e09267de49555a173ec3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga321329c3b7e5cca9c920bb3428510567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga321329c3b7e5cca9c920bb3428510567">GPIO_P0_03_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga321329c3b7e5cca9c920bb3428510567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b2ad20e17f43e4e75b199b4fb895f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0b2ad20e17f43e4e75b199b4fb895f15">GPIO_P0_03_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga0b2ad20e17f43e4e75b199b4fb895f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe12bc9cbcf146f4b899d371bf2422a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9fe12bc9cbcf146f4b899d371bf2422a">GPIO_P0_04_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga9fe12bc9cbcf146f4b899d371bf2422a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga635ab193ea7f6b74f56aa8ba3914814b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga635ab193ea7f6b74f56aa8ba3914814b">GPIO_P0_04_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga635ab193ea7f6b74f56aa8ba3914814b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0570c142b64893a0902303d9b040200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae0570c142b64893a0902303d9b040200">GPIO_P0_04_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gae0570c142b64893a0902303d9b040200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae76cc7c558e6525a2e88948552cb27d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae76cc7c558e6525a2e88948552cb27d5">GPIO_P0_04_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:gae76cc7c558e6525a2e88948552cb27d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83bc1ef8a76c7db6736bcbeded4429b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga83bc1ef8a76c7db6736bcbeded4429b3">GPIO_P0_04_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga83bc1ef8a76c7db6736bcbeded4429b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a89f4efdf53e8fae26d89f5c9a300ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5a89f4efdf53e8fae26d89f5c9a300ef">GPIO_P0_04_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga5a89f4efdf53e8fae26d89f5c9a300ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3804323a99b23d10426df1e0bb46806a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3804323a99b23d10426df1e0bb46806a">GPIO_P0_05_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga3804323a99b23d10426df1e0bb46806a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01916819e31061b5679b044f34d7f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa01916819e31061b5679b044f34d7f08">GPIO_P0_05_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gaa01916819e31061b5679b044f34d7f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2af4aabd181cc476fbd0233661aff0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2af4aabd181cc476fbd0233661aff0f4">GPIO_P0_05_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga2af4aabd181cc476fbd0233661aff0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e232bdc68372467f1e711a1ee5f6e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa3e232bdc68372467f1e711a1ee5f6e0">GPIO_P0_05_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:gaa3e232bdc68372467f1e711a1ee5f6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac605fd01e1b250ad27a0734488c579c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac605fd01e1b250ad27a0734488c579c7">GPIO_P0_05_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac605fd01e1b250ad27a0734488c579c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad946369d4f6534356d4bb2043de21152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad946369d4f6534356d4bb2043de21152">GPIO_P0_05_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:gad946369d4f6534356d4bb2043de21152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23eaa4c6e2c15349e1bfbce0de30b0e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga23eaa4c6e2c15349e1bfbce0de30b0e8">GPIO_P0_06_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga23eaa4c6e2c15349e1bfbce0de30b0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe9cb86f24d58dbdfba6460ded9dbf98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafe9cb86f24d58dbdfba6460ded9dbf98">GPIO_P0_06_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gafe9cb86f24d58dbdfba6460ded9dbf98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac09a0c1670bc9946e3baa594cd448bef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac09a0c1670bc9946e3baa594cd448bef">GPIO_P0_06_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gac09a0c1670bc9946e3baa594cd448bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472da08906aceee241ae8a86785cdc8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga472da08906aceee241ae8a86785cdc8e">GPIO_P0_06_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga472da08906aceee241ae8a86785cdc8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d15c1418fe2bd3f9d6e80e2844210cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5d15c1418fe2bd3f9d6e80e2844210cf">GPIO_P0_06_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5d15c1418fe2bd3f9d6e80e2844210cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1086fdaa58c1dbd0ca40a273b1380b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab1086fdaa58c1dbd0ca40a273b1380b3">GPIO_P0_06_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:gab1086fdaa58c1dbd0ca40a273b1380b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f0c8b308630b96ca86bf13b7894b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab0f0c8b308630b96ca86bf13b7894b0e">GPIO_P0_07_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gab0f0c8b308630b96ca86bf13b7894b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6f10806adb03332836a767e3a179a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab6f10806adb03332836a767e3a179a46">GPIO_P0_07_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gab6f10806adb03332836a767e3a179a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf39c61020c830a8771cc8715abbc4c85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf39c61020c830a8771cc8715abbc4c85">GPIO_P0_07_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gaf39c61020c830a8771cc8715abbc4c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a28577a059ab10273f8454bf7f19005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6a28577a059ab10273f8454bf7f19005">GPIO_P0_07_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga6a28577a059ab10273f8454bf7f19005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0270e34bb0e15fd82b04d002e444fed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0270e34bb0e15fd82b04d002e444fed0">GPIO_P0_07_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga0270e34bb0e15fd82b04d002e444fed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76eeb808a8b06f451b8143074f055690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga76eeb808a8b06f451b8143074f055690">GPIO_P0_07_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga76eeb808a8b06f451b8143074f055690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6bba52ffee8d1408f777a4dee31a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9d6bba52ffee8d1408f777a4dee31a3f">GPIO_P0_08_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga9d6bba52ffee8d1408f777a4dee31a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f8598a4f34de3f0d8cbe5d8c1f2131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab1f8598a4f34de3f0d8cbe5d8c1f2131">GPIO_P0_08_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gab1f8598a4f34de3f0d8cbe5d8c1f2131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9920ed691db815fe370e7866f8a6e3e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9920ed691db815fe370e7866f8a6e3e4">GPIO_P0_08_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga9920ed691db815fe370e7866f8a6e3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga146ca6b7a7a2e677581c54ad3b95292a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga146ca6b7a7a2e677581c54ad3b95292a">GPIO_P0_08_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga146ca6b7a7a2e677581c54ad3b95292a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3399793b63fe0047867224007b386eb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3399793b63fe0047867224007b386eb6">GPIO_P0_08_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga3399793b63fe0047867224007b386eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b08b12d6ed73e29cfe1b6f753e206a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1b08b12d6ed73e29cfe1b6f753e206a0">GPIO_P0_08_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga1b08b12d6ed73e29cfe1b6f753e206a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e566926425e4f8d5074881413d1eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga13e566926425e4f8d5074881413d1eb9">GPIO_P0_09_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga13e566926425e4f8d5074881413d1eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac153e2bee8a94a3f235032eb8f18c2c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac153e2bee8a94a3f235032eb8f18c2c4">GPIO_P0_09_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gac153e2bee8a94a3f235032eb8f18c2c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3715b48d20cb3f1d0e7365e187a030c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3715b48d20cb3f1d0e7365e187a030c4">GPIO_P0_09_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga3715b48d20cb3f1d0e7365e187a030c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga673f5dcfa32937aa1caa733cf7775a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga673f5dcfa32937aa1caa733cf7775a71">GPIO_P0_09_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga673f5dcfa32937aa1caa733cf7775a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1fbb4c3d885d9a5bde96e128cf80ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4f1fbb4c3d885d9a5bde96e128cf80ad">GPIO_P0_09_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga4f1fbb4c3d885d9a5bde96e128cf80ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad49aa4e704d6c1818c2fe387d50db929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad49aa4e704d6c1818c2fe387d50db929">GPIO_P0_09_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:gad49aa4e704d6c1818c2fe387d50db929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbcc833dd469860d685e8ca6cf7523de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafbcc833dd469860d685e8ca6cf7523de">GPIO_P0_10_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gafbcc833dd469860d685e8ca6cf7523de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f84cf99e454cdfd364653f00bf22f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3f84cf99e454cdfd364653f00bf22f54">GPIO_P0_10_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga3f84cf99e454cdfd364653f00bf22f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ec13cfbe9f24fc07ac41b2362e4c713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0ec13cfbe9f24fc07ac41b2362e4c713">GPIO_P0_10_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga0ec13cfbe9f24fc07ac41b2362e4c713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa31cdf93f90eacf853400671f53c3fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa31cdf93f90eacf853400671f53c3fc3">GPIO_P0_10_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:gaa31cdf93f90eacf853400671f53c3fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0140b8ca25c82d9793e8ce9b522339a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0140b8ca25c82d9793e8ce9b522339a6">GPIO_P0_10_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga0140b8ca25c82d9793e8ce9b522339a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f2c1a7aa52268f1680ea52d66c01fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf4f2c1a7aa52268f1680ea52d66c01fe">GPIO_P0_10_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:gaf4f2c1a7aa52268f1680ea52d66c01fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc2347d276271bb2cd4fee807173c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1bc2347d276271bb2cd4fee807173c01">GPIO_P0_11_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga1bc2347d276271bb2cd4fee807173c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed9e01de4817a95af0bd592861ba70fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaed9e01de4817a95af0bd592861ba70fb">GPIO_P0_11_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gaed9e01de4817a95af0bd592861ba70fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac92128e0517ca29b586765676521f2d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac92128e0517ca29b586765676521f2d2">GPIO_P0_11_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gac92128e0517ca29b586765676521f2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd12f09de40ed5d0728d8a55594429a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9fd12f09de40ed5d0728d8a55594429a">GPIO_P0_11_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga9fd12f09de40ed5d0728d8a55594429a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c88465c24cb47f0de5e4bcdfa5e9c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad3c88465c24cb47f0de5e4bcdfa5e9c5">GPIO_P0_11_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad3c88465c24cb47f0de5e4bcdfa5e9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd2151073ee161b10b950e255fccd5fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafd2151073ee161b10b950e255fccd5fb">GPIO_P0_11_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:gafd2151073ee161b10b950e255fccd5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f0c65b088cb9d863ad828663467620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga16f0c65b088cb9d863ad828663467620">GPIO_P0_12_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga16f0c65b088cb9d863ad828663467620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c01e27db16bf37b428cea7ac5b0d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab9c01e27db16bf37b428cea7ac5b0d23">GPIO_P0_12_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gab9c01e27db16bf37b428cea7ac5b0d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb600b9907f20515837788eb18eb7610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabb600b9907f20515837788eb18eb7610">GPIO_P0_12_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gabb600b9907f20515837788eb18eb7610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48a8b856d479dbafe61e137dcfd7adb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga48a8b856d479dbafe61e137dcfd7adb0">GPIO_P0_12_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga48a8b856d479dbafe61e137dcfd7adb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d58ad8bf3d764f33ecc8539ab18d280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0d58ad8bf3d764f33ecc8539ab18d280">GPIO_P0_12_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga0d58ad8bf3d764f33ecc8539ab18d280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf750ef55cf87e01da7c6c0eb18769533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf750ef55cf87e01da7c6c0eb18769533">GPIO_P0_12_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:gaf750ef55cf87e01da7c6c0eb18769533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb4636760e428c3e2780b8d7eb0a18b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabbb4636760e428c3e2780b8d7eb0a18b">GPIO_P0_13_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gabbb4636760e428c3e2780b8d7eb0a18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0ca6f03b73df2a7fa00da506db669d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0a0ca6f03b73df2a7fa00da506db669d">GPIO_P0_13_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga0a0ca6f03b73df2a7fa00da506db669d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa83a18ea0ffc55c86b785c9d1e4a93b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa83a18ea0ffc55c86b785c9d1e4a93b1">GPIO_P0_13_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gaa83a18ea0ffc55c86b785c9d1e4a93b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b279039efdaa37249a695590bfdfe7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1b279039efdaa37249a695590bfdfe7a">GPIO_P0_13_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga1b279039efdaa37249a695590bfdfe7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70151acdc91b9d410ed274935acf0d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga70151acdc91b9d410ed274935acf0d2f">GPIO_P0_13_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga70151acdc91b9d410ed274935acf0d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2fb46a20d76aab6c5ab4b81f7294ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7f2fb46a20d76aab6c5ab4b81f7294ec">GPIO_P0_13_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga7f2fb46a20d76aab6c5ab4b81f7294ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca40a6d8a90e0bef20ed565a05ee1df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7ca40a6d8a90e0bef20ed565a05ee1df">GPIO_P0_14_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga7ca40a6d8a90e0bef20ed565a05ee1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88766756ea30e9ec7a18467a97cc24db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga88766756ea30e9ec7a18467a97cc24db">GPIO_P0_14_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga88766756ea30e9ec7a18467a97cc24db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c07b6d70b309c0272290f1c85c79717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1c07b6d70b309c0272290f1c85c79717">GPIO_P0_14_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga1c07b6d70b309c0272290f1c85c79717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f5dc1537690dc739d445e151f5e4a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7f5dc1537690dc739d445e151f5e4a35">GPIO_P0_14_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga7f5dc1537690dc739d445e151f5e4a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb43728d6d17f563783754f9ba469830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafb43728d6d17f563783754f9ba469830">GPIO_P0_14_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gafb43728d6d17f563783754f9ba469830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5315e506362387a38a753914453442c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5315e506362387a38a753914453442c9">GPIO_P0_14_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga5315e506362387a38a753914453442c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28633760866e29fae3d089cd8a2f934f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga28633760866e29fae3d089cd8a2f934f">GPIO_P0_15_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga28633760866e29fae3d089cd8a2f934f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f754c6e49d6f27ffe973b2088fcbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga02f754c6e49d6f27ffe973b2088fcbab">GPIO_P0_15_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga02f754c6e49d6f27ffe973b2088fcbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165ad65c89e9ab355095e42f2ac6a363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga165ad65c89e9ab355095e42f2ac6a363">GPIO_P0_15_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga165ad65c89e9ab355095e42f2ac6a363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1151d7f3064ec4547d46f4d16c1102e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad1151d7f3064ec4547d46f4d16c1102e">GPIO_P0_15_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:gad1151d7f3064ec4547d46f4d16c1102e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c535d854680c0777d8e323cf9a3b7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1c535d854680c0777d8e323cf9a3b7eb">GPIO_P0_15_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga1c535d854680c0777d8e323cf9a3b7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e3ad0730ce5a9b9a1c6a6f960286e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga04e3ad0730ce5a9b9a1c6a6f960286e9">GPIO_P0_15_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga04e3ad0730ce5a9b9a1c6a6f960286e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5ddbf67601eca237c1b067315b3d56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf5ddbf67601eca237c1b067315b3d56a">GPIO_P0_DATA_REG_P0_DATA_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaf5ddbf67601eca237c1b067315b3d56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600bdd5eeb7688937f3f549954b53e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga600bdd5eeb7688937f3f549954b53e6f">GPIO_P0_DATA_REG_P0_DATA_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga600bdd5eeb7688937f3f549954b53e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d42c589a485dcdadb0799fc6e3b6369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0d42c589a485dcdadb0799fc6e3b6369">GPIO_P0_RESET_DATA_REG_P0_RESET_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga0d42c589a485dcdadb0799fc6e3b6369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41f4abb7db228dcac885e74f06ef0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac41f4abb7db228dcac885e74f06ef0a5">GPIO_P0_RESET_DATA_REG_P0_RESET_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gac41f4abb7db228dcac885e74f06ef0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b7f323d7aca8f4734e0fe235bb7e6c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7b7f323d7aca8f4734e0fe235bb7e6c5">GPIO_P0_SET_DATA_REG_P0_SET_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga7b7f323d7aca8f4734e0fe235bb7e6c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00641fe2763575e95eb2aee7efed5450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga00641fe2763575e95eb2aee7efed5450">GPIO_P0_SET_DATA_REG_P0_SET_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga00641fe2763575e95eb2aee7efed5450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80eedd945c879fa8aa0a5f4b8dcc3d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga80eedd945c879fa8aa0a5f4b8dcc3d93">GPIO_P0_WEAK_CTRL_REG_P0_LOWDRV_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga80eedd945c879fa8aa0a5f4b8dcc3d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga928100691b367711bdb4af55feb6a87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga928100691b367711bdb4af55feb6a87d">GPIO_P0_WEAK_CTRL_REG_P0_LOWDRV_Msk</a>&#160;&#160;&#160;(0xffc0UL)</td></tr>
<tr class="separator:ga928100691b367711bdb4af55feb6a87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e592ca4acdadcf5a5381fb4c8daf34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga88e592ca4acdadcf5a5381fb4c8daf34">GPIO_P1_00_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga88e592ca4acdadcf5a5381fb4c8daf34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35585ba3df432e3fc02448fee8b6ed29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga35585ba3df432e3fc02448fee8b6ed29">GPIO_P1_00_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga35585ba3df432e3fc02448fee8b6ed29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf26fe1001cc519911444ba073513a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadf26fe1001cc519911444ba073513a22">GPIO_P1_00_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gadf26fe1001cc519911444ba073513a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48dc6fb84700a4459ec68c44b9f0023a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga48dc6fb84700a4459ec68c44b9f0023a">GPIO_P1_00_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga48dc6fb84700a4459ec68c44b9f0023a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158483f2cae504dd43576efe7f7d94fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga158483f2cae504dd43576efe7f7d94fc">GPIO_P1_00_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga158483f2cae504dd43576efe7f7d94fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf88dfd68f4edbcfb9c05d678ea14b4f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf88dfd68f4edbcfb9c05d678ea14b4f9">GPIO_P1_00_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:gaf88dfd68f4edbcfb9c05d678ea14b4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3da8de5cb9f036ee315bcdf292e461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaff3da8de5cb9f036ee315bcdf292e461">GPIO_P1_01_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gaff3da8de5cb9f036ee315bcdf292e461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c6af972355b677281e9abfffa2d492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga93c6af972355b677281e9abfffa2d492">GPIO_P1_01_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga93c6af972355b677281e9abfffa2d492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf913073668af0a69a15044b5d85e238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabf913073668af0a69a15044b5d85e238">GPIO_P1_01_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gabf913073668af0a69a15044b5d85e238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35bd08037e575cbc79338da6435f8fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga35bd08037e575cbc79338da6435f8fa3">GPIO_P1_01_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga35bd08037e575cbc79338da6435f8fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b50e7b776528c38b4888ad0e98169ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5b50e7b776528c38b4888ad0e98169ca">GPIO_P1_01_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5b50e7b776528c38b4888ad0e98169ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a86025227f33a5cfbd194f2dc252c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa6a86025227f33a5cfbd194f2dc252c9">GPIO_P1_01_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:gaa6a86025227f33a5cfbd194f2dc252c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea1892d4c7ee05b2ca7848b3d7a32246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaea1892d4c7ee05b2ca7848b3d7a32246">GPIO_P1_02_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gaea1892d4c7ee05b2ca7848b3d7a32246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b346088e9236cb2591ab1abd3530c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga72b346088e9236cb2591ab1abd3530c4">GPIO_P1_02_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga72b346088e9236cb2591ab1abd3530c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4006a65357dc1d4c7f349a68d133a04b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4006a65357dc1d4c7f349a68d133a04b">GPIO_P1_02_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga4006a65357dc1d4c7f349a68d133a04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99275c1983f848442e8c77e456387c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac99275c1983f848442e8c77e456387c6">GPIO_P1_02_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:gac99275c1983f848442e8c77e456387c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd01eface993df961d42902d6ad613f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6fd01eface993df961d42902d6ad613f">GPIO_P1_02_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga6fd01eface993df961d42902d6ad613f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd649f8817d9c154a64e092b0a58142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3dd649f8817d9c154a64e092b0a58142">GPIO_P1_02_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga3dd649f8817d9c154a64e092b0a58142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga479ed80f242ef96d2f0c4e89a1d3eb3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga479ed80f242ef96d2f0c4e89a1d3eb3e">GPIO_P1_03_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga479ed80f242ef96d2f0c4e89a1d3eb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e432a86850e8923ff5092ceb0ff3e61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5e432a86850e8923ff5092ceb0ff3e61">GPIO_P1_03_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga5e432a86850e8923ff5092ceb0ff3e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea8ec848f6060f0631a680da86aefe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7ea8ec848f6060f0631a680da86aefe5">GPIO_P1_03_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga7ea8ec848f6060f0631a680da86aefe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab74c0bfd412bc3c579e3802a067cd710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab74c0bfd412bc3c579e3802a067cd710">GPIO_P1_03_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:gab74c0bfd412bc3c579e3802a067cd710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa764e570335ff5111b747d2ecc527b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa764e570335ff5111b747d2ecc527b4b">GPIO_P1_03_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaa764e570335ff5111b747d2ecc527b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7dd2e826fc682f0bf0aaef91379276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaba7dd2e826fc682f0bf0aaef91379276">GPIO_P1_03_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:gaba7dd2e826fc682f0bf0aaef91379276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26b1d77f8ac234108f2f84fbb01482b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga26b1d77f8ac234108f2f84fbb01482b7">GPIO_P1_04_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga26b1d77f8ac234108f2f84fbb01482b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga640a658527c1e7e727f4d1c1e4408e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga640a658527c1e7e727f4d1c1e4408e89">GPIO_P1_04_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga640a658527c1e7e727f4d1c1e4408e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4b16c4b6433461adfa13abe0b51622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafc4b16c4b6433461adfa13abe0b51622">GPIO_P1_04_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gafc4b16c4b6433461adfa13abe0b51622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9020700ccefdae1a7fa66bb4a2644998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9020700ccefdae1a7fa66bb4a2644998">GPIO_P1_04_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga9020700ccefdae1a7fa66bb4a2644998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a30cb334250f64453e69f8241a12936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5a30cb334250f64453e69f8241a12936">GPIO_P1_04_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5a30cb334250f64453e69f8241a12936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05eefe425dce997c285205a5d78c7e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga05eefe425dce997c285205a5d78c7e08">GPIO_P1_04_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga05eefe425dce997c285205a5d78c7e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35fa386ecaa73baa36c4bd9158150331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga35fa386ecaa73baa36c4bd9158150331">GPIO_P1_05_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga35fa386ecaa73baa36c4bd9158150331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3a270f7747ced29d32c2c28728f52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5b3a270f7747ced29d32c2c28728f52f">GPIO_P1_05_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga5b3a270f7747ced29d32c2c28728f52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eeff37ad3835ff7bfb9276c8fe120d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0eeff37ad3835ff7bfb9276c8fe120d0">GPIO_P1_05_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga0eeff37ad3835ff7bfb9276c8fe120d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae641267cf935d7a677f904cb2c6c7785"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae641267cf935d7a677f904cb2c6c7785">GPIO_P1_05_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:gae641267cf935d7a677f904cb2c6c7785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75aebf2547bcb21581b4fd665f187622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga75aebf2547bcb21581b4fd665f187622">GPIO_P1_05_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga75aebf2547bcb21581b4fd665f187622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga839752900a5e189e5fb5661e2aa412e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga839752900a5e189e5fb5661e2aa412e9">GPIO_P1_05_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga839752900a5e189e5fb5661e2aa412e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5a69008b3414d3eac74c748c7b4ab54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad5a69008b3414d3eac74c748c7b4ab54">GPIO_P1_06_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gad5a69008b3414d3eac74c748c7b4ab54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b8df92fab000ae0b135d95fac9962f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga59b8df92fab000ae0b135d95fac9962f">GPIO_P1_06_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga59b8df92fab000ae0b135d95fac9962f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa11ff922b2038d2f954510636146244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafa11ff922b2038d2f954510636146244">GPIO_P1_06_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gafa11ff922b2038d2f954510636146244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3bce8d1226e284ea759e93f3c7e498a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac3bce8d1226e284ea759e93f3c7e498a">GPIO_P1_06_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:gac3bce8d1226e284ea759e93f3c7e498a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccad616b98932eea5541433341a41886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaccad616b98932eea5541433341a41886">GPIO_P1_06_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaccad616b98932eea5541433341a41886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadefb740d143fb8901f29e73432514ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadefb740d143fb8901f29e73432514ab6">GPIO_P1_06_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:gadefb740d143fb8901f29e73432514ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95227beef99d60931e62fea359087974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga95227beef99d60931e62fea359087974">GPIO_P1_07_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga95227beef99d60931e62fea359087974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225a5bbe720f23037d28e6abcbde03c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga225a5bbe720f23037d28e6abcbde03c8">GPIO_P1_07_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga225a5bbe720f23037d28e6abcbde03c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1e980ba8bdae8716a2c344fd666257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7f1e980ba8bdae8716a2c344fd666257">GPIO_P1_07_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga7f1e980ba8bdae8716a2c344fd666257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadeeeda0d59c4fbc736d6291b0ac601e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaadeeeda0d59c4fbc736d6291b0ac601e">GPIO_P1_07_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:gaadeeeda0d59c4fbc736d6291b0ac601e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa0ee62b3371c398017a32e93788462d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafa0ee62b3371c398017a32e93788462d">GPIO_P1_07_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gafa0ee62b3371c398017a32e93788462d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab484c95896b8ba544da00008f97e8ffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab484c95896b8ba544da00008f97e8ffa">GPIO_P1_07_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:gab484c95896b8ba544da00008f97e8ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ccdb65233488acf1d1a536d2f9f797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga55ccdb65233488acf1d1a536d2f9f797">GPIO_P1_08_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga55ccdb65233488acf1d1a536d2f9f797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a73ea01a01ce88c831d9a4743b6ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga10a73ea01a01ce88c831d9a4743b6ae9">GPIO_P1_08_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga10a73ea01a01ce88c831d9a4743b6ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e1f01b6b21dcc6fab83c6a29f188d45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8e1f01b6b21dcc6fab83c6a29f188d45">GPIO_P1_08_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga8e1f01b6b21dcc6fab83c6a29f188d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4b193df5aa125ef85b36c9eaf66134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadc4b193df5aa125ef85b36c9eaf66134">GPIO_P1_08_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:gadc4b193df5aa125ef85b36c9eaf66134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae578dc4ba6fb284212ed2ee749521e80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae578dc4ba6fb284212ed2ee749521e80">GPIO_P1_08_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gae578dc4ba6fb284212ed2ee749521e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1a0b62bc151ebdddea3c82c36dcfbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafb1a0b62bc151ebdddea3c82c36dcfbe">GPIO_P1_08_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:gafb1a0b62bc151ebdddea3c82c36dcfbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf91ca37ebf80806f61e71a1244cc6a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf91ca37ebf80806f61e71a1244cc6a92">GPIO_P1_09_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gaf91ca37ebf80806f61e71a1244cc6a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga062fde833d537c55ad421118c5696346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga062fde833d537c55ad421118c5696346">GPIO_P1_09_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga062fde833d537c55ad421118c5696346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91001fc7042d7efff208e11beae1e8d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga91001fc7042d7efff208e11beae1e8d7">GPIO_P1_09_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga91001fc7042d7efff208e11beae1e8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b858b5a69f4b40c888c46abe97c5070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9b858b5a69f4b40c888c46abe97c5070">GPIO_P1_09_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga9b858b5a69f4b40c888c46abe97c5070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592f9cfcccf5965f2947c2905915c8ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga592f9cfcccf5965f2947c2905915c8ba">GPIO_P1_09_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga592f9cfcccf5965f2947c2905915c8ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c812a1f06908485c51046f864f4b32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5c812a1f06908485c51046f864f4b32b">GPIO_P1_09_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga5c812a1f06908485c51046f864f4b32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad7cf781bdb40e0972d67db5f602929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9ad7cf781bdb40e0972d67db5f602929">GPIO_P1_10_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga9ad7cf781bdb40e0972d67db5f602929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61262d0d269eaa52368c3d287199cac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga61262d0d269eaa52368c3d287199cac7">GPIO_P1_10_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga61262d0d269eaa52368c3d287199cac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f98d7d37bc2d10e5ecad107c3c9a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga88f98d7d37bc2d10e5ecad107c3c9a53">GPIO_P1_10_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga88f98d7d37bc2d10e5ecad107c3c9a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd5c59ef678d12f6e611415f89601ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaecd5c59ef678d12f6e611415f89601ea">GPIO_P1_10_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:gaecd5c59ef678d12f6e611415f89601ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad39c88c0327528981900cd61680e45fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad39c88c0327528981900cd61680e45fe">GPIO_P1_10_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad39c88c0327528981900cd61680e45fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89c4e8a0c41bc9d7e4799ba1a7f4fadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga89c4e8a0c41bc9d7e4799ba1a7f4fadf">GPIO_P1_10_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga89c4e8a0c41bc9d7e4799ba1a7f4fadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db9c383132125597fe07a0b71707d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8db9c383132125597fe07a0b71707d27">GPIO_P1_11_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga8db9c383132125597fe07a0b71707d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga946d1c5e0a6eceeb31d3016d6ab23baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga946d1c5e0a6eceeb31d3016d6ab23baa">GPIO_P1_11_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga946d1c5e0a6eceeb31d3016d6ab23baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab641bfe5983699291c8c9f3624e9aae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab641bfe5983699291c8c9f3624e9aae8">GPIO_P1_11_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gab641bfe5983699291c8c9f3624e9aae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2041f7a40cfecca1aa6f5c3e79343201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2041f7a40cfecca1aa6f5c3e79343201">GPIO_P1_11_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga2041f7a40cfecca1aa6f5c3e79343201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f0ab4d9fd590115b7b177fe6412b7f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5f0ab4d9fd590115b7b177fe6412b7f0">GPIO_P1_11_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5f0ab4d9fd590115b7b177fe6412b7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6928c756c05777bc01cf488f85b04fd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6928c756c05777bc01cf488f85b04fd4">GPIO_P1_11_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga6928c756c05777bc01cf488f85b04fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8133addf4aad6e5078ceee21068b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9d8133addf4aad6e5078ceee21068b3d">GPIO_P1_12_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga9d8133addf4aad6e5078ceee21068b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de871cef9003584544e0a017aae19a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8de871cef9003584544e0a017aae19a9">GPIO_P1_12_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga8de871cef9003584544e0a017aae19a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab010730e7b9b6c4ff4c2cd896de44654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab010730e7b9b6c4ff4c2cd896de44654">GPIO_P1_12_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gab010730e7b9b6c4ff4c2cd896de44654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24756a6acc950a779d86581bd4e692a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga24756a6acc950a779d86581bd4e692a4">GPIO_P1_12_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga24756a6acc950a779d86581bd4e692a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da68a25ce8c083df80322ed8019fb8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9da68a25ce8c083df80322ed8019fb8c">GPIO_P1_12_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga9da68a25ce8c083df80322ed8019fb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58feeae84f5d4bfa268c6548684cd5d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga58feeae84f5d4bfa268c6548684cd5d9">GPIO_P1_12_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga58feeae84f5d4bfa268c6548684cd5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1334e4b6907652fad2ef7b0f1c15214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae1334e4b6907652fad2ef7b0f1c15214">GPIO_P1_13_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gae1334e4b6907652fad2ef7b0f1c15214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac44ea266993bd68eebcab6860d2d206a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac44ea266993bd68eebcab6860d2d206a">GPIO_P1_13_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gac44ea266993bd68eebcab6860d2d206a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga846e44a63372eb57ea8f9225ff9b1fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga846e44a63372eb57ea8f9225ff9b1fd8">GPIO_P1_13_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga846e44a63372eb57ea8f9225ff9b1fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c2a3e892f8cbb21f7d3a5836bc86bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga22c2a3e892f8cbb21f7d3a5836bc86bb">GPIO_P1_13_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga22c2a3e892f8cbb21f7d3a5836bc86bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca6f4a44d0273b127a24200bd0104ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaca6f4a44d0273b127a24200bd0104ec8">GPIO_P1_13_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaca6f4a44d0273b127a24200bd0104ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d03ab818379f38a2e0afbf8fd4bef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf5d03ab818379f38a2e0afbf8fd4bef7">GPIO_P1_13_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:gaf5d03ab818379f38a2e0afbf8fd4bef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca056bce1a183b5001d320e75cb62f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaca056bce1a183b5001d320e75cb62f41">GPIO_P1_14_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gaca056bce1a183b5001d320e75cb62f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabffecdc435c5773ebdccbb6715a3efdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabffecdc435c5773ebdccbb6715a3efdf">GPIO_P1_14_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gabffecdc435c5773ebdccbb6715a3efdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ac87c82826231515f957fa0cb40da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad5ac87c82826231515f957fa0cb40da1">GPIO_P1_14_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gad5ac87c82826231515f957fa0cb40da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ddcae6fcef64048cbb1cdb478bd64d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad2ddcae6fcef64048cbb1cdb478bd64d">GPIO_P1_14_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:gad2ddcae6fcef64048cbb1cdb478bd64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d05f3b694e1edf14a3ba3a3f8fc48e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac7d05f3b694e1edf14a3ba3a3f8fc48e">GPIO_P1_14_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac7d05f3b694e1edf14a3ba3a3f8fc48e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga142de935aabacd22d05ffa60f9d54b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga142de935aabacd22d05ffa60f9d54b00">GPIO_P1_14_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga142de935aabacd22d05ffa60f9d54b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8104bbceb4556972ebfc01e692a4720a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8104bbceb4556972ebfc01e692a4720a">GPIO_P1_15_MODE_REG_PPOD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga8104bbceb4556972ebfc01e692a4720a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04959b6ea13fe4f997283809254e58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab04959b6ea13fe4f997283809254e58b">GPIO_P1_15_MODE_REG_PPOD_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gab04959b6ea13fe4f997283809254e58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b081cf7ac19a115f1c2ec173be8fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga95b081cf7ac19a115f1c2ec173be8fc7">GPIO_P1_15_MODE_REG_PUPD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga95b081cf7ac19a115f1c2ec173be8fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga184da7dda76d2f8922afad3b21c44122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga184da7dda76d2f8922afad3b21c44122">GPIO_P1_15_MODE_REG_PUPD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga184da7dda76d2f8922afad3b21c44122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga052710ef67ba0f75a479321c70d93037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga052710ef67ba0f75a479321c70d93037">GPIO_P1_15_MODE_REG_PID_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga052710ef67ba0f75a479321c70d93037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61b16622b0a6616d85bb48461806aa5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga61b16622b0a6616d85bb48461806aa5a">GPIO_P1_15_MODE_REG_PID_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga61b16622b0a6616d85bb48461806aa5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35651789d42e26deeeae918379f4d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf35651789d42e26deeeae918379f4d36">GPIO_P1_DATA_REG_P1_DATA_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaf35651789d42e26deeeae918379f4d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73b0fefd1c657f408e44434441333a49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga73b0fefd1c657f408e44434441333a49">GPIO_P1_DATA_REG_P1_DATA_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga73b0fefd1c657f408e44434441333a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d26816365839751d2bc8c4c2c1decb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga18d26816365839751d2bc8c4c2c1decb">GPIO_P1_RESET_DATA_REG_P1_RESET_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga18d26816365839751d2bc8c4c2c1decb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc19fea31a688a2c16d2e9be9a4a0b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafc19fea31a688a2c16d2e9be9a4a0b75">GPIO_P1_RESET_DATA_REG_P1_RESET_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gafc19fea31a688a2c16d2e9be9a4a0b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514fc41e2069d33479087ae9b6bd3bed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga514fc41e2069d33479087ae9b6bd3bed">GPIO_P1_SET_DATA_REG_P1_SET_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga514fc41e2069d33479087ae9b6bd3bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee983fb58a98801401aafcbeb1f660be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaee983fb58a98801401aafcbeb1f660be">GPIO_P1_SET_DATA_REG_P1_SET_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gaee983fb58a98801401aafcbeb1f660be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5291567a138dae107f7bd179a355a897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5291567a138dae107f7bd179a355a897">GPIO_P1_WEAK_CTRL_REG_P1_LOWDRV_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5291567a138dae107f7bd179a355a897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabafa8b28653543b3c8c3343f8f0d2c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaabafa8b28653543b3c8c3343f8f0d2c0">GPIO_P1_WEAK_CTRL_REG_P1_LOWDRV_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gaabafa8b28653543b3c8c3343f8f0d2c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2fdea72f980787e555d3b52f9af285d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac2fdea72f980787e555d3b52f9af285d">GPREG_DEBUG_REG_CROSS_CPU_HALT_SENSITIVITY_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gac2fdea72f980787e555d3b52f9af285d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6a0514f0a2c7430cc550fac508cf67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8e6a0514f0a2c7430cc550fac508cf67">GPREG_DEBUG_REG_CROSS_CPU_HALT_SENSITIVITY_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga8e6a0514f0a2c7430cc550fac508cf67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaa910cfbd380f93785787088337eb28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafaa910cfbd380f93785787088337eb28">GPREG_DEBUG_REG_SYS_CPUWAIT_ON_JTAG_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gafaa910cfbd380f93785787088337eb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7153f98123e8a2ba7149f2d98142a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab7153f98123e8a2ba7149f2d98142a6c">GPREG_DEBUG_REG_SYS_CPUWAIT_ON_JTAG_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:gab7153f98123e8a2ba7149f2d98142a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52aa840c5a0dd54792c7d944b6ff8f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga52aa840c5a0dd54792c7d944b6ff8f21">GPREG_DEBUG_REG_SYS_CPUWAIT_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga52aa840c5a0dd54792c7d944b6ff8f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08eb45270753d9e8398dcc169a1294a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga08eb45270753d9e8398dcc169a1294a1">GPREG_DEBUG_REG_SYS_CPUWAIT_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga08eb45270753d9e8398dcc169a1294a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01cbd087c51f981df2a839f3e71a954b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga01cbd087c51f981df2a839f3e71a954b">GPREG_DEBUG_REG_CMAC_CPU_IS_HALTED_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga01cbd087c51f981df2a839f3e71a954b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1db662d4b152eb80000193179a1c24d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1db662d4b152eb80000193179a1c24d7">GPREG_DEBUG_REG_CMAC_CPU_IS_HALTED_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga1db662d4b152eb80000193179a1c24d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd12156c8b6c8d0eec9e8b9bef7a01ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafd12156c8b6c8d0eec9e8b9bef7a01ae">GPREG_DEBUG_REG_SYS_CPU_IS_HALTED_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gafd12156c8b6c8d0eec9e8b9bef7a01ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94a0725d15bc52acf1f9fbc3bdf1c1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga94a0725d15bc52acf1f9fbc3bdf1c1ad">GPREG_DEBUG_REG_SYS_CPU_IS_HALTED_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga94a0725d15bc52acf1f9fbc3bdf1c1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dd31050beef2538d03c641e0d53b125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8dd31050beef2538d03c641e0d53b125">GPREG_DEBUG_REG_HALT_CMAC_SYS_CPU_EN_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga8dd31050beef2538d03c641e0d53b125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb69fcf78d0f92439fa41a1c6f5a1e24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacb69fcf78d0f92439fa41a1c6f5a1e24">GPREG_DEBUG_REG_HALT_CMAC_SYS_CPU_EN_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gacb69fcf78d0f92439fa41a1c6f5a1e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39fbb7354d4817e4893503369d8b05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab39fbb7354d4817e4893503369d8b05b">GPREG_DEBUG_REG_HALT_SYS_CMAC_CPU_EN_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gab39fbb7354d4817e4893503369d8b05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ac9f62d18163aab72294abef5dca251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3ac9f62d18163aab72294abef5dca251">GPREG_DEBUG_REG_HALT_SYS_CMAC_CPU_EN_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga3ac9f62d18163aab72294abef5dca251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd58095e7032bd6ae7670aca185cbf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7cd58095e7032bd6ae7670aca185cbf5">GPREG_DEBUG_REG_CMAC_CPU_FREEZE_EN_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga7cd58095e7032bd6ae7670aca185cbf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f1306a4deda5c627291017b11426a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0f1306a4deda5c627291017b11426a1b">GPREG_DEBUG_REG_CMAC_CPU_FREEZE_EN_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga0f1306a4deda5c627291017b11426a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga629edf879ce778245a67211d9f077342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga629edf879ce778245a67211d9f077342">GPREG_DEBUG_REG_SYS_CPU_FREEZE_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga629edf879ce778245a67211d9f077342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ed24a961721a3e69e090df492ac229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac8ed24a961721a3e69e090df492ac229">GPREG_DEBUG_REG_SYS_CPU_FREEZE_EN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gac8ed24a961721a3e69e090df492ac229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0fb34ba7e6ddc09c7c17b0caf314c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad0fb34ba7e6ddc09c7c17b0caf314c0c">GPREG_GP_STATUS_REG_CAL_PHASE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad0fb34ba7e6ddc09c7c17b0caf314c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1e07c74ffe1cb9547ab624e15b9989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7d1e07c74ffe1cb9547ab624e15b9989">GPREG_GP_STATUS_REG_CAL_PHASE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga7d1e07c74ffe1cb9547ab624e15b9989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5006c083f1eed68b39b3ec861a2452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8c5006c083f1eed68b39b3ec861a2452">GPREG_RESET_FREEZE_REG_FRZ_CMAC_WDOG_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga8c5006c083f1eed68b39b3ec861a2452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2538dc5dbe048c46606a8cf28f19168b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2538dc5dbe048c46606a8cf28f19168b">GPREG_RESET_FREEZE_REG_FRZ_CMAC_WDOG_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga2538dc5dbe048c46606a8cf28f19168b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ba4b3700fd573b5837ab4957c38e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf6ba4b3700fd573b5837ab4957c38e1e">GPREG_RESET_FREEZE_REG_FRZ_SWTIM4_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gaf6ba4b3700fd573b5837ab4957c38e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aafb5c5af6d9971f24705cfbeac58cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0aafb5c5af6d9971f24705cfbeac58cb">GPREG_RESET_FREEZE_REG_FRZ_SWTIM4_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:ga0aafb5c5af6d9971f24705cfbeac58cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b431911830e28adb1873dc61c13288b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6b431911830e28adb1873dc61c13288b">GPREG_RESET_FREEZE_REG_FRZ_SWTIM3_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga6b431911830e28adb1873dc61c13288b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331c634f50ac6b0ac03885644b3bf944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga331c634f50ac6b0ac03885644b3bf944">GPREG_RESET_FREEZE_REG_FRZ_SWTIM3_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga331c634f50ac6b0ac03885644b3bf944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f461af4e93d684dfebfa788fffb6241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3f461af4e93d684dfebfa788fffb6241">GPREG_RESET_FREEZE_REG_FRZ_SWTIM2_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga3f461af4e93d684dfebfa788fffb6241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e5d5bd257e2ba2ce70eb562dd370306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9e5d5bd257e2ba2ce70eb562dd370306">GPREG_RESET_FREEZE_REG_FRZ_SWTIM2_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga9e5d5bd257e2ba2ce70eb562dd370306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920faea6e534e0ca42d6d93b9855dcb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga920faea6e534e0ca42d6d93b9855dcb8">GPREG_RESET_FREEZE_REG_FRZ_DMA_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga920faea6e534e0ca42d6d93b9855dcb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b6eb183651f5bc5879577fef7d369c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4b6eb183651f5bc5879577fef7d369c7">GPREG_RESET_FREEZE_REG_FRZ_DMA_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga4b6eb183651f5bc5879577fef7d369c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c6f56705bef91280c41987ffc44260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga15c6f56705bef91280c41987ffc44260">GPREG_RESET_FREEZE_REG_FRZ_SYS_WDOG_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga15c6f56705bef91280c41987ffc44260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63bd5d5a3601f4455665cf91a7440083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga63bd5d5a3601f4455665cf91a7440083">GPREG_RESET_FREEZE_REG_FRZ_SYS_WDOG_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga63bd5d5a3601f4455665cf91a7440083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2fe1b1f8bd013b7de70f67960ed971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6b2fe1b1f8bd013b7de70f67960ed971">GPREG_RESET_FREEZE_REG_FRZ_RESERVED_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga6b2fe1b1f8bd013b7de70f67960ed971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61438923916e7cffc5155e1789486f13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga61438923916e7cffc5155e1789486f13">GPREG_RESET_FREEZE_REG_FRZ_RESERVED_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga61438923916e7cffc5155e1789486f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b0c8b21eb7e6f6e072e26c999f4ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga24b0c8b21eb7e6f6e072e26c999f4ae3">GPREG_RESET_FREEZE_REG_FRZ_SWTIM_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga24b0c8b21eb7e6f6e072e26c999f4ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bff747e7e9829a58e5288947141eea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0bff747e7e9829a58e5288947141eea9">GPREG_RESET_FREEZE_REG_FRZ_SWTIM_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga0bff747e7e9829a58e5288947141eea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131513bb28a2988eead65573dcc0edd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga131513bb28a2988eead65573dcc0edd7">GPREG_RESET_FREEZE_REG_FRZ_WKUPTIM_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga131513bb28a2988eead65573dcc0edd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee875b1bde12df520f761334a115d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4ee875b1bde12df520f761334a115d66">GPREG_RESET_FREEZE_REG_FRZ_WKUPTIM_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga4ee875b1bde12df520f761334a115d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea749e7588100dfc491e26fb8bc14ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafea749e7588100dfc491e26fb8bc14ff">GPREG_SCPU_FCU_TAG_REG_SCPU_FCU_TAG_ALL_TRANS_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gafea749e7588100dfc491e26fb8bc14ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6b9af546924c5a790e308727341e73c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab6b9af546924c5a790e308727341e73c">GPREG_SCPU_FCU_TAG_REG_SCPU_FCU_TAG_ALL_TRANS_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gab6b9af546924c5a790e308727341e73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f74d3b6025e1b78d04fed0255c6a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga12f74d3b6025e1b78d04fed0255c6a4c">GPREG_SCPU_FCU_TAG_REG_SCPU_FCU_TAG_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga12f74d3b6025e1b78d04fed0255c6a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b44dc3a031b5898b7262cb70a71c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf7b44dc3a031b5898b7262cb70a71c84">GPREG_SCPU_FCU_TAG_REG_SCPU_FCU_TAG_EN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gaf7b44dc3a031b5898b7262cb70a71c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4a2ff5bd1c538e2da915036ee61cbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2a4a2ff5bd1c538e2da915036ee61cbd">GPREG_SET_FREEZE_REG_FRZ_CMAC_WDOG_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga2a4a2ff5bd1c538e2da915036ee61cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba5ac93237d1d6241d0e15f1147e6494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaba5ac93237d1d6241d0e15f1147e6494">GPREG_SET_FREEZE_REG_FRZ_CMAC_WDOG_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gaba5ac93237d1d6241d0e15f1147e6494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga940d98dff78b348888c6a8eb23674eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga940d98dff78b348888c6a8eb23674eae">GPREG_SET_FREEZE_REG_FRZ_SWTIM4_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga940d98dff78b348888c6a8eb23674eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c414aba317cbef74250dda1e6398a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4c414aba317cbef74250dda1e6398a76">GPREG_SET_FREEZE_REG_FRZ_SWTIM4_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:ga4c414aba317cbef74250dda1e6398a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6a7df22718208d389365e3877f8955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8f6a7df22718208d389365e3877f8955">GPREG_SET_FREEZE_REG_FRZ_SWTIM3_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga8f6a7df22718208d389365e3877f8955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec8acbf7be83d97cab6745d39334732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7ec8acbf7be83d97cab6745d39334732">GPREG_SET_FREEZE_REG_FRZ_SWTIM3_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga7ec8acbf7be83d97cab6745d39334732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbf7430c064b2f1e42c39d1c5b65a41a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadbf7430c064b2f1e42c39d1c5b65a41a">GPREG_SET_FREEZE_REG_FRZ_SWTIM2_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gadbf7430c064b2f1e42c39d1c5b65a41a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c86ae4cac4d40ab2898b4550c3e55c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7c86ae4cac4d40ab2898b4550c3e55c5">GPREG_SET_FREEZE_REG_FRZ_SWTIM2_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga7c86ae4cac4d40ab2898b4550c3e55c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fbd88ee1e996da1993f8865f6b697af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7fbd88ee1e996da1993f8865f6b697af">GPREG_SET_FREEZE_REG_FRZ_DMA_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga7fbd88ee1e996da1993f8865f6b697af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0359a2f58f23a31b7d56650c8ee4fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab0359a2f58f23a31b7d56650c8ee4fd9">GPREG_SET_FREEZE_REG_FRZ_DMA_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gab0359a2f58f23a31b7d56650c8ee4fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420be98133488dfdd828d6319815fb79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga420be98133488dfdd828d6319815fb79">GPREG_SET_FREEZE_REG_FRZ_SYS_WDOG_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga420be98133488dfdd828d6319815fb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ccacf00ab35502083abca0218072163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1ccacf00ab35502083abca0218072163">GPREG_SET_FREEZE_REG_FRZ_SYS_WDOG_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga1ccacf00ab35502083abca0218072163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2af1944440aaebb47243b7a14843d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9e2af1944440aaebb47243b7a14843d2">GPREG_SET_FREEZE_REG_FRZ_RESERVED_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga9e2af1944440aaebb47243b7a14843d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ec15f6895e79ce21fb8d8e4c4d06ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa9ec15f6895e79ce21fb8d8e4c4d06ed">GPREG_SET_FREEZE_REG_FRZ_RESERVED_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gaa9ec15f6895e79ce21fb8d8e4c4d06ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38fafad73fbeb537001cabca3747316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad38fafad73fbeb537001cabca3747316">GPREG_SET_FREEZE_REG_FRZ_SWTIM_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gad38fafad73fbeb537001cabca3747316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa127bf4c1208ce6129047fff66693e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa127bf4c1208ce6129047fff66693e59">GPREG_SET_FREEZE_REG_FRZ_SWTIM_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gaa127bf4c1208ce6129047fff66693e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ff6a9ad0c33d20e77719c392cc6fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga52ff6a9ad0c33d20e77719c392cc6fdf">GPREG_SET_FREEZE_REG_FRZ_WKUPTIM_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga52ff6a9ad0c33d20e77719c392cc6fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438d9063ed8f307597e1fd4256cfcae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga438d9063ed8f307597e1fd4256cfcae6">GPREG_SET_FREEZE_REG_FRZ_WKUPTIM_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga438d9063ed8f307597e1fd4256cfcae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ade1db96fb8a0818580ca4ed500d8b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8ade1db96fb8a0818580ca4ed500d8b4">I2C_I2C_ACK_GENERAL_CALL_REG_ACK_GEN_CALL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga8ade1db96fb8a0818580ca4ed500d8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga944b3791ba4c4429cff242588feb9304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga944b3791ba4c4429cff242588feb9304">I2C_I2C_ACK_GENERAL_CALL_REG_ACK_GEN_CALL_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga944b3791ba4c4429cff242588feb9304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebb7e7fb88442deee639dee71e44a842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaebb7e7fb88442deee639dee71e44a842">I2C_I2C_CLR_ACTIVITY_REG_CLR_ACTIVITY_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaebb7e7fb88442deee639dee71e44a842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga838a81b0a08b320fdcc7f5b8aab65a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga838a81b0a08b320fdcc7f5b8aab65a2a">I2C_I2C_CLR_ACTIVITY_REG_CLR_ACTIVITY_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga838a81b0a08b320fdcc7f5b8aab65a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9169380f9bf43c8c72c1b9b1953ca93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac9169380f9bf43c8c72c1b9b1953ca93">I2C_I2C_CLR_GEN_CALL_REG_CLR_GEN_CALL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac9169380f9bf43c8c72c1b9b1953ca93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72eba21056cc358b11fcd240b52e588d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga72eba21056cc358b11fcd240b52e588d">I2C_I2C_CLR_GEN_CALL_REG_CLR_GEN_CALL_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga72eba21056cc358b11fcd240b52e588d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21351e396d101fb4e9f0f8cee1b7f350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga21351e396d101fb4e9f0f8cee1b7f350">I2C_I2C_CLR_INTR_REG_CLR_INTR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga21351e396d101fb4e9f0f8cee1b7f350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73d5bbdebd3ffbdfed8d98f560550572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga73d5bbdebd3ffbdfed8d98f560550572">I2C_I2C_CLR_INTR_REG_CLR_INTR_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga73d5bbdebd3ffbdfed8d98f560550572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9669ea85544320e2fc652e6b63f0718a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9669ea85544320e2fc652e6b63f0718a">I2C_I2C_CLR_RD_REQ_REG_CLR_RD_REQ_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga9669ea85544320e2fc652e6b63f0718a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f226081266417ef68425b046b78e0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga67f226081266417ef68425b046b78e0f">I2C_I2C_CLR_RD_REQ_REG_CLR_RD_REQ_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga67f226081266417ef68425b046b78e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf515b9db36db945776aaf8aac7456abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf515b9db36db945776aaf8aac7456abd">I2C_I2C_CLR_RX_DONE_REG_CLR_RX_DONE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaf515b9db36db945776aaf8aac7456abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f2dee359a1b69cee45b6b18c8a4d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga97f2dee359a1b69cee45b6b18c8a4d8c">I2C_I2C_CLR_RX_DONE_REG_CLR_RX_DONE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga97f2dee359a1b69cee45b6b18c8a4d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c328e5d63f33c907d13d655f834789f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9c328e5d63f33c907d13d655f834789f">I2C_I2C_CLR_RX_OVER_REG_CLR_RX_OVER_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga9c328e5d63f33c907d13d655f834789f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85a58d0647641f7f4aec179101fa7b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf85a58d0647641f7f4aec179101fa7b1">I2C_I2C_CLR_RX_OVER_REG_CLR_RX_OVER_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gaf85a58d0647641f7f4aec179101fa7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5191a647651a91ecccdf7121c317ed64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5191a647651a91ecccdf7121c317ed64">I2C_I2C_CLR_RX_UNDER_REG_CLR_RX_UNDER_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5191a647651a91ecccdf7121c317ed64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37810757539e4b01e4abe4519f3e49f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga37810757539e4b01e4abe4519f3e49f9">I2C_I2C_CLR_RX_UNDER_REG_CLR_RX_UNDER_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga37810757539e4b01e4abe4519f3e49f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef88360724e5506bae6ae8a353cc33e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaef88360724e5506bae6ae8a353cc33e2">I2C_I2C_CLR_START_DET_REG_CLR_START_DET_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaef88360724e5506bae6ae8a353cc33e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35089fe014f7dd162354870c132fedd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga35089fe014f7dd162354870c132fedd3">I2C_I2C_CLR_START_DET_REG_CLR_START_DET_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga35089fe014f7dd162354870c132fedd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60dbebaa7d4bbb2ec69845e23c1d046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae60dbebaa7d4bbb2ec69845e23c1d046">I2C_I2C_CLR_STOP_DET_REG_CLR_STOP_DET_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gae60dbebaa7d4bbb2ec69845e23c1d046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b7488871a197a3f7a563b6a58f8647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf6b7488871a197a3f7a563b6a58f8647">I2C_I2C_CLR_STOP_DET_REG_CLR_STOP_DET_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gaf6b7488871a197a3f7a563b6a58f8647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6143cf9c8a20b9a7ef2a31512d3417e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6143cf9c8a20b9a7ef2a31512d3417e7">I2C_I2C_CLR_TX_ABRT_REG_CLR_TX_ABRT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga6143cf9c8a20b9a7ef2a31512d3417e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ceb517083abcea07d12994b8580ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga01ceb517083abcea07d12994b8580ebd">I2C_I2C_CLR_TX_ABRT_REG_CLR_TX_ABRT_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga01ceb517083abcea07d12994b8580ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf7bab0637992cae3811803e8bb946c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadf7bab0637992cae3811803e8bb946c5">I2C_I2C_CLR_TX_OVER_REG_CLR_TX_OVER_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gadf7bab0637992cae3811803e8bb946c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae22ebffe1ed2b490b30e4b803e0455eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae22ebffe1ed2b490b30e4b803e0455eb">I2C_I2C_CLR_TX_OVER_REG_CLR_TX_OVER_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gae22ebffe1ed2b490b30e4b803e0455eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61c6f5f70b7d55b83298a9246c4dc58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa61c6f5f70b7d55b83298a9246c4dc58">I2C_I2C_CON_REG_I2C_STOP_DET_IF_MASTER_ACTIVE_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gaa61c6f5f70b7d55b83298a9246c4dc58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00570190e6c1278e1a8c2305308f467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae00570190e6c1278e1a8c2305308f467">I2C_I2C_CON_REG_I2C_STOP_DET_IF_MASTER_ACTIVE_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gae00570190e6c1278e1a8c2305308f467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e84606553859c4dd58c626bcadaaff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga44e84606553859c4dd58c626bcadaaff">I2C_I2C_CON_REG_I2C_RX_FIFO_FULL_HLD_CTRL_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga44e84606553859c4dd58c626bcadaaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d7ff9a12824c9b39e9b75f5433ab2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad4d7ff9a12824c9b39e9b75f5433ab2a">I2C_I2C_CON_REG_I2C_RX_FIFO_FULL_HLD_CTRL_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gad4d7ff9a12824c9b39e9b75f5433ab2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80467a7813476c35eae896ba9446287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab80467a7813476c35eae896ba9446287">I2C_I2C_CON_REG_I2C_TX_EMPTY_CTRL_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gab80467a7813476c35eae896ba9446287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10391b69afba900fc6beb13b814126ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga10391b69afba900fc6beb13b814126ce">I2C_I2C_CON_REG_I2C_TX_EMPTY_CTRL_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga10391b69afba900fc6beb13b814126ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a00daa060d473b74429c784e935ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf5a00daa060d473b74429c784e935ae5">I2C_I2C_CON_REG_I2C_STOP_DET_IFADDRESSED_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gaf5a00daa060d473b74429c784e935ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c721672ac7862f0f8ca0955beda4ee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9c721672ac7862f0f8ca0955beda4ee5">I2C_I2C_CON_REG_I2C_STOP_DET_IFADDRESSED_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga9c721672ac7862f0f8ca0955beda4ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53fad20eca8786dff567606423ef1a9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga53fad20eca8786dff567606423ef1a9b">I2C_I2C_CON_REG_I2C_SLAVE_DISABLE_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga53fad20eca8786dff567606423ef1a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ec99128dbb6eb368f511374b2da2058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0ec99128dbb6eb368f511374b2da2058">I2C_I2C_CON_REG_I2C_SLAVE_DISABLE_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga0ec99128dbb6eb368f511374b2da2058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e116a0a9cbab8cd9af8e65672d4711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga62e116a0a9cbab8cd9af8e65672d4711">I2C_I2C_CON_REG_I2C_RESTART_EN_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga62e116a0a9cbab8cd9af8e65672d4711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e67bc013d7660a37556effe92f36ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga11e67bc013d7660a37556effe92f36ca">I2C_I2C_CON_REG_I2C_RESTART_EN_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga11e67bc013d7660a37556effe92f36ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08fe23db8d804849ec098908704fbdb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga08fe23db8d804849ec098908704fbdb3">I2C_I2C_CON_REG_I2C_10BITADDR_MASTER_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga08fe23db8d804849ec098908704fbdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca262b23e45d60a274d7e166ffd792f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabca262b23e45d60a274d7e166ffd792f">I2C_I2C_CON_REG_I2C_10BITADDR_MASTER_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:gabca262b23e45d60a274d7e166ffd792f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12504c9730e8b29da3b80dacae077fdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga12504c9730e8b29da3b80dacae077fdd">I2C_I2C_CON_REG_I2C_10BITADDR_SLAVE_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga12504c9730e8b29da3b80dacae077fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf02c6b8a39ed4cc3a620275af1addd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4cf02c6b8a39ed4cc3a620275af1addd">I2C_I2C_CON_REG_I2C_10BITADDR_SLAVE_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga4cf02c6b8a39ed4cc3a620275af1addd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03e151b8e7e9dd127ecb124ea078f24b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga03e151b8e7e9dd127ecb124ea078f24b">I2C_I2C_CON_REG_I2C_SPEED_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga03e151b8e7e9dd127ecb124ea078f24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa967b28d808fc6d45404e443e06525c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa967b28d808fc6d45404e443e06525c0">I2C_I2C_CON_REG_I2C_SPEED_Msk</a>&#160;&#160;&#160;(0x6UL)</td></tr>
<tr class="separator:gaa967b28d808fc6d45404e443e06525c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7024d7f7f18fa32a3f1064183a982087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7024d7f7f18fa32a3f1064183a982087">I2C_I2C_CON_REG_I2C_MASTER_MODE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga7024d7f7f18fa32a3f1064183a982087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f8130865b797c2e623aacf23f58768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga20f8130865b797c2e623aacf23f58768">I2C_I2C_CON_REG_I2C_MASTER_MODE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga20f8130865b797c2e623aacf23f58768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae790e92e75b8dff3369cd31b30f618dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae790e92e75b8dff3369cd31b30f618dc">I2C_I2C_DATA_CMD_REG_I2C_RESTART_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gae790e92e75b8dff3369cd31b30f618dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e3e7b7e9daf297d5337256bfdac331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad6e3e7b7e9daf297d5337256bfdac331">I2C_I2C_DATA_CMD_REG_I2C_RESTART_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gad6e3e7b7e9daf297d5337256bfdac331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade2a109248d6a16e43c57df3a3bba7e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gade2a109248d6a16e43c57df3a3bba7e6">I2C_I2C_DATA_CMD_REG_I2C_STOP_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gade2a109248d6a16e43c57df3a3bba7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83617a3d95272743cf6b553f36f031e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga83617a3d95272743cf6b553f36f031e2">I2C_I2C_DATA_CMD_REG_I2C_STOP_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:ga83617a3d95272743cf6b553f36f031e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8cb579579929a0d2a9769bee5b97685"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae8cb579579929a0d2a9769bee5b97685">I2C_I2C_DATA_CMD_REG_I2C_CMD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gae8cb579579929a0d2a9769bee5b97685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e5a97621b3c70fdbb7aa19b91bf8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa3e5a97621b3c70fdbb7aa19b91bf8dc">I2C_I2C_DATA_CMD_REG_I2C_CMD_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:gaa3e5a97621b3c70fdbb7aa19b91bf8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b01fe29402d1057e82ac3304054fc5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7b01fe29402d1057e82ac3304054fc5d">I2C_I2C_DATA_CMD_REG_I2C_DAT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga7b01fe29402d1057e82ac3304054fc5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c56ed006804aefe5f1a090b2bfb66c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0c56ed006804aefe5f1a090b2bfb66c1">I2C_I2C_DATA_CMD_REG_I2C_DAT_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga0c56ed006804aefe5f1a090b2bfb66c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2898af2038c5b52138e0f4b48455899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac2898af2038c5b52138e0f4b48455899">I2C_I2C_DMA_CR_REG_TDMAE_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gac2898af2038c5b52138e0f4b48455899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b87a4acc0eb92dce45150006a175706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9b87a4acc0eb92dce45150006a175706">I2C_I2C_DMA_CR_REG_TDMAE_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga9b87a4acc0eb92dce45150006a175706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b794f93f08b5b68e645cc96743d9cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6b794f93f08b5b68e645cc96743d9cb3">I2C_I2C_DMA_CR_REG_RDMAE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga6b794f93f08b5b68e645cc96743d9cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765703f93f180574de635a23e058fede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga765703f93f180574de635a23e058fede">I2C_I2C_DMA_CR_REG_RDMAE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga765703f93f180574de635a23e058fede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e05ea5ac13283d9f89e19f46700e2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0e05ea5ac13283d9f89e19f46700e2ba">I2C_I2C_DMA_RDLR_REG_DMARDL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga0e05ea5ac13283d9f89e19f46700e2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50039f2c420375d36d6b59ef7034718e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga50039f2c420375d36d6b59ef7034718e">I2C_I2C_DMA_RDLR_REG_DMARDL_Msk</a>&#160;&#160;&#160;(0x1fUL)</td></tr>
<tr class="separator:ga50039f2c420375d36d6b59ef7034718e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac88bbe9f8dc2a32c9c9a0204257034aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac88bbe9f8dc2a32c9c9a0204257034aa">I2C_I2C_DMA_TDLR_REG_DMATDL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac88bbe9f8dc2a32c9c9a0204257034aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad04254c00e85b72e903057be9eed231f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad04254c00e85b72e903057be9eed231f">I2C_I2C_DMA_TDLR_REG_DMATDL_Msk</a>&#160;&#160;&#160;(0x1fUL)</td></tr>
<tr class="separator:gad04254c00e85b72e903057be9eed231f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed82ac6dc5acfe03374f6918b2c11f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaed82ac6dc5acfe03374f6918b2c11f5c">I2C_I2C_ENABLE_REG_I2C_TX_CMD_BLOCK_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gaed82ac6dc5acfe03374f6918b2c11f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9363150ab719250d47ddb6ed0d073a1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9363150ab719250d47ddb6ed0d073a1d">I2C_I2C_ENABLE_REG_I2C_TX_CMD_BLOCK_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga9363150ab719250d47ddb6ed0d073a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga171f017ee0660d8cadb1ac20f16033cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga171f017ee0660d8cadb1ac20f16033cf">I2C_I2C_ENABLE_REG_I2C_ABORT_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga171f017ee0660d8cadb1ac20f16033cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63e1677064af562d4d360ef6d5f44259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga63e1677064af562d4d360ef6d5f44259">I2C_I2C_ENABLE_REG_I2C_ABORT_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga63e1677064af562d4d360ef6d5f44259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade45b91c049b5f76140b552e927e39b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gade45b91c049b5f76140b552e927e39b0">I2C_I2C_ENABLE_REG_I2C_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gade45b91c049b5f76140b552e927e39b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2f376eacb6a8755601c4906b233099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7d2f376eacb6a8755601c4906b233099">I2C_I2C_ENABLE_REG_I2C_EN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga7d2f376eacb6a8755601c4906b233099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2836308d04cccbb8b6ea50fa5ed9e8bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2836308d04cccbb8b6ea50fa5ed9e8bc">I2C_I2C_ENABLE_STATUS_REG_SLV_RX_DATA_LOST_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga2836308d04cccbb8b6ea50fa5ed9e8bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ecf8c165e7937615a5b2ab83377540b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9ecf8c165e7937615a5b2ab83377540b">I2C_I2C_ENABLE_STATUS_REG_SLV_RX_DATA_LOST_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga9ecf8c165e7937615a5b2ab83377540b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01746b955531ad12f8a8aa1af31ce336"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga01746b955531ad12f8a8aa1af31ce336">I2C_I2C_ENABLE_STATUS_REG_SLV_DISABLED_WHILE_BUSY_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga01746b955531ad12f8a8aa1af31ce336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ccae24d7dae194ca12dc4c4494d8bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2ccae24d7dae194ca12dc4c4494d8bd1">I2C_I2C_ENABLE_STATUS_REG_SLV_DISABLED_WHILE_BUSY_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga2ccae24d7dae194ca12dc4c4494d8bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50fc5d8da8d7cd05c85d079f6d8afee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga50fc5d8da8d7cd05c85d079f6d8afee3">I2C_I2C_ENABLE_STATUS_REG_IC_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga50fc5d8da8d7cd05c85d079f6d8afee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc3eadc0e1b37c5a50d3ae4c40f615aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadc3eadc0e1b37c5a50d3ae4c40f615aa">I2C_I2C_ENABLE_STATUS_REG_IC_EN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gadc3eadc0e1b37c5a50d3ae4c40f615aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc3ca79c757918acd9aeb2950aa0fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacbc3ca79c757918acd9aeb2950aa0fde">I2C_I2C_FS_SCL_HCNT_REG_IC_FS_SCL_HCNT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gacbc3ca79c757918acd9aeb2950aa0fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43bb828dbff65f6ff30fdb241841e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac43bb828dbff65f6ff30fdb241841e01">I2C_I2C_FS_SCL_HCNT_REG_IC_FS_SCL_HCNT_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gac43bb828dbff65f6ff30fdb241841e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fa50f547a2f01c62609dcc938d3489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga92fa50f547a2f01c62609dcc938d3489">I2C_I2C_FS_SCL_LCNT_REG_IC_FS_SCL_LCNT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga92fa50f547a2f01c62609dcc938d3489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31cfe8491b8bf5b0da050dcdfd376e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga31cfe8491b8bf5b0da050dcdfd376e65">I2C_I2C_FS_SCL_LCNT_REG_IC_FS_SCL_LCNT_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga31cfe8491b8bf5b0da050dcdfd376e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc3ae189dc0deb08f4bdffa757cd0db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacc3ae189dc0deb08f4bdffa757cd0db0">I2C_I2C_HS_MADDR_REG_I2C_IC_HS_MAR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gacc3ae189dc0deb08f4bdffa757cd0db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f7fcbb46277b2c632b022a1ff0bd7ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2f7fcbb46277b2c632b022a1ff0bd7ed">I2C_I2C_HS_MADDR_REG_I2C_IC_HS_MAR_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:ga2f7fcbb46277b2c632b022a1ff0bd7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebedd06ca8cfc23bd16c54da3591455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5ebedd06ca8cfc23bd16c54da3591455">I2C_I2C_HS_SCL_HCNT_REG_IC_HS_SCL_HCNT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5ebedd06ca8cfc23bd16c54da3591455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga279bb5266ceb53397ee790b57a2d6046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga279bb5266ceb53397ee790b57a2d6046">I2C_I2C_HS_SCL_HCNT_REG_IC_HS_SCL_HCNT_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga279bb5266ceb53397ee790b57a2d6046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f1a19943c9fa0a2782204f56e6468c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga59f1a19943c9fa0a2782204f56e6468c">I2C_I2C_HS_SCL_LCNT_REG_IC_HS_SCL_LCNT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga59f1a19943c9fa0a2782204f56e6468c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae203c90b632b3410babc66136234c240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae203c90b632b3410babc66136234c240">I2C_I2C_HS_SCL_LCNT_REG_IC_HS_SCL_LCNT_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gae203c90b632b3410babc66136234c240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca4bac7b0636d358ba3a98fb8efeae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4ca4bac7b0636d358ba3a98fb8efeae9">I2C_I2C_IC_FS_SPKLEN_REG_I2C_FS_SPKLEN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga4ca4bac7b0636d358ba3a98fb8efeae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c46bc94523f9f3d7461263c368cfc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga71c46bc94523f9f3d7461263c368cfc0">I2C_I2C_IC_FS_SPKLEN_REG_I2C_FS_SPKLEN_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga71c46bc94523f9f3d7461263c368cfc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68cdfc6aad2594f1818aca3ef62a967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae68cdfc6aad2594f1818aca3ef62a967">I2C_I2C_IC_HS_SPKLEN_REG_I2C_HS_SPKLEN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gae68cdfc6aad2594f1818aca3ef62a967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac144deabfe15f51d5bb527fcf0c40b5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac144deabfe15f51d5bb527fcf0c40b5f">I2C_I2C_IC_HS_SPKLEN_REG_I2C_HS_SPKLEN_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gac144deabfe15f51d5bb527fcf0c40b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4974d73d09700f2e72cc5172462af70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae4974d73d09700f2e72cc5172462af70">I2C_I2C_INTR_MASK_REG_M_SCL_STUCK_AT_LOW_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:gae4974d73d09700f2e72cc5172462af70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae017ce10d2c6cfc9e2b754bbadce4725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae017ce10d2c6cfc9e2b754bbadce4725">I2C_I2C_INTR_MASK_REG_M_SCL_STUCK_AT_LOW_Msk</a>&#160;&#160;&#160;(0x4000UL)</td></tr>
<tr class="separator:gae017ce10d2c6cfc9e2b754bbadce4725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e6587d369ba4f83298d76855c9b813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga86e6587d369ba4f83298d76855c9b813">I2C_I2C_INTR_MASK_REG_M_MASTER_ON_HOLD_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga86e6587d369ba4f83298d76855c9b813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514b722c148e18b11a499b05b8dd9c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga514b722c148e18b11a499b05b8dd9c3f">I2C_I2C_INTR_MASK_REG_M_MASTER_ON_HOLD_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:ga514b722c148e18b11a499b05b8dd9c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6f222b5819b50f4954b4a30bd160e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8e6f222b5819b50f4954b4a30bd160e7">I2C_I2C_INTR_MASK_REG_M_RESTART_DET_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga8e6f222b5819b50f4954b4a30bd160e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6de3a51c66bccc6a2bc85256b20ad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3d6de3a51c66bccc6a2bc85256b20ad2">I2C_I2C_INTR_MASK_REG_M_RESTART_DET_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:ga3d6de3a51c66bccc6a2bc85256b20ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe29c188a53bb8f4757d38c26ff0dde4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabe29c188a53bb8f4757d38c26ff0dde4">I2C_I2C_INTR_MASK_REG_M_GEN_CALL_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:gabe29c188a53bb8f4757d38c26ff0dde4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d4f39045907d653bfed787ef1edf8a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1d4f39045907d653bfed787ef1edf8a5">I2C_I2C_INTR_MASK_REG_M_GEN_CALL_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:ga1d4f39045907d653bfed787ef1edf8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb8c7400da22070da3b67c7366b01d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6bb8c7400da22070da3b67c7366b01d6">I2C_I2C_INTR_MASK_REG_M_START_DET_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga6bb8c7400da22070da3b67c7366b01d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5486d50a58a5a78d1668114abef97151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5486d50a58a5a78d1668114abef97151">I2C_I2C_INTR_MASK_REG_M_START_DET_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga5486d50a58a5a78d1668114abef97151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304e035b5279a5838f08cc3a68d06861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga304e035b5279a5838f08cc3a68d06861">I2C_I2C_INTR_MASK_REG_M_STOP_DET_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga304e035b5279a5838f08cc3a68d06861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa488d8e22964444ab5bd12a3bebe4b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa488d8e22964444ab5bd12a3bebe4b31">I2C_I2C_INTR_MASK_REG_M_STOP_DET_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gaa488d8e22964444ab5bd12a3bebe4b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b5cbdbc554cbee1143a03709ea76831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8b5cbdbc554cbee1143a03709ea76831">I2C_I2C_INTR_MASK_REG_M_ACTIVITY_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga8b5cbdbc554cbee1143a03709ea76831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a3510f8c5b335e92bca822dc637f0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5a3510f8c5b335e92bca822dc637f0dc">I2C_I2C_INTR_MASK_REG_M_ACTIVITY_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga5a3510f8c5b335e92bca822dc637f0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821e2c977d60a2379be22aae307bb89c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga821e2c977d60a2379be22aae307bb89c">I2C_I2C_INTR_MASK_REG_M_RX_DONE_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga821e2c977d60a2379be22aae307bb89c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab21921387ef73ea0b6b7a0c71a962484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab21921387ef73ea0b6b7a0c71a962484">I2C_I2C_INTR_MASK_REG_M_RX_DONE_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:gab21921387ef73ea0b6b7a0c71a962484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3156c0ab821b074c5272993c97c25231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3156c0ab821b074c5272993c97c25231">I2C_I2C_INTR_MASK_REG_M_TX_ABRT_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga3156c0ab821b074c5272993c97c25231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb829ff032a2765a1823fbc12a6ba23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafdb829ff032a2765a1823fbc12a6ba23">I2C_I2C_INTR_MASK_REG_M_TX_ABRT_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:gafdb829ff032a2765a1823fbc12a6ba23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa048bf3ab277e69e8f9764212a52b211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa048bf3ab277e69e8f9764212a52b211">I2C_I2C_INTR_MASK_REG_M_RD_REQ_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gaa048bf3ab277e69e8f9764212a52b211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga516e06044d52819328e8f196bf0788db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga516e06044d52819328e8f196bf0788db">I2C_I2C_INTR_MASK_REG_M_RD_REQ_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga516e06044d52819328e8f196bf0788db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c4f2459ccf98388e24485c7aa9b3488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2c4f2459ccf98388e24485c7aa9b3488">I2C_I2C_INTR_MASK_REG_M_TX_EMPTY_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga2c4f2459ccf98388e24485c7aa9b3488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba33856d46083ba94dcc564836bfe29e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaba33856d46083ba94dcc564836bfe29e">I2C_I2C_INTR_MASK_REG_M_TX_EMPTY_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:gaba33856d46083ba94dcc564836bfe29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac425793ec4880fd82ee4aaf21f886418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac425793ec4880fd82ee4aaf21f886418">I2C_I2C_INTR_MASK_REG_M_TX_OVER_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gac425793ec4880fd82ee4aaf21f886418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e16fc06e91f850d71a2111875616a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5e16fc06e91f850d71a2111875616a6a">I2C_I2C_INTR_MASK_REG_M_TX_OVER_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga5e16fc06e91f850d71a2111875616a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4ba6630aae88718ad56f654306287d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1c4ba6630aae88718ad56f654306287d">I2C_I2C_INTR_MASK_REG_M_RX_FULL_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga1c4ba6630aae88718ad56f654306287d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2e1a7e9a6ddd3b097944bec2d94d67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacb2e1a7e9a6ddd3b097944bec2d94d67">I2C_I2C_INTR_MASK_REG_M_RX_FULL_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gacb2e1a7e9a6ddd3b097944bec2d94d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4d1d18a230be90262cc26867f7c93fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae4d1d18a230be90262cc26867f7c93fe">I2C_I2C_INTR_MASK_REG_M_RX_OVER_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gae4d1d18a230be90262cc26867f7c93fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea7fec11f0f901e9299972719a417a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaea7fec11f0f901e9299972719a417a57">I2C_I2C_INTR_MASK_REG_M_RX_OVER_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gaea7fec11f0f901e9299972719a417a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47b9ee84acf2b2761244e180a440f592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga47b9ee84acf2b2761244e180a440f592">I2C_I2C_INTR_MASK_REG_M_RX_UNDER_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga47b9ee84acf2b2761244e180a440f592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc15d7c21f5e72c0dee9363f4b47af50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabc15d7c21f5e72c0dee9363f4b47af50">I2C_I2C_INTR_MASK_REG_M_RX_UNDER_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gabc15d7c21f5e72c0dee9363f4b47af50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d16099eb02144deec56057118c2742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga88d16099eb02144deec56057118c2742">I2C_I2C_INTR_STAT_REG_R_SCL_STUCK_AT_LOW_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:ga88d16099eb02144deec56057118c2742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930376e0ad81b27e604874f80e35bcdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga930376e0ad81b27e604874f80e35bcdf">I2C_I2C_INTR_STAT_REG_R_SCL_STUCK_AT_LOW_Msk</a>&#160;&#160;&#160;(0x4000UL)</td></tr>
<tr class="separator:ga930376e0ad81b27e604874f80e35bcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3bd249d821de3035515788bf1caada6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf3bd249d821de3035515788bf1caada6">I2C_I2C_INTR_STAT_REG_R_MASTER_ON_HOLD_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:gaf3bd249d821de3035515788bf1caada6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c267b8fae39b2c0437fae64e391c6e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4c267b8fae39b2c0437fae64e391c6e7">I2C_I2C_INTR_STAT_REG_R_MASTER_ON_HOLD_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:ga4c267b8fae39b2c0437fae64e391c6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918ee3eb67ebf30c28a806bc8feda9a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga918ee3eb67ebf30c28a806bc8feda9a8">I2C_I2C_INTR_STAT_REG_R_RESTART_DET_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga918ee3eb67ebf30c28a806bc8feda9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadd888a83953a8273bd007d43e55a9aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaadd888a83953a8273bd007d43e55a9aa">I2C_I2C_INTR_STAT_REG_R_RESTART_DET_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:gaadd888a83953a8273bd007d43e55a9aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21b029f112b87091a28b7bafecdbd4c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga21b029f112b87091a28b7bafecdbd4c5">I2C_I2C_INTR_STAT_REG_R_GEN_CALL_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga21b029f112b87091a28b7bafecdbd4c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga266ea8ef44df53f0be5c9685e0359284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga266ea8ef44df53f0be5c9685e0359284">I2C_I2C_INTR_STAT_REG_R_GEN_CALL_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:ga266ea8ef44df53f0be5c9685e0359284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef3603037dd2de9b4337c3e45ac72b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacef3603037dd2de9b4337c3e45ac72b4">I2C_I2C_INTR_STAT_REG_R_START_DET_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gacef3603037dd2de9b4337c3e45ac72b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc4cad2b9dbb16f9996471ddfd8216d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaabc4cad2b9dbb16f9996471ddfd8216d">I2C_I2C_INTR_STAT_REG_R_START_DET_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gaabc4cad2b9dbb16f9996471ddfd8216d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d265982ef4bef0e6401e2dd0fe1c4f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6d265982ef4bef0e6401e2dd0fe1c4f9">I2C_I2C_INTR_STAT_REG_R_STOP_DET_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga6d265982ef4bef0e6401e2dd0fe1c4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga343e9c1ab0cf5cc4c4ed82f8e48b482a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga343e9c1ab0cf5cc4c4ed82f8e48b482a">I2C_I2C_INTR_STAT_REG_R_STOP_DET_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:ga343e9c1ab0cf5cc4c4ed82f8e48b482a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga384f213f30a492f830d280c1bd19dedb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga384f213f30a492f830d280c1bd19dedb">I2C_I2C_INTR_STAT_REG_R_ACTIVITY_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga384f213f30a492f830d280c1bd19dedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01df4815347248d253b1886c676bd438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga01df4815347248d253b1886c676bd438">I2C_I2C_INTR_STAT_REG_R_ACTIVITY_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga01df4815347248d253b1886c676bd438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08eefacd811c455835a174b7210c1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae08eefacd811c455835a174b7210c1f1">I2C_I2C_INTR_STAT_REG_R_RX_DONE_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gae08eefacd811c455835a174b7210c1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91110fc05801d5d991a0dbec1c27306f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga91110fc05801d5d991a0dbec1c27306f">I2C_I2C_INTR_STAT_REG_R_RX_DONE_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga91110fc05801d5d991a0dbec1c27306f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3e3d66e2893aa87653c699b4996a828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae3e3d66e2893aa87653c699b4996a828">I2C_I2C_INTR_STAT_REG_R_TX_ABRT_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gae3e3d66e2893aa87653c699b4996a828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa69ea177f136fb872fec4e76d6ce1bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa69ea177f136fb872fec4e76d6ce1bd4">I2C_I2C_INTR_STAT_REG_R_TX_ABRT_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:gaa69ea177f136fb872fec4e76d6ce1bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c3c9f1f36eb5a8488c7685b58bc9b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4c3c9f1f36eb5a8488c7685b58bc9b68">I2C_I2C_INTR_STAT_REG_R_RD_REQ_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga4c3c9f1f36eb5a8488c7685b58bc9b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a63cb12d891f2c241d5eb46a9d063d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga80a63cb12d891f2c241d5eb46a9d063d">I2C_I2C_INTR_STAT_REG_R_RD_REQ_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga80a63cb12d891f2c241d5eb46a9d063d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78759b3e7876dccc4e77db9c85d14a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga78759b3e7876dccc4e77db9c85d14a8b">I2C_I2C_INTR_STAT_REG_R_TX_EMPTY_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga78759b3e7876dccc4e77db9c85d14a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga598d3add8c51ffc8ca171fa28cc6e052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga598d3add8c51ffc8ca171fa28cc6e052">I2C_I2C_INTR_STAT_REG_R_TX_EMPTY_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga598d3add8c51ffc8ca171fa28cc6e052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56fd088ca5c29bdb7c3345ff04752613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga56fd088ca5c29bdb7c3345ff04752613">I2C_I2C_INTR_STAT_REG_R_TX_OVER_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga56fd088ca5c29bdb7c3345ff04752613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf29d08a130b909afe714b89488cd513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadf29d08a130b909afe714b89488cd513">I2C_I2C_INTR_STAT_REG_R_TX_OVER_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gadf29d08a130b909afe714b89488cd513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a368c455ce1dbce0475a70b2d24ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga73a368c455ce1dbce0475a70b2d24ec1">I2C_I2C_INTR_STAT_REG_R_RX_FULL_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga73a368c455ce1dbce0475a70b2d24ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8f238f2deaf5f18836df8d282e57e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadb8f238f2deaf5f18836df8d282e57e9">I2C_I2C_INTR_STAT_REG_R_RX_FULL_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gadb8f238f2deaf5f18836df8d282e57e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99b96c46b74c55b309fe05de0f14acdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga99b96c46b74c55b309fe05de0f14acdc">I2C_I2C_INTR_STAT_REG_R_RX_OVER_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga99b96c46b74c55b309fe05de0f14acdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a505ab6b62795dee930fc466502ab47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2a505ab6b62795dee930fc466502ab47">I2C_I2C_INTR_STAT_REG_R_RX_OVER_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga2a505ab6b62795dee930fc466502ab47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f9553367acdd52c8b99e423c0ad1bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga14f9553367acdd52c8b99e423c0ad1bd">I2C_I2C_INTR_STAT_REG_R_RX_UNDER_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga14f9553367acdd52c8b99e423c0ad1bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29570d6dfcb3acae8b4efc5bf5a7c28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga29570d6dfcb3acae8b4efc5bf5a7c28e">I2C_I2C_INTR_STAT_REG_R_RX_UNDER_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga29570d6dfcb3acae8b4efc5bf5a7c28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4ab86cbe257fb442bd17e8dc4b61f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafc4ab86cbe257fb442bd17e8dc4b61f2">I2C_I2C_RAW_INTR_STAT_REG_SCL_STUCK_AT_LOW_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:gafc4ab86cbe257fb442bd17e8dc4b61f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c19e3a3eb32cd62e997e1a261d5663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga67c19e3a3eb32cd62e997e1a261d5663">I2C_I2C_RAW_INTR_STAT_REG_SCL_STUCK_AT_LOW_Msk</a>&#160;&#160;&#160;(0x4000UL)</td></tr>
<tr class="separator:ga67c19e3a3eb32cd62e997e1a261d5663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d07bad093afd510c92b6e7c41a13ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3d07bad093afd510c92b6e7c41a13ad3">I2C_I2C_RAW_INTR_STAT_REG_MASTER_ON_HOLD_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga3d07bad093afd510c92b6e7c41a13ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e8177a9ad979b3f7d1d5a7627425e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad8e8177a9ad979b3f7d1d5a7627425e6">I2C_I2C_RAW_INTR_STAT_REG_MASTER_ON_HOLD_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:gad8e8177a9ad979b3f7d1d5a7627425e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8988fea9ffd98f0d0aaecb6356765dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8988fea9ffd98f0d0aaecb6356765dac">I2C_I2C_RAW_INTR_STAT_REG_RESTART_DET_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga8988fea9ffd98f0d0aaecb6356765dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee9c0d726fb4f3786c0738d250aab8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeee9c0d726fb4f3786c0738d250aab8f">I2C_I2C_RAW_INTR_STAT_REG_RESTART_DET_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:gaeee9c0d726fb4f3786c0738d250aab8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e81fbde57f6ed333f1ef73a598c094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga77e81fbde57f6ed333f1ef73a598c094">I2C_I2C_RAW_INTR_STAT_REG_GEN_CALL_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga77e81fbde57f6ed333f1ef73a598c094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9223ecfe61a586175cb80f0094f02e20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9223ecfe61a586175cb80f0094f02e20">I2C_I2C_RAW_INTR_STAT_REG_GEN_CALL_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:ga9223ecfe61a586175cb80f0094f02e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3aa08a5dcf3c6900e1288dfb05ef33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0a3aa08a5dcf3c6900e1288dfb05ef33">I2C_I2C_RAW_INTR_STAT_REG_START_DET_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga0a3aa08a5dcf3c6900e1288dfb05ef33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab058f2ad2e1d445da32aa4e93b565460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab058f2ad2e1d445da32aa4e93b565460">I2C_I2C_RAW_INTR_STAT_REG_START_DET_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gab058f2ad2e1d445da32aa4e93b565460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc5aa8a24320ce4a5c0c2d50d8228bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafc5aa8a24320ce4a5c0c2d50d8228bff">I2C_I2C_RAW_INTR_STAT_REG_STOP_DET_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gafc5aa8a24320ce4a5c0c2d50d8228bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9179f5b6697ee025df5dd5ef2b321687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9179f5b6697ee025df5dd5ef2b321687">I2C_I2C_RAW_INTR_STAT_REG_STOP_DET_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:ga9179f5b6697ee025df5dd5ef2b321687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92b750e35636d631f127d80781a2a28b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga92b750e35636d631f127d80781a2a28b">I2C_I2C_RAW_INTR_STAT_REG_ACTIVITY_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga92b750e35636d631f127d80781a2a28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9227a285ffaf6ca95502b967dc9d6e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9227a285ffaf6ca95502b967dc9d6e92">I2C_I2C_RAW_INTR_STAT_REG_ACTIVITY_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga9227a285ffaf6ca95502b967dc9d6e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a8c2810185048ad3c852ea39d91687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa2a8c2810185048ad3c852ea39d91687">I2C_I2C_RAW_INTR_STAT_REG_RX_DONE_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gaa2a8c2810185048ad3c852ea39d91687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c10c08827010b7a97ac336f1c4f0af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9c10c08827010b7a97ac336f1c4f0af5">I2C_I2C_RAW_INTR_STAT_REG_RX_DONE_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga9c10c08827010b7a97ac336f1c4f0af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac86fc896979b3787a91aea3be30c6a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac86fc896979b3787a91aea3be30c6a14">I2C_I2C_RAW_INTR_STAT_REG_TX_ABRT_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gac86fc896979b3787a91aea3be30c6a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef36b2a8e85d07693c7f23d4c0df9f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3ef36b2a8e85d07693c7f23d4c0df9f3">I2C_I2C_RAW_INTR_STAT_REG_TX_ABRT_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga3ef36b2a8e85d07693c7f23d4c0df9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4298ef7a55caaf21fde215d4815f0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6d4298ef7a55caaf21fde215d4815f0f">I2C_I2C_RAW_INTR_STAT_REG_RD_REQ_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga6d4298ef7a55caaf21fde215d4815f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d4d3d0ad24577551b33d785cd3c950a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2d4d3d0ad24577551b33d785cd3c950a">I2C_I2C_RAW_INTR_STAT_REG_RD_REQ_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga2d4d3d0ad24577551b33d785cd3c950a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62b904bbc2996abfa2074946629fbe30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga62b904bbc2996abfa2074946629fbe30">I2C_I2C_RAW_INTR_STAT_REG_TX_EMPTY_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga62b904bbc2996abfa2074946629fbe30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb75d17658bfec7b9155f16008e30cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacb75d17658bfec7b9155f16008e30cab">I2C_I2C_RAW_INTR_STAT_REG_TX_EMPTY_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:gacb75d17658bfec7b9155f16008e30cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f30c1e87233cf9bf1afa757e6b02773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8f30c1e87233cf9bf1afa757e6b02773">I2C_I2C_RAW_INTR_STAT_REG_TX_OVER_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga8f30c1e87233cf9bf1afa757e6b02773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0ef8c10938a86d9a2b5f2a95b8c45a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac0ef8c10938a86d9a2b5f2a95b8c45a1">I2C_I2C_RAW_INTR_STAT_REG_TX_OVER_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gac0ef8c10938a86d9a2b5f2a95b8c45a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4c559cdb5e8ed46065b13900517dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9c4c559cdb5e8ed46065b13900517dfa">I2C_I2C_RAW_INTR_STAT_REG_RX_FULL_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga9c4c559cdb5e8ed46065b13900517dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3cf0e41820c78d64845aa3845992e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf3cf0e41820c78d64845aa3845992e5b">I2C_I2C_RAW_INTR_STAT_REG_RX_FULL_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gaf3cf0e41820c78d64845aa3845992e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac56fa002b63cefeb5968f3f6615ce946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac56fa002b63cefeb5968f3f6615ce946">I2C_I2C_RAW_INTR_STAT_REG_RX_OVER_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gac56fa002b63cefeb5968f3f6615ce946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a139a54968f6be2c5166a8d16c514b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6a139a54968f6be2c5166a8d16c514b8">I2C_I2C_RAW_INTR_STAT_REG_RX_OVER_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga6a139a54968f6be2c5166a8d16c514b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c54dc5d6b9c866ad5392e68beb02fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4c54dc5d6b9c866ad5392e68beb02fdb">I2C_I2C_RAW_INTR_STAT_REG_RX_UNDER_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga4c54dc5d6b9c866ad5392e68beb02fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff1325f2d826ad09de39bcfc7f07fc62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaff1325f2d826ad09de39bcfc7f07fc62">I2C_I2C_RAW_INTR_STAT_REG_RX_UNDER_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gaff1325f2d826ad09de39bcfc7f07fc62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae077fb09bc48e6fe89e71d3d683ede4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae077fb09bc48e6fe89e71d3d683ede4f">I2C_I2C_RXFLR_REG_RXFLR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gae077fb09bc48e6fe89e71d3d683ede4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42c982cab5f019cdc1dd29a8c0021e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga42c982cab5f019cdc1dd29a8c0021e19">I2C_I2C_RXFLR_REG_RXFLR_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga42c982cab5f019cdc1dd29a8c0021e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf0ec8f41da37051235859dc941f4376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabf0ec8f41da37051235859dc941f4376">I2C_I2C_RX_TL_REG_RX_TL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gabf0ec8f41da37051235859dc941f4376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a7bbadb50e68d9ed80c55a3bda0a9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga19a7bbadb50e68d9ed80c55a3bda0a9d">I2C_I2C_RX_TL_REG_RX_TL_Msk</a>&#160;&#160;&#160;(0x1fUL)</td></tr>
<tr class="separator:ga19a7bbadb50e68d9ed80c55a3bda0a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae49003136b98dd5797042b8a098da5cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae49003136b98dd5797042b8a098da5cd">I2C_I2C_SAR_REG_IC_SAR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gae49003136b98dd5797042b8a098da5cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c70411e5b2ec02468a5ef1f299d892e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3c70411e5b2ec02468a5ef1f299d892e">I2C_I2C_SAR_REG_IC_SAR_Msk</a>&#160;&#160;&#160;(0x3ffUL)</td></tr>
<tr class="separator:ga3c70411e5b2ec02468a5ef1f299d892e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d5d5957ee247f4872acba2091a82d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6d5d5957ee247f4872acba2091a82d4d">I2C_I2C_SDA_HOLD_REG_I2C_SDA_RX_HOLD_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga6d5d5957ee247f4872acba2091a82d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafda67aa6966d4401084455db7cbca6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafda67aa6966d4401084455db7cbca6cd">I2C_I2C_SDA_HOLD_REG_I2C_SDA_RX_HOLD_Msk</a>&#160;&#160;&#160;(0xff0000UL)</td></tr>
<tr class="separator:gafda67aa6966d4401084455db7cbca6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0823d6dfe2b21de20885d515f7c68de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac0823d6dfe2b21de20885d515f7c68de">I2C_I2C_SDA_HOLD_REG_I2C_SDA_TX_HOLD_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac0823d6dfe2b21de20885d515f7c68de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f69323d016014c01f3c4e8bda6bd1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa4f69323d016014c01f3c4e8bda6bd1a">I2C_I2C_SDA_HOLD_REG_I2C_SDA_TX_HOLD_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gaa4f69323d016014c01f3c4e8bda6bd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab96393f0f92c9cf6c750157c2827963e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab96393f0f92c9cf6c750157c2827963e">I2C_I2C_SDA_SETUP_REG_SDA_SETUP_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gab96393f0f92c9cf6c750157c2827963e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac58f1fda0161f534d17185c8f96f1ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac58f1fda0161f534d17185c8f96f1ab1">I2C_I2C_SDA_SETUP_REG_SDA_SETUP_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gac58f1fda0161f534d17185c8f96f1ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3aaa7c64f0421d81b1cfbba64731125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae3aaa7c64f0421d81b1cfbba64731125">I2C_I2C_SS_SCL_HCNT_REG_IC_SS_SCL_HCNT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gae3aaa7c64f0421d81b1cfbba64731125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae80330890b093e9c69e6258775315ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae80330890b093e9c69e6258775315ee9">I2C_I2C_SS_SCL_HCNT_REG_IC_SS_SCL_HCNT_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gae80330890b093e9c69e6258775315ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf3b8ccce3dab7f3175b318173d975d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacf3b8ccce3dab7f3175b318173d975d7">I2C_I2C_SS_SCL_LCNT_REG_IC_SS_SCL_LCNT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gacf3b8ccce3dab7f3175b318173d975d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf29e26e0c25813bce6edc5369b2ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaecf29e26e0c25813bce6edc5369b2ed6">I2C_I2C_SS_SCL_LCNT_REG_IC_SS_SCL_LCNT_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gaecf29e26e0c25813bce6edc5369b2ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76eb8754f2a886aaa5bacc64f0307470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga76eb8754f2a886aaa5bacc64f0307470">I2C_I2C_STATUS_REG_LV_HOLD_RX_FIFO_FULL_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga76eb8754f2a886aaa5bacc64f0307470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28759f5d9fe60a690a6cebba7cb686cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga28759f5d9fe60a690a6cebba7cb686cf">I2C_I2C_STATUS_REG_LV_HOLD_RX_FIFO_FULL_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga28759f5d9fe60a690a6cebba7cb686cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47bdd79d056c54d7dad390e4620599fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga47bdd79d056c54d7dad390e4620599fe">I2C_I2C_STATUS_REG_SLV_HOLD_TX_FIFO_EMPTY_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga47bdd79d056c54d7dad390e4620599fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab71acf00f617cdbf1e71ac04d8bbb647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab71acf00f617cdbf1e71ac04d8bbb647">I2C_I2C_STATUS_REG_SLV_HOLD_TX_FIFO_EMPTY_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gab71acf00f617cdbf1e71ac04d8bbb647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga971dda6f92a4d50501e62fd791d6c71f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga971dda6f92a4d50501e62fd791d6c71f">I2C_I2C_STATUS_REG_MST_HOLD_RX_FIFO_FULL_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga971dda6f92a4d50501e62fd791d6c71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ff4c621eb7993cc40b3e4fbe521ba77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6ff4c621eb7993cc40b3e4fbe521ba77">I2C_I2C_STATUS_REG_MST_HOLD_RX_FIFO_FULL_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga6ff4c621eb7993cc40b3e4fbe521ba77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0136dd5b5ab3aa9b4f5a378d1d20eee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0136dd5b5ab3aa9b4f5a378d1d20eee5">I2C_I2C_STATUS_REG_MST_HOLD_TX_FIFO_EMPTY_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga0136dd5b5ab3aa9b4f5a378d1d20eee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782330d880846a5eeef6941a0ba267d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga782330d880846a5eeef6941a0ba267d7">I2C_I2C_STATUS_REG_MST_HOLD_TX_FIFO_EMPTY_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga782330d880846a5eeef6941a0ba267d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f476eb85b2fae41367a0d1c2cc09031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5f476eb85b2fae41367a0d1c2cc09031">I2C_I2C_STATUS_REG_SLV_ACTIVITY_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga5f476eb85b2fae41367a0d1c2cc09031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga092b8ee95f80c35bcd839716449889c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga092b8ee95f80c35bcd839716449889c9">I2C_I2C_STATUS_REG_SLV_ACTIVITY_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga092b8ee95f80c35bcd839716449889c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a9d3fa04d24405aff557cc77ef25e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2a9d3fa04d24405aff557cc77ef25e67">I2C_I2C_STATUS_REG_MST_ACTIVITY_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga2a9d3fa04d24405aff557cc77ef25e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46bfd77101efa2f3395ac788489e202e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga46bfd77101efa2f3395ac788489e202e">I2C_I2C_STATUS_REG_MST_ACTIVITY_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga46bfd77101efa2f3395ac788489e202e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d171aa3cddb30d508bd98145efa755c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2d171aa3cddb30d508bd98145efa755c">I2C_I2C_STATUS_REG_RFF_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga2d171aa3cddb30d508bd98145efa755c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6ba41077d3feb017a908ef1100092a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacb6ba41077d3feb017a908ef1100092a">I2C_I2C_STATUS_REG_RFF_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:gacb6ba41077d3feb017a908ef1100092a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc7d507158177f1fd3290586653ee7a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafc7d507158177f1fd3290586653ee7a5">I2C_I2C_STATUS_REG_RFNE_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gafc7d507158177f1fd3290586653ee7a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d65c0100101b928cd7a8692bcfb777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga37d65c0100101b928cd7a8692bcfb777">I2C_I2C_STATUS_REG_RFNE_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga37d65c0100101b928cd7a8692bcfb777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2263e5c92b54f5b06e7b415bcb402e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa2263e5c92b54f5b06e7b415bcb402e1">I2C_I2C_STATUS_REG_TFE_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gaa2263e5c92b54f5b06e7b415bcb402e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1c3eb541ffb5313ff8c372558a3099a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac1c3eb541ffb5313ff8c372558a3099a">I2C_I2C_STATUS_REG_TFE_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gac1c3eb541ffb5313ff8c372558a3099a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6d9dad2849efe1e4f30c0a152929f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab6d9dad2849efe1e4f30c0a152929f02">I2C_I2C_STATUS_REG_TFNF_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gab6d9dad2849efe1e4f30c0a152929f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4819757650c02c6bebcb0a324f4ca5e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4819757650c02c6bebcb0a324f4ca5e0">I2C_I2C_STATUS_REG_TFNF_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga4819757650c02c6bebcb0a324f4ca5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94bb8602507952fdd90e23d6cd3c7500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga94bb8602507952fdd90e23d6cd3c7500">I2C_I2C_STATUS_REG_I2C_ACTIVITY_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga94bb8602507952fdd90e23d6cd3c7500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48266fb7ad179121723f03b18300b2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga48266fb7ad179121723f03b18300b2f0">I2C_I2C_STATUS_REG_I2C_ACTIVITY_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga48266fb7ad179121723f03b18300b2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace0efaf986393a2cb62c76fe32a6914f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gace0efaf986393a2cb62c76fe32a6914f">I2C_I2C_TAR_REG_SPECIAL_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:gace0efaf986393a2cb62c76fe32a6914f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a179c730d0d7eaff6de18ef4e14592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad8a179c730d0d7eaff6de18ef4e14592">I2C_I2C_TAR_REG_SPECIAL_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:gad8a179c730d0d7eaff6de18ef4e14592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd0d4dec658908aa90bd815fdf72401c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadd0d4dec658908aa90bd815fdf72401c">I2C_I2C_TAR_REG_GC_OR_START_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gadd0d4dec658908aa90bd815fdf72401c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f957aa0bb4f1ba5b1695b7109aae88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga58f957aa0bb4f1ba5b1695b7109aae88">I2C_I2C_TAR_REG_GC_OR_START_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga58f957aa0bb4f1ba5b1695b7109aae88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc9435f33e85d69aba702a451187a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0fc9435f33e85d69aba702a451187a69">I2C_I2C_TAR_REG_IC_TAR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga0fc9435f33e85d69aba702a451187a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae164917ec8faa704852dbfe778aae9c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae164917ec8faa704852dbfe778aae9c0">I2C_I2C_TAR_REG_IC_TAR_Msk</a>&#160;&#160;&#160;(0x3ffUL)</td></tr>
<tr class="separator:gae164917ec8faa704852dbfe778aae9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e211f1550cc1e47b28f9090f3bd080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac5e211f1550cc1e47b28f9090f3bd080">I2C_I2C_TXFLR_REG_TXFLR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac5e211f1550cc1e47b28f9090f3bd080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga745b6dce6a55c06c66e50b47bb26fecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga745b6dce6a55c06c66e50b47bb26fecd">I2C_I2C_TXFLR_REG_TXFLR_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga745b6dce6a55c06c66e50b47bb26fecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89760000c33d03b54db0dc289c174465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga89760000c33d03b54db0dc289c174465">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_USER_ABRT_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga89760000c33d03b54db0dc289c174465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85ded9168e9e69e8aff621531ef3330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf85ded9168e9e69e8aff621531ef3330">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_USER_ABRT_Msk</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:gaf85ded9168e9e69e8aff621531ef3330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a95de6b4fc46a6dbb835d63145c265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad1a95de6b4fc46a6dbb835d63145c265">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLVRD_INTX_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:gad1a95de6b4fc46a6dbb835d63145c265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618b558757c341bf807801cd4087844d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga618b558757c341bf807801cd4087844d">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLVRD_INTX_Msk</a>&#160;&#160;&#160;(0x8000UL)</td></tr>
<tr class="separator:ga618b558757c341bf807801cd4087844d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901c52daf6463023168c0fc7e85fcbe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga901c52daf6463023168c0fc7e85fcbe8">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLV_ARBLOST_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:ga901c52daf6463023168c0fc7e85fcbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee4f8328641c15c1c87158dcbc0a7b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3ee4f8328641c15c1c87158dcbc0a7b6">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLV_ARBLOST_Msk</a>&#160;&#160;&#160;(0x4000UL)</td></tr>
<tr class="separator:ga3ee4f8328641c15c1c87158dcbc0a7b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f02e3109e0b3c8985e99fac733aa18c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9f02e3109e0b3c8985e99fac733aa18c">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLVFLUSH_TXFIFO_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga9f02e3109e0b3c8985e99fac733aa18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6801ce22e3851db3ec5816334df9598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab6801ce22e3851db3ec5816334df9598">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLVFLUSH_TXFIFO_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:gab6801ce22e3851db3ec5816334df9598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98bdb17543432399f71e65581aba0a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga98bdb17543432399f71e65581aba0a42">I2C_I2C_TX_ABRT_SOURCE_REG_ARB_LOST_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga98bdb17543432399f71e65581aba0a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga855bf3228c237511d822c75015f5190f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga855bf3228c237511d822c75015f5190f">I2C_I2C_TX_ABRT_SOURCE_REG_ARB_LOST_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:ga855bf3228c237511d822c75015f5190f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef89f35cde661ae5e1e94bbadbde4b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6ef89f35cde661ae5e1e94bbadbde4b8">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_MASTER_DIS_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga6ef89f35cde661ae5e1e94bbadbde4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2276dd0d0bdcccf5b5a5fdd7acab426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad2276dd0d0bdcccf5b5a5fdd7acab426">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_MASTER_DIS_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:gad2276dd0d0bdcccf5b5a5fdd7acab426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6da8de86f45238ae4d1c6d71c75675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadf6da8de86f45238ae4d1c6d71c75675">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10B_RD_NORSTRT_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gadf6da8de86f45238ae4d1c6d71c75675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd698e81458743699a8fc98d315d0d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3bd698e81458743699a8fc98d315d0d4">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10B_RD_NORSTRT_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga3bd698e81458743699a8fc98d315d0d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2f3dc817ad68a8003ce22e9bd4c966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8d2f3dc817ad68a8003ce22e9bd4c966">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SBYTE_NORSTRT_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga8d2f3dc817ad68a8003ce22e9bd4c966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8723d773d535bfc598778a55b6fffe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae8723d773d535bfc598778a55b6fffe6">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SBYTE_NORSTRT_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gae8723d773d535bfc598778a55b6fffe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48b2e36617c27f75ab2d753d77af6fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga48b2e36617c27f75ab2d753d77af6fd3">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_HS_NORSTRT_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga48b2e36617c27f75ab2d753d77af6fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea62cd8e5e29ccf9e414d42047d2575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7ea62cd8e5e29ccf9e414d42047d2575">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_HS_NORSTRT_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga7ea62cd8e5e29ccf9e414d42047d2575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2490ff8593f847a259d4e64e5157a86b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2490ff8593f847a259d4e64e5157a86b">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SBYTE_ACKDET_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga2490ff8593f847a259d4e64e5157a86b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08268e18096c29e9e2690337cddf3854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga08268e18096c29e9e2690337cddf3854">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SBYTE_ACKDET_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga08268e18096c29e9e2690337cddf3854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3248ae98e453aaab6f92dfd4d4b01e40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3248ae98e453aaab6f92dfd4d4b01e40">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_HS_ACKDET_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga3248ae98e453aaab6f92dfd4d4b01e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18df79a8c7d2b26ecab238e13be206c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga18df79a8c7d2b26ecab238e13be206c9">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_HS_ACKDET_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga18df79a8c7d2b26ecab238e13be206c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c785da83f542482cc441b480a6ca8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga18c785da83f542482cc441b480a6ca8b">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_GCALL_READ_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga18c785da83f542482cc441b480a6ca8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398961efa4334b09a8ea01c9c42010bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga398961efa4334b09a8ea01c9c42010bb">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_GCALL_READ_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga398961efa4334b09a8ea01c9c42010bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b528b64cd992e110c01209cb1a1d445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3b528b64cd992e110c01209cb1a1d445">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_GCALL_NOACK_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga3b528b64cd992e110c01209cb1a1d445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f99a59aca98993b513782e75d2af662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5f99a59aca98993b513782e75d2af662">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_GCALL_NOACK_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga5f99a59aca98993b513782e75d2af662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e0d29a6e80a2cb0aff987ead431da8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2e0d29a6e80a2cb0aff987ead431da8a">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_TXDATA_NOACK_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga2e0d29a6e80a2cb0aff987ead431da8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c0eae7ff92a9c31a31e58afef7055b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4c0eae7ff92a9c31a31e58afef7055b3">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_TXDATA_NOACK_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga4c0eae7ff92a9c31a31e58afef7055b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59d6ebd50ee81cb4adca5dc2e19505a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga59d6ebd50ee81cb4adca5dc2e19505a1">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10ADDR2_NOACK_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga59d6ebd50ee81cb4adca5dc2e19505a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f6487feea942250e8ab2b0261935fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga11f6487feea942250e8ab2b0261935fd">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10ADDR2_NOACK_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga11f6487feea942250e8ab2b0261935fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5204549c8df56d89747bddecd7ad793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab5204549c8df56d89747bddecd7ad793">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10ADDR1_NOACK_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gab5204549c8df56d89747bddecd7ad793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc87f2d991e51c83657bd43df8d8cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1cc87f2d991e51c83657bd43df8d8cde">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10ADDR1_NOACK_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga1cc87f2d991e51c83657bd43df8d8cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2228eb7c00b6da87d8e2cdf42f2fb8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2228eb7c00b6da87d8e2cdf42f2fb8f4">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_7B_ADDR_NOACK_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga2228eb7c00b6da87d8e2cdf42f2fb8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da3a873e5420395af3e289119a3a3d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9da3a873e5420395af3e289119a3a3d6">I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_7B_ADDR_NOACK_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga9da3a873e5420395af3e289119a3a3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e4119022a21dd617870bf00adc0fe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga44e4119022a21dd617870bf00adc0fe3">I2C_I2C_TX_TL_REG_TX_TL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga44e4119022a21dd617870bf00adc0fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881e6cebe145fd3a6b813fde18803712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga881e6cebe145fd3a6b813fde18803712">I2C_I2C_TX_TL_REG_TX_TL_Msk</a>&#160;&#160;&#160;(0x1fUL)</td></tr>
<tr class="separator:ga881e6cebe145fd3a6b813fde18803712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007886cc2f1708c9f9b27493a74d7f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga007886cc2f1708c9f9b27493a74d7f49">MDCT_MDCT_CTRL_REG_DONE_Pos</a>&#160;&#160;&#160;(31UL)</td></tr>
<tr class="separator:ga007886cc2f1708c9f9b27493a74d7f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae620bab48a00d42e9bdbcb0c8ec92388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae620bab48a00d42e9bdbcb0c8ec92388">MDCT_MDCT_CTRL_REG_DONE_Msk</a>&#160;&#160;&#160;(0x80000000UL)</td></tr>
<tr class="separator:gae620bab48a00d42e9bdbcb0c8ec92388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab785cf2909d0afac9f1ca802254963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4ab785cf2909d0afac9f1ca802254963">MDCT_MDCT_CTRL_REG_USE_CORDIC_Pos</a>&#160;&#160;&#160;(29UL)</td></tr>
<tr class="separator:ga4ab785cf2909d0afac9f1ca802254963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed9ea520fe90abc3859909b2f533083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2ed9ea520fe90abc3859909b2f533083">MDCT_MDCT_CTRL_REG_USE_CORDIC_Msk</a>&#160;&#160;&#160;(0x20000000UL)</td></tr>
<tr class="separator:ga2ed9ea520fe90abc3859909b2f533083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b352fd49de7a84b87c7c90f705db8de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6b352fd49de7a84b87c7c90f705db8de">MDCT_MDCT_CTRL_REG_IRQ_CLR_Pos</a>&#160;&#160;&#160;(28UL)</td></tr>
<tr class="separator:ga6b352fd49de7a84b87c7c90f705db8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce910b29f87e31b88fc179484b01b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6ce910b29f87e31b88fc179484b01b6f">MDCT_MDCT_CTRL_REG_IRQ_CLR_Msk</a>&#160;&#160;&#160;(0x10000000UL)</td></tr>
<tr class="separator:ga6ce910b29f87e31b88fc179484b01b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fa3672248edddb0d726dfe9bb90bee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4fa3672248edddb0d726dfe9bb90bee3">MDCT_MDCT_CTRL_REG_CLK_DIV_Pos</a>&#160;&#160;&#160;(26UL)</td></tr>
<tr class="separator:ga4fa3672248edddb0d726dfe9bb90bee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7345478fc97e2bd3d669ff64d641fb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab7345478fc97e2bd3d669ff64d641fb4">MDCT_MDCT_CTRL_REG_CLK_DIV_Msk</a>&#160;&#160;&#160;(0xc000000UL)</td></tr>
<tr class="separator:gab7345478fc97e2bd3d669ff64d641fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaffde72f3d8fb7b5f065e116a3a859b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaffde72f3d8fb7b5f065e116a3a859b1">MDCT_MDCT_CTRL_REG_XFORM_SIZE_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gaaffde72f3d8fb7b5f065e116a3a859b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga359e76a834ba253e3949090d8da6e6db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga359e76a834ba253e3949090d8da6e6db">MDCT_MDCT_CTRL_REG_XFORM_SIZE_Msk</a>&#160;&#160;&#160;(0x3ff0000UL)</td></tr>
<tr class="separator:ga359e76a834ba253e3949090d8da6e6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98aa02ac6f0232030d6d5d953b4e367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad98aa02ac6f0232030d6d5d953b4e367">MDCT_MDCT_CTRL_REG_Y_STRIDE_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gad98aa02ac6f0232030d6d5d953b4e367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128c4ab626c94297eae9e243e5d7b15f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga128c4ab626c94297eae9e243e5d7b15f">MDCT_MDCT_CTRL_REG_Y_STRIDE_Msk</a>&#160;&#160;&#160;(0xff00UL)</td></tr>
<tr class="separator:ga128c4ab626c94297eae9e243e5d7b15f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b6cc3e97af8166a1a04aa4cf7bed0c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3b6cc3e97af8166a1a04aa4cf7bed0c2">MDCT_MDCT_CTRL_REG_WORD_SIZE_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga3b6cc3e97af8166a1a04aa4cf7bed0c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a9a87ccf8f9f2b345bdbc59f0f1400c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9a9a87ccf8f9f2b345bdbc59f0f1400c">MDCT_MDCT_CTRL_REG_WORD_SIZE_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga9a9a87ccf8f9f2b345bdbc59f0f1400c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90e10c5050d065d39ef227caadf0244e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga90e10c5050d065d39ef227caadf0244e">MDCT_MDCT_CTRL_REG_INVERSE_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga90e10c5050d065d39ef227caadf0244e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bb80feef603755bbc4e78a62874cb20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4bb80feef603755bbc4e78a62874cb20">MDCT_MDCT_CTRL_REG_INVERSE_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga4bb80feef603755bbc4e78a62874cb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga270871024572e456987ce77a391f0cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga270871024572e456987ce77a391f0cb6">MDCT_MDCT_CTRL_REG_N_STAGES_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga270871024572e456987ce77a391f0cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a3c596c630dc96577da72efe9473c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga97a3c596c630dc96577da72efe9473c1">MDCT_MDCT_CTRL_REG_N_STAGES_Msk</a>&#160;&#160;&#160;(0x3cUL)</td></tr>
<tr class="separator:ga97a3c596c630dc96577da72efe9473c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350d405fd82d8a09cceee10f182cf1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga350d405fd82d8a09cceee10f182cf1dc">MDCT_MDCT_CTRL_REG_IRQ_EN_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga350d405fd82d8a09cceee10f182cf1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7ad8a30bee69b68df10d784737dda76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab7ad8a30bee69b68df10d784737dda76">MDCT_MDCT_CTRL_REG_IRQ_EN_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gab7ad8a30bee69b68df10d784737dda76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970667b623eeb6250e0cc64fbbe218dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga970667b623eeb6250e0cc64fbbe218dc">MDCT_MDCT_CTRL_REG_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga970667b623eeb6250e0cc64fbbe218dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e9893d8ddd3ff25a51dda4cec74843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga81e9893d8ddd3ff25a51dda4cec74843">MDCT_MDCT_CTRL_REG_EN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga81e9893d8ddd3ff25a51dda4cec74843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec9588d37aed8ef07ea7a6fab1c44c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2ec9588d37aed8ef07ea7a6fab1c44c0">MDCT_MDCT_PHASE_INC_REG_PHASE_INC_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga2ec9588d37aed8ef07ea7a6fab1c44c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465d1831e1783aeeab59f66fe3331fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga465d1831e1783aeeab59f66fe3331fbb">MDCT_MDCT_PHASE_INC_REG_PHASE_INC_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga465d1831e1783aeeab59f66fe3331fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed628c4debcb55a64de5c7e261617b96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaed628c4debcb55a64de5c7e261617b96">MDCT_MDCT_STAGE0_REG_STRIDE_Pos</a>&#160;&#160;&#160;(22UL)</td></tr>
<tr class="separator:gaed628c4debcb55a64de5c7e261617b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac616d76a8b32435d5a0f1a6ec15e3646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac616d76a8b32435d5a0f1a6ec15e3646">MDCT_MDCT_STAGE0_REG_STRIDE_Msk</a>&#160;&#160;&#160;(0xffc00000UL)</td></tr>
<tr class="separator:gac616d76a8b32435d5a0f1a6ec15e3646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d113b733430c1b3efd4278060185d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga22d113b733430c1b3efd4278060185d8">MDCT_MDCT_STAGE0_REG_M_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga22d113b733430c1b3efd4278060185d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa78b13f29aa42aa2748ef37c177cfc49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa78b13f29aa42aa2748ef37c177cfc49">MDCT_MDCT_STAGE0_REG_M_Msk</a>&#160;&#160;&#160;(0x3ff000UL)</td></tr>
<tr class="separator:gaa78b13f29aa42aa2748ef37c177cfc49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4e95ab061e22c0b7d90ee8a0fdb4c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab4e95ab061e22c0b7d90ee8a0fdb4c31">MDCT_MDCT_STAGE0_REG_RADIX_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gab4e95ab061e22c0b7d90ee8a0fdb4c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb51a1ba51e5e931a9b9c67409c84fef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafb51a1ba51e5e931a9b9c67409c84fef">MDCT_MDCT_STAGE0_REG_RADIX_Msk</a>&#160;&#160;&#160;(0x700UL)</td></tr>
<tr class="separator:gafb51a1ba51e5e931a9b9c67409c84fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa70c2c4f147d55e314faba32d6499908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa70c2c4f147d55e314faba32d6499908">MDCT_MDCT_STAGE0_REG_IN_ADDR_MODE_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gaa70c2c4f147d55e314faba32d6499908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga534283668cb34a00be0b5291e5f5c7f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga534283668cb34a00be0b5291e5f5c7f0">MDCT_MDCT_STAGE0_REG_IN_ADDR_MODE_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga534283668cb34a00be0b5291e5f5c7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa208f3f8138996d8a3a3ebba9ab28f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa208f3f8138996d8a3a3ebba9ab28f47">MDCT_MDCT_STAGE0_REG_OUT_BUFFER_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gaa208f3f8138996d8a3a3ebba9ab28f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde8bd2e7310b0dc677df8d2381f5e7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacde8bd2e7310b0dc677df8d2381f5e7d">MDCT_MDCT_STAGE0_REG_OUT_BUFFER_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gacde8bd2e7310b0dc677df8d2381f5e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37e5671908f16e39e6bbf4126feea1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac37e5671908f16e39e6bbf4126feea1e">MDCT_MDCT_STAGE0_REG_IN_BUFFER_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gac37e5671908f16e39e6bbf4126feea1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga141139980aab5302072a7eb985fb504a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga141139980aab5302072a7eb985fb504a">MDCT_MDCT_STAGE0_REG_IN_BUFFER_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga141139980aab5302072a7eb985fb504a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaead032038d4779e69b134e896caf4e51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaead032038d4779e69b134e896caf4e51">MDCT_MDCT_STAGE0_REG_MODE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaead032038d4779e69b134e896caf4e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b8d8ee264e8bc17161a4e58508f245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac5b8d8ee264e8bc17161a4e58508f245">MDCT_MDCT_STAGE0_REG_MODE_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:gac5b8d8ee264e8bc17161a4e58508f245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef88f6bdebc6392d7fc28aec4aac1d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7ef88f6bdebc6392d7fc28aec4aac1d5">MDCT_MDCT_STAGE1_REG_STRIDE_Pos</a>&#160;&#160;&#160;(22UL)</td></tr>
<tr class="separator:ga7ef88f6bdebc6392d7fc28aec4aac1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d792e9883210f6b0388ebd41e26ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga36d792e9883210f6b0388ebd41e26ebd">MDCT_MDCT_STAGE1_REG_STRIDE_Msk</a>&#160;&#160;&#160;(0xffc00000UL)</td></tr>
<tr class="separator:ga36d792e9883210f6b0388ebd41e26ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec5ddc3c2da89c2c37fc378e11d8ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2ec5ddc3c2da89c2c37fc378e11d8ef1">MDCT_MDCT_STAGE1_REG_M_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga2ec5ddc3c2da89c2c37fc378e11d8ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab4d5cb8670b365169b9d4903845759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5ab4d5cb8670b365169b9d4903845759">MDCT_MDCT_STAGE1_REG_M_Msk</a>&#160;&#160;&#160;(0x3ff000UL)</td></tr>
<tr class="separator:ga5ab4d5cb8670b365169b9d4903845759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6341b97dcc202e8bab7ea82f78e7826b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6341b97dcc202e8bab7ea82f78e7826b">MDCT_MDCT_STAGE1_REG_RADIX_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga6341b97dcc202e8bab7ea82f78e7826b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac119dcf14d6286fb11812d3251cb3540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac119dcf14d6286fb11812d3251cb3540">MDCT_MDCT_STAGE1_REG_RADIX_Msk</a>&#160;&#160;&#160;(0x700UL)</td></tr>
<tr class="separator:gac119dcf14d6286fb11812d3251cb3540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a88b23866557d87af255e7c457f612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga60a88b23866557d87af255e7c457f612">MDCT_MDCT_STAGE1_REG_IN_ADDR_MODE_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga60a88b23866557d87af255e7c457f612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea43558fc8a984e89026a7a178131b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4ea43558fc8a984e89026a7a178131b4">MDCT_MDCT_STAGE1_REG_IN_ADDR_MODE_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga4ea43558fc8a984e89026a7a178131b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f8911bf25e4344737ec8bbd65cc281d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5f8911bf25e4344737ec8bbd65cc281d">MDCT_MDCT_STAGE1_REG_OUT_BUFFER_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga5f8911bf25e4344737ec8bbd65cc281d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f7c7568a9b9c987db806316e1008e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga52f7c7568a9b9c987db806316e1008e1">MDCT_MDCT_STAGE1_REG_OUT_BUFFER_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga52f7c7568a9b9c987db806316e1008e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b2ace6501410df62098f142d7cf45ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8b2ace6501410df62098f142d7cf45ad">MDCT_MDCT_STAGE1_REG_IN_BUFFER_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga8b2ace6501410df62098f142d7cf45ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983b6959d2d13a666d8ef6d9acda6467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga983b6959d2d13a666d8ef6d9acda6467">MDCT_MDCT_STAGE1_REG_IN_BUFFER_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga983b6959d2d13a666d8ef6d9acda6467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5694264004cadd29c9041d2fc824caa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5694264004cadd29c9041d2fc824caa2">MDCT_MDCT_STAGE1_REG_MODE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5694264004cadd29c9041d2fc824caa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf590f1fcc6bc919296ec38a0bf12691f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf590f1fcc6bc919296ec38a0bf12691f">MDCT_MDCT_STAGE1_REG_MODE_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:gaf590f1fcc6bc919296ec38a0bf12691f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff932f5a3f59509e32b01f804c70a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3ff932f5a3f59509e32b01f804c70a62">MDCT_MDCT_STAGE2_REG_STRIDE_Pos</a>&#160;&#160;&#160;(22UL)</td></tr>
<tr class="separator:ga3ff932f5a3f59509e32b01f804c70a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c7f3ed63a11e7b4c91bec88f324c92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga58c7f3ed63a11e7b4c91bec88f324c92">MDCT_MDCT_STAGE2_REG_STRIDE_Msk</a>&#160;&#160;&#160;(0xffc00000UL)</td></tr>
<tr class="separator:ga58c7f3ed63a11e7b4c91bec88f324c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4df19f635ee5c50c0d6bca5694f37d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae4df19f635ee5c50c0d6bca5694f37d5">MDCT_MDCT_STAGE2_REG_M_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:gae4df19f635ee5c50c0d6bca5694f37d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38eb05ec00f559f25d895e5eeaac4bbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga38eb05ec00f559f25d895e5eeaac4bbf">MDCT_MDCT_STAGE2_REG_M_Msk</a>&#160;&#160;&#160;(0x3ff000UL)</td></tr>
<tr class="separator:ga38eb05ec00f559f25d895e5eeaac4bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae978596e2a641bd36e0e5a19f46b94ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae978596e2a641bd36e0e5a19f46b94ac">MDCT_MDCT_STAGE2_REG_RADIX_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gae978596e2a641bd36e0e5a19f46b94ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e2a3ff604c66494af7d94e228637f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae5e2a3ff604c66494af7d94e228637f5">MDCT_MDCT_STAGE2_REG_RADIX_Msk</a>&#160;&#160;&#160;(0x700UL)</td></tr>
<tr class="separator:gae5e2a3ff604c66494af7d94e228637f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ff68aa18c65058165700c3d0e39a3ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8ff68aa18c65058165700c3d0e39a3ab">MDCT_MDCT_STAGE2_REG_IN_ADDR_MODE_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga8ff68aa18c65058165700c3d0e39a3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99bbd980c2212f18c87cc36b09553a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae99bbd980c2212f18c87cc36b09553a7">MDCT_MDCT_STAGE2_REG_IN_ADDR_MODE_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:gae99bbd980c2212f18c87cc36b09553a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab82394517956c1bda79345c3016487bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab82394517956c1bda79345c3016487bf">MDCT_MDCT_STAGE2_REG_OUT_BUFFER_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gab82394517956c1bda79345c3016487bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7fe60bc5da4458477c5902987a8741a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae7fe60bc5da4458477c5902987a8741a">MDCT_MDCT_STAGE2_REG_OUT_BUFFER_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gae7fe60bc5da4458477c5902987a8741a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90c3a11934ff821d633a0ce02e87bf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga90c3a11934ff821d633a0ce02e87bf8d">MDCT_MDCT_STAGE2_REG_IN_BUFFER_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga90c3a11934ff821d633a0ce02e87bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ddfbd24885217d936c3fc148b6446a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2ddfbd24885217d936c3fc148b6446a3">MDCT_MDCT_STAGE2_REG_IN_BUFFER_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga2ddfbd24885217d936c3fc148b6446a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77a28bf94ca29547ddce7c16c09cfdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa77a28bf94ca29547ddce7c16c09cfdb">MDCT_MDCT_STAGE2_REG_MODE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaa77a28bf94ca29547ddce7c16c09cfdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c54ce625a01e57808b9ae594891a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga19c54ce625a01e57808b9ae594891a3b">MDCT_MDCT_STAGE2_REG_MODE_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:ga19c54ce625a01e57808b9ae594891a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe05e804223e12912d99ba2d9c5a786b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabe05e804223e12912d99ba2d9c5a786b">MDCT_MDCT_STAGE3_REG_STRIDE_Pos</a>&#160;&#160;&#160;(22UL)</td></tr>
<tr class="separator:gabe05e804223e12912d99ba2d9c5a786b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab71de004e942b3e0eb1313d11901f50a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab71de004e942b3e0eb1313d11901f50a">MDCT_MDCT_STAGE3_REG_STRIDE_Msk</a>&#160;&#160;&#160;(0xffc00000UL)</td></tr>
<tr class="separator:gab71de004e942b3e0eb1313d11901f50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47bfbe2a4ff348133d9fa6689bb3d3c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga47bfbe2a4ff348133d9fa6689bb3d3c4">MDCT_MDCT_STAGE3_REG_M_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga47bfbe2a4ff348133d9fa6689bb3d3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5213f46dff463977c50fae4058030787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5213f46dff463977c50fae4058030787">MDCT_MDCT_STAGE3_REG_M_Msk</a>&#160;&#160;&#160;(0x3ff000UL)</td></tr>
<tr class="separator:ga5213f46dff463977c50fae4058030787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a5145723174df0317b928d11d5c7c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf2a5145723174df0317b928d11d5c7c3">MDCT_MDCT_STAGE3_REG_RADIX_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gaf2a5145723174df0317b928d11d5c7c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a60e4cd8b11cec72073fc39d5a0d03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga60a60e4cd8b11cec72073fc39d5a0d03">MDCT_MDCT_STAGE3_REG_RADIX_Msk</a>&#160;&#160;&#160;(0x700UL)</td></tr>
<tr class="separator:ga60a60e4cd8b11cec72073fc39d5a0d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b2d250e1804bc6609b3ed5da34e78e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0b2d250e1804bc6609b3ed5da34e78e0">MDCT_MDCT_STAGE3_REG_IN_ADDR_MODE_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga0b2d250e1804bc6609b3ed5da34e78e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b328a1acd5bc06e5426f95903b1cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga60b328a1acd5bc06e5426f95903b1cb3">MDCT_MDCT_STAGE3_REG_IN_ADDR_MODE_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga60b328a1acd5bc06e5426f95903b1cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90e7647a08ede96d6b47496e17b0e4aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga90e7647a08ede96d6b47496e17b0e4aa">MDCT_MDCT_STAGE3_REG_OUT_BUFFER_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga90e7647a08ede96d6b47496e17b0e4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07891a7012acb19e071102a2f56b533a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga07891a7012acb19e071102a2f56b533a">MDCT_MDCT_STAGE3_REG_OUT_BUFFER_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga07891a7012acb19e071102a2f56b533a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba74fdf9f91ac86cf9f5949a608f48ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaba74fdf9f91ac86cf9f5949a608f48ca">MDCT_MDCT_STAGE3_REG_IN_BUFFER_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gaba74fdf9f91ac86cf9f5949a608f48ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7934d8000f12383a4f02f4caa6429185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7934d8000f12383a4f02f4caa6429185">MDCT_MDCT_STAGE3_REG_IN_BUFFER_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga7934d8000f12383a4f02f4caa6429185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad8dec22012be846a30592a8b2e2f1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaad8dec22012be846a30592a8b2e2f1cd">MDCT_MDCT_STAGE3_REG_MODE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaad8dec22012be846a30592a8b2e2f1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d2c5d6a5c740b36212c508d2bda51e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac4d2c5d6a5c740b36212c508d2bda51e">MDCT_MDCT_STAGE3_REG_MODE_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:gac4d2c5d6a5c740b36212c508d2bda51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e2623a0ab9b8fabb1486fa801d9060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga89e2623a0ab9b8fabb1486fa801d9060">MDCT_MDCT_STAGE4_REG_STRIDE_Pos</a>&#160;&#160;&#160;(22UL)</td></tr>
<tr class="separator:ga89e2623a0ab9b8fabb1486fa801d9060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48601b3b3134c7ee24728a0f00240191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga48601b3b3134c7ee24728a0f00240191">MDCT_MDCT_STAGE4_REG_STRIDE_Msk</a>&#160;&#160;&#160;(0xffc00000UL)</td></tr>
<tr class="separator:ga48601b3b3134c7ee24728a0f00240191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f0dfd22a25c4e867280bd561d49abe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5f0dfd22a25c4e867280bd561d49abe2">MDCT_MDCT_STAGE4_REG_M_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga5f0dfd22a25c4e867280bd561d49abe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17bbf2147bed7650e3961a4b42c8d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad17bbf2147bed7650e3961a4b42c8d2d">MDCT_MDCT_STAGE4_REG_M_Msk</a>&#160;&#160;&#160;(0x3ff000UL)</td></tr>
<tr class="separator:gad17bbf2147bed7650e3961a4b42c8d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac25655e28d623ca76041c71f0becdd80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac25655e28d623ca76041c71f0becdd80">MDCT_MDCT_STAGE4_REG_RADIX_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gac25655e28d623ca76041c71f0becdd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4ac4f9106f08fe2555dce10d37ee55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae4ac4f9106f08fe2555dce10d37ee55c">MDCT_MDCT_STAGE4_REG_RADIX_Msk</a>&#160;&#160;&#160;(0x700UL)</td></tr>
<tr class="separator:gae4ac4f9106f08fe2555dce10d37ee55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf415f53e0fb17700d2804b9117a7bef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf415f53e0fb17700d2804b9117a7bef2">MDCT_MDCT_STAGE4_REG_IN_ADDR_MODE_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gaf415f53e0fb17700d2804b9117a7bef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d8b0735e8984410960248eb41815950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4d8b0735e8984410960248eb41815950">MDCT_MDCT_STAGE4_REG_IN_ADDR_MODE_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga4d8b0735e8984410960248eb41815950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7a2a8bf20044739bedcdf6b5b9f6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3b7a2a8bf20044739bedcdf6b5b9f6f5">MDCT_MDCT_STAGE4_REG_OUT_BUFFER_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga3b7a2a8bf20044739bedcdf6b5b9f6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7b7923aae6a9dc6d632819ee0e4d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gade7b7923aae6a9dc6d632819ee0e4d8e">MDCT_MDCT_STAGE4_REG_OUT_BUFFER_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gade7b7923aae6a9dc6d632819ee0e4d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0187f77fa9f3fa9af9f209afaa661b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0187f77fa9f3fa9af9f209afaa661b1e">MDCT_MDCT_STAGE4_REG_IN_BUFFER_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga0187f77fa9f3fa9af9f209afaa661b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf8c26126b6b5e630e46bc8d8d0b109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4cf8c26126b6b5e630e46bc8d8d0b109">MDCT_MDCT_STAGE4_REG_IN_BUFFER_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga4cf8c26126b6b5e630e46bc8d8d0b109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe17946005b25b2849593a8080814c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafe17946005b25b2849593a8080814c0c">MDCT_MDCT_STAGE4_REG_MODE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gafe17946005b25b2849593a8080814c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ec0e63bea979a5d01e9cec4e6e466d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga98ec0e63bea979a5d01e9cec4e6e466d">MDCT_MDCT_STAGE4_REG_MODE_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:ga98ec0e63bea979a5d01e9cec4e6e466d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9920eeaae1f6ee3956aa3e23464e7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3d9920eeaae1f6ee3956aa3e23464e7d">MDCT_MDCT_STAGE5_REG_STRIDE_Pos</a>&#160;&#160;&#160;(22UL)</td></tr>
<tr class="separator:ga3d9920eeaae1f6ee3956aa3e23464e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21f32e7643a82a6527e6b2eb4cb20b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga21f32e7643a82a6527e6b2eb4cb20b2c">MDCT_MDCT_STAGE5_REG_STRIDE_Msk</a>&#160;&#160;&#160;(0xffc00000UL)</td></tr>
<tr class="separator:ga21f32e7643a82a6527e6b2eb4cb20b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5608720756ef9917ef4e1f135dca89d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad5608720756ef9917ef4e1f135dca89d">MDCT_MDCT_STAGE5_REG_M_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:gad5608720756ef9917ef4e1f135dca89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f587950009c5b0c1f315ad947e897fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0f587950009c5b0c1f315ad947e897fe">MDCT_MDCT_STAGE5_REG_M_Msk</a>&#160;&#160;&#160;(0x3ff000UL)</td></tr>
<tr class="separator:ga0f587950009c5b0c1f315ad947e897fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga850678f12205f080db86a9fa1c030fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga850678f12205f080db86a9fa1c030fbb">MDCT_MDCT_STAGE5_REG_RADIX_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga850678f12205f080db86a9fa1c030fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03dfed24c4f5757ebcf7a2e506606f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga03dfed24c4f5757ebcf7a2e506606f78">MDCT_MDCT_STAGE5_REG_RADIX_Msk</a>&#160;&#160;&#160;(0x700UL)</td></tr>
<tr class="separator:ga03dfed24c4f5757ebcf7a2e506606f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac372986e08d70082119d9b4cb11341b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac372986e08d70082119d9b4cb11341b1">MDCT_MDCT_STAGE5_REG_IN_ADDR_MODE_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gac372986e08d70082119d9b4cb11341b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1262b811f0354ab4865c790841c5459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad1262b811f0354ab4865c790841c5459">MDCT_MDCT_STAGE5_REG_IN_ADDR_MODE_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:gad1262b811f0354ab4865c790841c5459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07b73b4c401c0e5482388a7d054b708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad07b73b4c401c0e5482388a7d054b708">MDCT_MDCT_STAGE5_REG_OUT_BUFFER_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gad07b73b4c401c0e5482388a7d054b708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f6de92ca9cac65cb7412d799458fe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga56f6de92ca9cac65cb7412d799458fe4">MDCT_MDCT_STAGE5_REG_OUT_BUFFER_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga56f6de92ca9cac65cb7412d799458fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83114605218fffbf7871ef9ae37d8361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga83114605218fffbf7871ef9ae37d8361">MDCT_MDCT_STAGE5_REG_IN_BUFFER_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga83114605218fffbf7871ef9ae37d8361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8759c165dbc54270563cc24ceac32319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8759c165dbc54270563cc24ceac32319">MDCT_MDCT_STAGE5_REG_IN_BUFFER_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga8759c165dbc54270563cc24ceac32319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ed6f89cadd22561f3717e061180579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa9ed6f89cadd22561f3717e061180579">MDCT_MDCT_STAGE5_REG_MODE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaa9ed6f89cadd22561f3717e061180579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d6f2a53415fe90351fea2380711075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa9d6f2a53415fe90351fea2380711075">MDCT_MDCT_STAGE5_REG_MODE_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:gaa9d6f2a53415fe90351fea2380711075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad49fe8a07392308c3df00852e74da0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad49fe8a07392308c3df00852e74da0a7">MDCT_MDCT_STAGE6_REG_STRIDE_Pos</a>&#160;&#160;&#160;(22UL)</td></tr>
<tr class="separator:gad49fe8a07392308c3df00852e74da0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287a58d99dd7f1993b78571cae1d20ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga287a58d99dd7f1993b78571cae1d20ad">MDCT_MDCT_STAGE6_REG_STRIDE_Msk</a>&#160;&#160;&#160;(0xffc00000UL)</td></tr>
<tr class="separator:ga287a58d99dd7f1993b78571cae1d20ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c0a217d93c7784fcf59b402ba17183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga23c0a217d93c7784fcf59b402ba17183">MDCT_MDCT_STAGE6_REG_M_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga23c0a217d93c7784fcf59b402ba17183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c89cecff8bf95cb371d254ee939f009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5c89cecff8bf95cb371d254ee939f009">MDCT_MDCT_STAGE6_REG_M_Msk</a>&#160;&#160;&#160;(0x3ff000UL)</td></tr>
<tr class="separator:ga5c89cecff8bf95cb371d254ee939f009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08bb46fd3ec4479f13190b07e88fd1f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga08bb46fd3ec4479f13190b07e88fd1f8">MDCT_MDCT_STAGE6_REG_RADIX_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga08bb46fd3ec4479f13190b07e88fd1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc65c7898bfa7c21d5f05f94a59e83a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacc65c7898bfa7c21d5f05f94a59e83a9">MDCT_MDCT_STAGE6_REG_RADIX_Msk</a>&#160;&#160;&#160;(0x700UL)</td></tr>
<tr class="separator:gacc65c7898bfa7c21d5f05f94a59e83a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03f0730ba6ed8d01c5bd62521eb1d191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga03f0730ba6ed8d01c5bd62521eb1d191">MDCT_MDCT_STAGE6_REG_IN_ADDR_MODE_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga03f0730ba6ed8d01c5bd62521eb1d191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ddcb15a6b23ab5ef39771b95889e875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3ddcb15a6b23ab5ef39771b95889e875">MDCT_MDCT_STAGE6_REG_IN_ADDR_MODE_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga3ddcb15a6b23ab5ef39771b95889e875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a9c7a63754c366f9227797387896a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1a9c7a63754c366f9227797387896a95">MDCT_MDCT_STAGE6_REG_OUT_BUFFER_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga1a9c7a63754c366f9227797387896a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabd2b7dff1811c872bdc4384f8b55e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaabd2b7dff1811c872bdc4384f8b55e2e">MDCT_MDCT_STAGE6_REG_OUT_BUFFER_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gaabd2b7dff1811c872bdc4384f8b55e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0059513eac2fff00df0f2d4d09ad1c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0059513eac2fff00df0f2d4d09ad1c93">MDCT_MDCT_STAGE6_REG_IN_BUFFER_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga0059513eac2fff00df0f2d4d09ad1c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f25a1363782f8cd5cd3df11fa98ea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga16f25a1363782f8cd5cd3df11fa98ea8">MDCT_MDCT_STAGE6_REG_IN_BUFFER_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga16f25a1363782f8cd5cd3df11fa98ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96c544f05dd00b04e95ae8f9cd0cca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad96c544f05dd00b04e95ae8f9cd0cca8">MDCT_MDCT_STAGE6_REG_MODE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad96c544f05dd00b04e95ae8f9cd0cca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba765f075ba6f555c7470a94673430d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaba765f075ba6f555c7470a94673430d8">MDCT_MDCT_STAGE6_REG_MODE_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:gaba765f075ba6f555c7470a94673430d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab3ec7d08c815e1513d743b58006993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4ab3ec7d08c815e1513d743b58006993">MDCT_MDCT_STAGE7_REG_STRIDE_Pos</a>&#160;&#160;&#160;(22UL)</td></tr>
<tr class="separator:ga4ab3ec7d08c815e1513d743b58006993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bdd5a0c4dcd8d9eb0b5b5beba1eb084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3bdd5a0c4dcd8d9eb0b5b5beba1eb084">MDCT_MDCT_STAGE7_REG_STRIDE_Msk</a>&#160;&#160;&#160;(0xffc00000UL)</td></tr>
<tr class="separator:ga3bdd5a0c4dcd8d9eb0b5b5beba1eb084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d457489de16b1611488ad85d05b872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga55d457489de16b1611488ad85d05b872">MDCT_MDCT_STAGE7_REG_M_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga55d457489de16b1611488ad85d05b872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac687d02605dff4813f39f7ccb94c54f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac687d02605dff4813f39f7ccb94c54f7">MDCT_MDCT_STAGE7_REG_M_Msk</a>&#160;&#160;&#160;(0x3ff000UL)</td></tr>
<tr class="separator:gac687d02605dff4813f39f7ccb94c54f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3571e6b74c6ddccca41cb95bf13baf4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3571e6b74c6ddccca41cb95bf13baf4a">MDCT_MDCT_STAGE7_REG_RADIX_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga3571e6b74c6ddccca41cb95bf13baf4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659b0f3467f63c13af0208418e3a034b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga659b0f3467f63c13af0208418e3a034b">MDCT_MDCT_STAGE7_REG_RADIX_Msk</a>&#160;&#160;&#160;(0x700UL)</td></tr>
<tr class="separator:ga659b0f3467f63c13af0208418e3a034b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad85d84f3470bd1187748f91dfdf4fc30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad85d84f3470bd1187748f91dfdf4fc30">MDCT_MDCT_STAGE7_REG_IN_ADDR_MODE_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gad85d84f3470bd1187748f91dfdf4fc30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d508f88c23439535fc4a692a17a49f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga32d508f88c23439535fc4a692a17a49f">MDCT_MDCT_STAGE7_REG_IN_ADDR_MODE_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga32d508f88c23439535fc4a692a17a49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7229cf17326686bb6d850c3b596aec5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7229cf17326686bb6d850c3b596aec5f">MDCT_MDCT_STAGE7_REG_OUT_BUFFER_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga7229cf17326686bb6d850c3b596aec5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7162730b6a363e87a010c22fe2444a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7162730b6a363e87a010c22fe2444a51">MDCT_MDCT_STAGE7_REG_OUT_BUFFER_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga7162730b6a363e87a010c22fe2444a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfd0bf30a368731248a97101a80e62f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaccfd0bf30a368731248a97101a80e62f">MDCT_MDCT_STAGE7_REG_IN_BUFFER_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gaccfd0bf30a368731248a97101a80e62f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3856b64b67df9624e08bf2b745327e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3856b64b67df9624e08bf2b745327e39">MDCT_MDCT_STAGE7_REG_IN_BUFFER_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga3856b64b67df9624e08bf2b745327e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2b799ad657d176805c464dcf403558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8e2b799ad657d176805c464dcf403558">MDCT_MDCT_STAGE7_REG_MODE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga8e2b799ad657d176805c464dcf403558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace7d37b4b80503ea0638db1e05ed6018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gace7d37b4b80503ea0638db1e05ed6018">MDCT_MDCT_STAGE7_REG_MODE_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:gace7d37b4b80503ea0638db1e05ed6018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb1a555394b8e6b492be2b417254f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacbb1a555394b8e6b492be2b417254f3d">MDCT_MDCT_XBASE_ADDR_REG_XBASE_ADDR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gacbb1a555394b8e6b492be2b417254f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed1a9c024df975e8dae6e740d5a5dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7ed1a9c024df975e8dae6e740d5a5dc6">MDCT_MDCT_XBASE_ADDR_REG_XBASE_ADDR_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga7ed1a9c024df975e8dae6e740d5a5dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf97d7f369d5c89afae06abc99897d5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf97d7f369d5c89afae06abc99897d5e6">MDCT_MDCT_YBASE_ADDR_REG_YBASE_ADDR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaf97d7f369d5c89afae06abc99897d5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78553419547f27b9688f2f43dde63a9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga78553419547f27b9688f2f43dde63a9d">MDCT_MDCT_YBASE_ADDR_REG_YBASE_ADDR_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga78553419547f27b9688f2f43dde63a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga596f6b18a162b8f77bb3233a353d15e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga596f6b18a162b8f77bb3233a353d15e1">MDCT_MDCT_ZBASE_ADDR_REG_ZBASE_ADDR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga596f6b18a162b8f77bb3233a353d15e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac45fc0ae173c489981daba2ba0a795d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac45fc0ae173c489981daba2ba0a795d3">MDCT_MDCT_ZBASE_ADDR_REG_ZBASE_ADDR_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:gac45fc0ae173c489981daba2ba0a795d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08489bc09ba7a8ee90ac0abe3af7976a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga08489bc09ba7a8ee90ac0abe3af7976a">MEMCTRL_BUSY_RESET_REG_BUSY_SPARE_Pos</a>&#160;&#160;&#160;(30UL)</td></tr>
<tr class="separator:ga08489bc09ba7a8ee90ac0abe3af7976a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98482c83b008d3e46e4986ffdcfd50d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga98482c83b008d3e46e4986ffdcfd50d8">MEMCTRL_BUSY_RESET_REG_BUSY_SPARE_Msk</a>&#160;&#160;&#160;(0xc0000000UL)</td></tr>
<tr class="separator:ga98482c83b008d3e46e4986ffdcfd50d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831cf7104ec24d04a89e33866bb08d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga831cf7104ec24d04a89e33866bb08d05">MEMCTRL_BUSY_RESET_REG_BUSY_SPARE1_Pos</a>&#160;&#160;&#160;(28UL)</td></tr>
<tr class="separator:ga831cf7104ec24d04a89e33866bb08d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d1f1fd5f4a4584be9125615a496c86d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9d1f1fd5f4a4584be9125615a496c86d">MEMCTRL_BUSY_RESET_REG_BUSY_SPARE1_Msk</a>&#160;&#160;&#160;(0x30000000UL)</td></tr>
<tr class="separator:ga9d1f1fd5f4a4584be9125615a496c86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0e6fc4049f77b43ec68ff4d5c064604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab0e6fc4049f77b43ec68ff4d5c064604">MEMCTRL_BUSY_RESET_REG_BUSY_TIMER4_Pos</a>&#160;&#160;&#160;(26UL)</td></tr>
<tr class="separator:gab0e6fc4049f77b43ec68ff4d5c064604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88c8b1c1cfba8099fa86e0879335006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa88c8b1c1cfba8099fa86e0879335006">MEMCTRL_BUSY_RESET_REG_BUSY_TIMER4_Msk</a>&#160;&#160;&#160;(0xc000000UL)</td></tr>
<tr class="separator:gaa88c8b1c1cfba8099fa86e0879335006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85638962a80b60d791e519e2eaa57149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga85638962a80b60d791e519e2eaa57149">MEMCTRL_BUSY_RESET_REG_BUSY_TIMER3_Pos</a>&#160;&#160;&#160;(24UL)</td></tr>
<tr class="separator:ga85638962a80b60d791e519e2eaa57149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5219560b55d47c955b3566c156f65a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5219560b55d47c955b3566c156f65a84">MEMCTRL_BUSY_RESET_REG_BUSY_TIMER3_Msk</a>&#160;&#160;&#160;(0x3000000UL)</td></tr>
<tr class="separator:ga5219560b55d47c955b3566c156f65a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62821eb97229eef664a1d35d0669856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa62821eb97229eef664a1d35d0669856">MEMCTRL_BUSY_RESET_REG_BUSY_TIMER2_Pos</a>&#160;&#160;&#160;(22UL)</td></tr>
<tr class="separator:gaa62821eb97229eef664a1d35d0669856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d576f17255031dd534a05d10122e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab5d576f17255031dd534a05d10122e2f">MEMCTRL_BUSY_RESET_REG_BUSY_TIMER2_Msk</a>&#160;&#160;&#160;(0xc00000UL)</td></tr>
<tr class="separator:gab5d576f17255031dd534a05d10122e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf88eb91f1e42efba0a55a500ba7a4eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf88eb91f1e42efba0a55a500ba7a4eeb">MEMCTRL_BUSY_RESET_REG_BUSY_TIMER_Pos</a>&#160;&#160;&#160;(20UL)</td></tr>
<tr class="separator:gaf88eb91f1e42efba0a55a500ba7a4eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2679a806eb15a1774ad8137268f1c699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2679a806eb15a1774ad8137268f1c699">MEMCTRL_BUSY_RESET_REG_BUSY_TIMER_Msk</a>&#160;&#160;&#160;(0x300000UL)</td></tr>
<tr class="separator:ga2679a806eb15a1774ad8137268f1c699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga735a97e3845bd8c487e360384935d7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga735a97e3845bd8c487e360384935d7ea">MEMCTRL_BUSY_RESET_REG_BUSY_PDM_Pos</a>&#160;&#160;&#160;(18UL)</td></tr>
<tr class="separator:ga735a97e3845bd8c487e360384935d7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9122b9fd3b3d511675e03024aa053dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9122b9fd3b3d511675e03024aa053dad">MEMCTRL_BUSY_RESET_REG_BUSY_PDM_Msk</a>&#160;&#160;&#160;(0xc0000UL)</td></tr>
<tr class="separator:ga9122b9fd3b3d511675e03024aa053dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga615da6830ae4d1a132211b973dc4f5a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga615da6830ae4d1a132211b973dc4f5a9">MEMCTRL_BUSY_RESET_REG_BUSY_PCM_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga615da6830ae4d1a132211b973dc4f5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebbf4f49f5077bb142a168d6739a0984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaebbf4f49f5077bb142a168d6739a0984">MEMCTRL_BUSY_RESET_REG_BUSY_PCM_Msk</a>&#160;&#160;&#160;(0x30000UL)</td></tr>
<tr class="separator:gaebbf4f49f5077bb142a168d6739a0984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa43e5c263b0648842d48b6a01762578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafa43e5c263b0648842d48b6a01762578">MEMCTRL_BUSY_RESET_REG_BUSY_SRC2_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:gafa43e5c263b0648842d48b6a01762578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga763ae70608698c538ed1a487f799b127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga763ae70608698c538ed1a487f799b127">MEMCTRL_BUSY_RESET_REG_BUSY_SRC2_Msk</a>&#160;&#160;&#160;(0xc000UL)</td></tr>
<tr class="separator:ga763ae70608698c538ed1a487f799b127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1159f5505c173bb890aca4d3b7ec7d92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1159f5505c173bb890aca4d3b7ec7d92">MEMCTRL_BUSY_RESET_REG_BUSY_SRC_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga1159f5505c173bb890aca4d3b7ec7d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1d9a15a0738d7c68ce4edf75ae66f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf1d9a15a0738d7c68ce4edf75ae66f2d">MEMCTRL_BUSY_RESET_REG_BUSY_SRC_Msk</a>&#160;&#160;&#160;(0x3000UL)</td></tr>
<tr class="separator:gaf1d9a15a0738d7c68ce4edf75ae66f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502160468c1036e0494cb3b9753de04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga502160468c1036e0494cb3b9753de04f">MEMCTRL_BUSY_RESET_REG_BUSY_SDADC_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga502160468c1036e0494cb3b9753de04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528543760363ca030aac3e533eb76946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga528543760363ca030aac3e533eb76946">MEMCTRL_BUSY_RESET_REG_BUSY_SDADC_Msk</a>&#160;&#160;&#160;(0xc00UL)</td></tr>
<tr class="separator:ga528543760363ca030aac3e533eb76946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a5ba7a235a4421c2f59d95644fdfdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf5a5ba7a235a4421c2f59d95644fdfdc">MEMCTRL_BUSY_RESET_REG_BUSY_GPADC_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gaf5a5ba7a235a4421c2f59d95644fdfdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa659be51d5b7c6ec015226dd8c80c047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa659be51d5b7c6ec015226dd8c80c047">MEMCTRL_BUSY_RESET_REG_BUSY_GPADC_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:gaa659be51d5b7c6ec015226dd8c80c047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081db94f381e132f1d48b99046799330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga081db94f381e132f1d48b99046799330">MEMCTRL_BUSY_RESET_REG_BUSY_I2C_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga081db94f381e132f1d48b99046799330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad888e80e7e0ed4f3929d2943d5022151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad888e80e7e0ed4f3929d2943d5022151">MEMCTRL_BUSY_RESET_REG_BUSY_I2C_Msk</a>&#160;&#160;&#160;(0xc0UL)</td></tr>
<tr class="separator:gad888e80e7e0ed4f3929d2943d5022151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315baae73c2ee7313d0bb62c22be8e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga315baae73c2ee7313d0bb62c22be8e9d">MEMCTRL_BUSY_RESET_REG_BUSY_SPI_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga315baae73c2ee7313d0bb62c22be8e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1e656e854b7c344f1bcd791ca243a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8b1e656e854b7c344f1bcd791ca243a1">MEMCTRL_BUSY_RESET_REG_BUSY_SPI_Msk</a>&#160;&#160;&#160;(0x30UL)</td></tr>
<tr class="separator:ga8b1e656e854b7c344f1bcd791ca243a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga453860b66e001f85faa39ecdb0b9536b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga453860b66e001f85faa39ecdb0b9536b">MEMCTRL_BUSY_RESET_REG_BUSY_UART2_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga453860b66e001f85faa39ecdb0b9536b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47445fd5bcd8714b03d1edfab669c5b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga47445fd5bcd8714b03d1edfab669c5b0">MEMCTRL_BUSY_RESET_REG_BUSY_UART2_Msk</a>&#160;&#160;&#160;(0xcUL)</td></tr>
<tr class="separator:ga47445fd5bcd8714b03d1edfab669c5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a9f57233a3073557e2eca186d1c6932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6a9f57233a3073557e2eca186d1c6932">MEMCTRL_BUSY_RESET_REG_BUSY_UART_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga6a9f57233a3073557e2eca186d1c6932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d220ced40eaeae012fa52519498392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga79d220ced40eaeae012fa52519498392">MEMCTRL_BUSY_RESET_REG_BUSY_UART_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga79d220ced40eaeae012fa52519498392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7154305bea290870fadf2a99343d9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3f7154305bea290870fadf2a99343d9f">MEMCTRL_BUSY_SET_REG_BUSY_SPARE_Pos</a>&#160;&#160;&#160;(30UL)</td></tr>
<tr class="separator:ga3f7154305bea290870fadf2a99343d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga517014aae39300550790d0ea89f661bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga517014aae39300550790d0ea89f661bd">MEMCTRL_BUSY_SET_REG_BUSY_SPARE_Msk</a>&#160;&#160;&#160;(0xc0000000UL)</td></tr>
<tr class="separator:ga517014aae39300550790d0ea89f661bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac252357776af23e19673eebb23a52dc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac252357776af23e19673eebb23a52dc5">MEMCTRL_BUSY_SET_REG_BUSY_SPARE1_Pos</a>&#160;&#160;&#160;(28UL)</td></tr>
<tr class="separator:gac252357776af23e19673eebb23a52dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8a47cfd333f59c9d1bea026fd42f9b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab8a47cfd333f59c9d1bea026fd42f9b4">MEMCTRL_BUSY_SET_REG_BUSY_SPARE1_Msk</a>&#160;&#160;&#160;(0x30000000UL)</td></tr>
<tr class="separator:gab8a47cfd333f59c9d1bea026fd42f9b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7aeba4f89d4c7ff31c9d9533936552e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf7aeba4f89d4c7ff31c9d9533936552e">MEMCTRL_BUSY_SET_REG_BUSY_TIMER4_Pos</a>&#160;&#160;&#160;(26UL)</td></tr>
<tr class="separator:gaf7aeba4f89d4c7ff31c9d9533936552e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa0c6075ce96ab7f70361720e7d98d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacaa0c6075ce96ab7f70361720e7d98d1">MEMCTRL_BUSY_SET_REG_BUSY_TIMER4_Msk</a>&#160;&#160;&#160;(0xc000000UL)</td></tr>
<tr class="separator:gacaa0c6075ce96ab7f70361720e7d98d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40cdb689e1714600a4d7ef90e1b15bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga40cdb689e1714600a4d7ef90e1b15bda">MEMCTRL_BUSY_SET_REG_BUSY_TIMER3_Pos</a>&#160;&#160;&#160;(24UL)</td></tr>
<tr class="separator:ga40cdb689e1714600a4d7ef90e1b15bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bd855aac983c56bb411e4a9e9ba38bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1bd855aac983c56bb411e4a9e9ba38bb">MEMCTRL_BUSY_SET_REG_BUSY_TIMER3_Msk</a>&#160;&#160;&#160;(0x3000000UL)</td></tr>
<tr class="separator:ga1bd855aac983c56bb411e4a9e9ba38bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga598ee8174aec7be111339c3d0c0e1cc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga598ee8174aec7be111339c3d0c0e1cc1">MEMCTRL_BUSY_SET_REG_BUSY_TIMER2_Pos</a>&#160;&#160;&#160;(22UL)</td></tr>
<tr class="separator:ga598ee8174aec7be111339c3d0c0e1cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga883146621c2e397eeba9718a24f03d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga883146621c2e397eeba9718a24f03d47">MEMCTRL_BUSY_SET_REG_BUSY_TIMER2_Msk</a>&#160;&#160;&#160;(0xc00000UL)</td></tr>
<tr class="separator:ga883146621c2e397eeba9718a24f03d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb520d0abd3d8552bd1fb35fc1ef9b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabbb520d0abd3d8552bd1fb35fc1ef9b8">MEMCTRL_BUSY_SET_REG_BUSY_TIMER_Pos</a>&#160;&#160;&#160;(20UL)</td></tr>
<tr class="separator:gabbb520d0abd3d8552bd1fb35fc1ef9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ce893e0122b95165dc370e7fdda2d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae0ce893e0122b95165dc370e7fdda2d0">MEMCTRL_BUSY_SET_REG_BUSY_TIMER_Msk</a>&#160;&#160;&#160;(0x300000UL)</td></tr>
<tr class="separator:gae0ce893e0122b95165dc370e7fdda2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19477f621059678fc1dedabd6e930039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga19477f621059678fc1dedabd6e930039">MEMCTRL_BUSY_SET_REG_BUSY_PDM_Pos</a>&#160;&#160;&#160;(18UL)</td></tr>
<tr class="separator:ga19477f621059678fc1dedabd6e930039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a14ad6e27ed392d0a55761739b2c3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1a14ad6e27ed392d0a55761739b2c3a6">MEMCTRL_BUSY_SET_REG_BUSY_PDM_Msk</a>&#160;&#160;&#160;(0xc0000UL)</td></tr>
<tr class="separator:ga1a14ad6e27ed392d0a55761739b2c3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0ec74ee72a9206569f5dee5e3fe5ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf0ec74ee72a9206569f5dee5e3fe5ad0">MEMCTRL_BUSY_SET_REG_BUSY_PCM_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gaf0ec74ee72a9206569f5dee5e3fe5ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5acccf26e727f559953de3cfee4f658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae5acccf26e727f559953de3cfee4f658">MEMCTRL_BUSY_SET_REG_BUSY_PCM_Msk</a>&#160;&#160;&#160;(0x30000UL)</td></tr>
<tr class="separator:gae5acccf26e727f559953de3cfee4f658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4fb27aae1f8e511b7cd539a654b747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3a4fb27aae1f8e511b7cd539a654b747">MEMCTRL_BUSY_SET_REG_BUSY_SRC2_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:ga3a4fb27aae1f8e511b7cd539a654b747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16cdc8b25f6ee95cafc52177522c8a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf16cdc8b25f6ee95cafc52177522c8a5">MEMCTRL_BUSY_SET_REG_BUSY_SRC2_Msk</a>&#160;&#160;&#160;(0xc000UL)</td></tr>
<tr class="separator:gaf16cdc8b25f6ee95cafc52177522c8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16f46d3036a744dc09064177c424aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab16f46d3036a744dc09064177c424aab">MEMCTRL_BUSY_SET_REG_BUSY_SRC_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:gab16f46d3036a744dc09064177c424aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c84f206b4b2ff4ad10083778f19c761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6c84f206b4b2ff4ad10083778f19c761">MEMCTRL_BUSY_SET_REG_BUSY_SRC_Msk</a>&#160;&#160;&#160;(0x3000UL)</td></tr>
<tr class="separator:ga6c84f206b4b2ff4ad10083778f19c761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadedb1c33b293852b3fa74ca8617b9187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadedb1c33b293852b3fa74ca8617b9187">MEMCTRL_BUSY_SET_REG_BUSY_SDADC_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gadedb1c33b293852b3fa74ca8617b9187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5c602382e2d76dc377fa9983c3a7577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae5c602382e2d76dc377fa9983c3a7577">MEMCTRL_BUSY_SET_REG_BUSY_SDADC_Msk</a>&#160;&#160;&#160;(0xc00UL)</td></tr>
<tr class="separator:gae5c602382e2d76dc377fa9983c3a7577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaf7c2bd4cab6a7031352cebcb2b0e7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafaf7c2bd4cab6a7031352cebcb2b0e7e">MEMCTRL_BUSY_SET_REG_BUSY_GPADC_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gafaf7c2bd4cab6a7031352cebcb2b0e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga233ecac1df7b2f4589af05d0d1751c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga233ecac1df7b2f4589af05d0d1751c93">MEMCTRL_BUSY_SET_REG_BUSY_GPADC_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga233ecac1df7b2f4589af05d0d1751c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c0d7284f6925354584aad1f6fa00f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa8c0d7284f6925354584aad1f6fa00f5">MEMCTRL_BUSY_SET_REG_BUSY_I2C_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gaa8c0d7284f6925354584aad1f6fa00f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e102ea5f9236093f0ee1f1d8c17e9b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6e102ea5f9236093f0ee1f1d8c17e9b0">MEMCTRL_BUSY_SET_REG_BUSY_I2C_Msk</a>&#160;&#160;&#160;(0xc0UL)</td></tr>
<tr class="separator:ga6e102ea5f9236093f0ee1f1d8c17e9b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ccf9f2136574e96051b897a8a632ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3ccf9f2136574e96051b897a8a632ffb">MEMCTRL_BUSY_SET_REG_BUSY_SPI_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga3ccf9f2136574e96051b897a8a632ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9447d645711633b6e4e12ae82c831c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac9447d645711633b6e4e12ae82c831c6">MEMCTRL_BUSY_SET_REG_BUSY_SPI_Msk</a>&#160;&#160;&#160;(0x30UL)</td></tr>
<tr class="separator:gac9447d645711633b6e4e12ae82c831c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671085eed8bd07447180fd3ede0caf1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga671085eed8bd07447180fd3ede0caf1c">MEMCTRL_BUSY_SET_REG_BUSY_UART2_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga671085eed8bd07447180fd3ede0caf1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga996dd0919594d7400309352cebb6eb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga996dd0919594d7400309352cebb6eb9a">MEMCTRL_BUSY_SET_REG_BUSY_UART2_Msk</a>&#160;&#160;&#160;(0xcUL)</td></tr>
<tr class="separator:ga996dd0919594d7400309352cebb6eb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b88ae64694af96f219e5a676ec64e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2b88ae64694af96f219e5a676ec64e04">MEMCTRL_BUSY_SET_REG_BUSY_UART_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga2b88ae64694af96f219e5a676ec64e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c8fbb59b1cf352827201ee9583f74c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga96c8fbb59b1cf352827201ee9583f74c">MEMCTRL_BUSY_SET_REG_BUSY_UART_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga96c8fbb59b1cf352827201ee9583f74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadffcb29448c22cada262cd9d034da550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadffcb29448c22cada262cd9d034da550">MEMCTRL_BUSY_STAT_REG_BUSY_SPARE_Pos</a>&#160;&#160;&#160;(30UL)</td></tr>
<tr class="separator:gadffcb29448c22cada262cd9d034da550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac49dee2738f89f34190758663e26915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaac49dee2738f89f34190758663e26915">MEMCTRL_BUSY_STAT_REG_BUSY_SPARE_Msk</a>&#160;&#160;&#160;(0xc0000000UL)</td></tr>
<tr class="separator:gaac49dee2738f89f34190758663e26915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0dbbac527d108abb2142761d5f3d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7b0dbbac527d108abb2142761d5f3d96">MEMCTRL_BUSY_STAT_REG_BUSY_SPARE1_Pos</a>&#160;&#160;&#160;(28UL)</td></tr>
<tr class="separator:ga7b0dbbac527d108abb2142761d5f3d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc358da7bbd743343f4a83377f68218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafdc358da7bbd743343f4a83377f68218">MEMCTRL_BUSY_STAT_REG_BUSY_SPARE1_Msk</a>&#160;&#160;&#160;(0x30000000UL)</td></tr>
<tr class="separator:gafdc358da7bbd743343f4a83377f68218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeefabcd3393eca798ba9dbdd7cbb233a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeefabcd3393eca798ba9dbdd7cbb233a">MEMCTRL_BUSY_STAT_REG_BUSY_TIMER4_Pos</a>&#160;&#160;&#160;(26UL)</td></tr>
<tr class="separator:gaeefabcd3393eca798ba9dbdd7cbb233a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21b89b25eac83b29d8ce11a7867518da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga21b89b25eac83b29d8ce11a7867518da">MEMCTRL_BUSY_STAT_REG_BUSY_TIMER4_Msk</a>&#160;&#160;&#160;(0xc000000UL)</td></tr>
<tr class="separator:ga21b89b25eac83b29d8ce11a7867518da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bae074464aba38dc329a3b0882ef19f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1bae074464aba38dc329a3b0882ef19f">MEMCTRL_BUSY_STAT_REG_BUSY_TIMER3_Pos</a>&#160;&#160;&#160;(24UL)</td></tr>
<tr class="separator:ga1bae074464aba38dc329a3b0882ef19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72bfd0d6a6109246c7f3152973965bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga72bfd0d6a6109246c7f3152973965bc3">MEMCTRL_BUSY_STAT_REG_BUSY_TIMER3_Msk</a>&#160;&#160;&#160;(0x3000000UL)</td></tr>
<tr class="separator:ga72bfd0d6a6109246c7f3152973965bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193d26f8f8c67ea0cb8d26b01d8e8d6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga193d26f8f8c67ea0cb8d26b01d8e8d6e">MEMCTRL_BUSY_STAT_REG_BUSY_TIMER2_Pos</a>&#160;&#160;&#160;(22UL)</td></tr>
<tr class="separator:ga193d26f8f8c67ea0cb8d26b01d8e8d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d415a941fe426bfacfa377404af723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga18d415a941fe426bfacfa377404af723">MEMCTRL_BUSY_STAT_REG_BUSY_TIMER2_Msk</a>&#160;&#160;&#160;(0xc00000UL)</td></tr>
<tr class="separator:ga18d415a941fe426bfacfa377404af723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0828ac37d02c1044c7f750f51e959e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7c0828ac37d02c1044c7f750f51e959e">MEMCTRL_BUSY_STAT_REG_BUSY_TIMER_Pos</a>&#160;&#160;&#160;(20UL)</td></tr>
<tr class="separator:ga7c0828ac37d02c1044c7f750f51e959e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga272c31de646f28211e0bb7374d55523e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga272c31de646f28211e0bb7374d55523e">MEMCTRL_BUSY_STAT_REG_BUSY_TIMER_Msk</a>&#160;&#160;&#160;(0x300000UL)</td></tr>
<tr class="separator:ga272c31de646f28211e0bb7374d55523e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaa90cb25002dea51f58655ac2a70544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafaa90cb25002dea51f58655ac2a70544">MEMCTRL_BUSY_STAT_REG_BUSY_PDM_Pos</a>&#160;&#160;&#160;(18UL)</td></tr>
<tr class="separator:gafaa90cb25002dea51f58655ac2a70544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f3cbf2933f36e53d8d2edfb75ab3bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1f3cbf2933f36e53d8d2edfb75ab3bc6">MEMCTRL_BUSY_STAT_REG_BUSY_PDM_Msk</a>&#160;&#160;&#160;(0xc0000UL)</td></tr>
<tr class="separator:ga1f3cbf2933f36e53d8d2edfb75ab3bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69188922e01027d8ef6190d33dc138af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga69188922e01027d8ef6190d33dc138af">MEMCTRL_BUSY_STAT_REG_BUSY_PCM_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga69188922e01027d8ef6190d33dc138af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cdc7e5fa8d2a1b865a0499d81b61026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8cdc7e5fa8d2a1b865a0499d81b61026">MEMCTRL_BUSY_STAT_REG_BUSY_PCM_Msk</a>&#160;&#160;&#160;(0x30000UL)</td></tr>
<tr class="separator:ga8cdc7e5fa8d2a1b865a0499d81b61026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d8dc2a12e9ebc9aac104e2396a94d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae3d8dc2a12e9ebc9aac104e2396a94d7">MEMCTRL_BUSY_STAT_REG_BUSY_SRC2_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:gae3d8dc2a12e9ebc9aac104e2396a94d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4376a62970af3ff5d7ef2a8424d9604d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4376a62970af3ff5d7ef2a8424d9604d">MEMCTRL_BUSY_STAT_REG_BUSY_SRC2_Msk</a>&#160;&#160;&#160;(0xc000UL)</td></tr>
<tr class="separator:ga4376a62970af3ff5d7ef2a8424d9604d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae87f143a06752d8827c4a3e4080e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8ae87f143a06752d8827c4a3e4080e27">MEMCTRL_BUSY_STAT_REG_BUSY_SRC_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga8ae87f143a06752d8827c4a3e4080e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b6d0a9aa9529fc4c11920a46e95454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf6b6d0a9aa9529fc4c11920a46e95454">MEMCTRL_BUSY_STAT_REG_BUSY_SRC_Msk</a>&#160;&#160;&#160;(0x3000UL)</td></tr>
<tr class="separator:gaf6b6d0a9aa9529fc4c11920a46e95454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad20a520064ffecc7deeeeeac6c0ea710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad20a520064ffecc7deeeeeac6c0ea710">MEMCTRL_BUSY_STAT_REG_BUSY_SDADC_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gad20a520064ffecc7deeeeeac6c0ea710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43865999d7375e5f2d2644896f719409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga43865999d7375e5f2d2644896f719409">MEMCTRL_BUSY_STAT_REG_BUSY_SDADC_Msk</a>&#160;&#160;&#160;(0xc00UL)</td></tr>
<tr class="separator:ga43865999d7375e5f2d2644896f719409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf2264617c33fc774a7fe6b3c13c635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5cf2264617c33fc774a7fe6b3c13c635">MEMCTRL_BUSY_STAT_REG_BUSY_GPADC_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga5cf2264617c33fc774a7fe6b3c13c635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71cc0db1f9c8bb4ce7ed3c9a9783c313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga71cc0db1f9c8bb4ce7ed3c9a9783c313">MEMCTRL_BUSY_STAT_REG_BUSY_GPADC_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga71cc0db1f9c8bb4ce7ed3c9a9783c313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb041407c1f796107741288d722b5c4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafb041407c1f796107741288d722b5c4e">MEMCTRL_BUSY_STAT_REG_BUSY_I2C_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gafb041407c1f796107741288d722b5c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91155c397f099de6e4436fcd0c2b67be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga91155c397f099de6e4436fcd0c2b67be">MEMCTRL_BUSY_STAT_REG_BUSY_I2C_Msk</a>&#160;&#160;&#160;(0xc0UL)</td></tr>
<tr class="separator:ga91155c397f099de6e4436fcd0c2b67be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac022850b9296907611c53471c2bc6578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac022850b9296907611c53471c2bc6578">MEMCTRL_BUSY_STAT_REG_BUSY_SPI_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gac022850b9296907611c53471c2bc6578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a9415351710a74a8207697c8c080c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga67a9415351710a74a8207697c8c080c0">MEMCTRL_BUSY_STAT_REG_BUSY_SPI_Msk</a>&#160;&#160;&#160;(0x30UL)</td></tr>
<tr class="separator:ga67a9415351710a74a8207697c8c080c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad691de1dbd701be359d613d4b22bfbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaad691de1dbd701be359d613d4b22bfbc">MEMCTRL_BUSY_STAT_REG_BUSY_UART2_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gaad691de1dbd701be359d613d4b22bfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc9425903e93fe4abedf1731ee7c6e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacbc9425903e93fe4abedf1731ee7c6e3">MEMCTRL_BUSY_STAT_REG_BUSY_UART2_Msk</a>&#160;&#160;&#160;(0xcUL)</td></tr>
<tr class="separator:gacbc9425903e93fe4abedf1731ee7c6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb4e68851cc5a7f6d2b82c40021d6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2eb4e68851cc5a7f6d2b82c40021d6d6">MEMCTRL_BUSY_STAT_REG_BUSY_UART_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga2eb4e68851cc5a7f6d2b82c40021d6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653495a7d9b350e17c16d67178281038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga653495a7d9b350e17c16d67178281038">MEMCTRL_BUSY_STAT_REG_BUSY_UART_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga653495a7d9b350e17c16d67178281038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5509e63d31fa5b1223ebe29aa94a3f65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5509e63d31fa5b1223ebe29aa94a3f65">MEMCTRL_CMI_CODE_BASE_REG_CMI_CODE_BASE_ADDR_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga5509e63d31fa5b1223ebe29aa94a3f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7db6a820b81ab38cf17c3d06c67ca2f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7db6a820b81ab38cf17c3d06c67ca2f7">MEMCTRL_CMI_CODE_BASE_REG_CMI_CODE_BASE_ADDR_Msk</a>&#160;&#160;&#160;(0x7ff00UL)</td></tr>
<tr class="separator:ga7db6a820b81ab38cf17c3d06c67ca2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588a0837f432f7f29943393bf19594d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga588a0837f432f7f29943393bf19594d7">MEMCTRL_CMI_DATA_BASE_REG_CMI_DATA_BASE_ADDR_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga588a0837f432f7f29943393bf19594d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13c78bf20e92d05a6fa365a3118115fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga13c78bf20e92d05a6fa365a3118115fb">MEMCTRL_CMI_DATA_BASE_REG_CMI_DATA_BASE_ADDR_Msk</a>&#160;&#160;&#160;(0x7fffcUL)</td></tr>
<tr class="separator:ga13c78bf20e92d05a6fa365a3118115fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ac3bd85ddf81d06db7cfa7d76b1d10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0ac3bd85ddf81d06db7cfa7d76b1d10d">MEMCTRL_CMI_SHARED_BASE_REG_CMI_SHARED_BASE_ADDR_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga0ac3bd85ddf81d06db7cfa7d76b1d10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dbb019eb47900f22366956aecc7b4fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2dbb019eb47900f22366956aecc7b4fc">MEMCTRL_CMI_SHARED_BASE_REG_CMI_SHARED_BASE_ADDR_Msk</a>&#160;&#160;&#160;(0x7fffcUL)</td></tr>
<tr class="separator:ga2dbb019eb47900f22366956aecc7b4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89101b052eda768fc58b3411a4876366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga89101b052eda768fc58b3411a4876366">MEMCTRL_MEM_PRIO_REG_AHB3_PRIO_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga89101b052eda768fc58b3411a4876366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeaa0d1b53f746057998fea15334a8c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaeaa0d1b53f746057998fea15334a8c0">MEMCTRL_MEM_PRIO_REG_AHB3_PRIO_Msk</a>&#160;&#160;&#160;(0x1c0UL)</td></tr>
<tr class="separator:gaaeaa0d1b53f746057998fea15334a8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa97da3a9bf7a910cebe0f93db4ac71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadaa97da3a9bf7a910cebe0f93db4ac71">MEMCTRL_MEM_PRIO_REG_AHB2_PRIO_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gadaa97da3a9bf7a910cebe0f93db4ac71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48fdf4d8d91b7f37a2eb59eecd5235db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga48fdf4d8d91b7f37a2eb59eecd5235db">MEMCTRL_MEM_PRIO_REG_AHB2_PRIO_Msk</a>&#160;&#160;&#160;(0x38UL)</td></tr>
<tr class="separator:ga48fdf4d8d91b7f37a2eb59eecd5235db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddffc1f3aa5e46fa60001697ae10c37c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaddffc1f3aa5e46fa60001697ae10c37c">MEMCTRL_MEM_PRIO_REG_AHB_PRIO_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaddffc1f3aa5e46fa60001697ae10c37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a82c9f55c6cb41335e4c740e76bbed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga40a82c9f55c6cb41335e4c740e76bbed">MEMCTRL_MEM_PRIO_REG_AHB_PRIO_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:ga40a82c9f55c6cb41335e4c740e76bbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8404ea3437105743e2b833d075625716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8404ea3437105743e2b833d075625716">MEMCTRL_MEM_STALL_REG_AHB3_MAX_STALL_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga8404ea3437105743e2b833d075625716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a590cfe8e29921b7ab0507b814d672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga49a590cfe8e29921b7ab0507b814d672">MEMCTRL_MEM_STALL_REG_AHB3_MAX_STALL_Msk</a>&#160;&#160;&#160;(0xf00UL)</td></tr>
<tr class="separator:ga49a590cfe8e29921b7ab0507b814d672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb8954742caa18b37b68ff8f9cea056d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacb8954742caa18b37b68ff8f9cea056d">MEMCTRL_MEM_STALL_REG_AHB2_MAX_STALL_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gacb8954742caa18b37b68ff8f9cea056d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c27dcf2102f652912a5a5bc99debf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa4c27dcf2102f652912a5a5bc99debf0">MEMCTRL_MEM_STALL_REG_AHB2_MAX_STALL_Msk</a>&#160;&#160;&#160;(0xf0UL)</td></tr>
<tr class="separator:gaa4c27dcf2102f652912a5a5bc99debf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa952464b3128302d1c27051b7d55f7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa952464b3128302d1c27051b7d55f7f9">MEMCTRL_MEM_STALL_REG_AHB_MAX_STALL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaa952464b3128302d1c27051b7d55f7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de840f6e9413d8e30c62d492628250d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4de840f6e9413d8e30c62d492628250d">MEMCTRL_MEM_STALL_REG_AHB_MAX_STALL_Msk</a>&#160;&#160;&#160;(0xfUL)</td></tr>
<tr class="separator:ga4de840f6e9413d8e30c62d492628250d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ed04a9ac9ea9752ec83b64e8ab7275e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8ed04a9ac9ea9752ec83b64e8ab7275e">MEMCTRL_MEM_STATUS2_REG_RAM3_OFF_BUT_ACCESS_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga8ed04a9ac9ea9752ec83b64e8ab7275e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae05bdeee1052d3e728daa2fa2f329d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae05bdeee1052d3e728daa2fa2f329d36">MEMCTRL_MEM_STATUS2_REG_RAM3_OFF_BUT_ACCESS_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gae05bdeee1052d3e728daa2fa2f329d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea73add199c4c2975800a5df177ed8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacea73add199c4c2975800a5df177ed8f">MEMCTRL_MEM_STATUS2_REG_RAM2_OFF_BUT_ACCESS_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gacea73add199c4c2975800a5df177ed8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81ef5a24aee9f29eba718ae859930541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga81ef5a24aee9f29eba718ae859930541">MEMCTRL_MEM_STATUS2_REG_RAM2_OFF_BUT_ACCESS_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga81ef5a24aee9f29eba718ae859930541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga942c0c09f1bf46554f9237d95185bb1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga942c0c09f1bf46554f9237d95185bb1e">MEMCTRL_MEM_STATUS2_REG_RAM1_OFF_BUT_ACCESS_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga942c0c09f1bf46554f9237d95185bb1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18abe326a8d9e5c7ce19413f5f7bf88e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga18abe326a8d9e5c7ce19413f5f7bf88e">MEMCTRL_MEM_STATUS2_REG_RAM1_OFF_BUT_ACCESS_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga18abe326a8d9e5c7ce19413f5f7bf88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga578462881cfd53abb7de1204fe6dab1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga578462881cfd53abb7de1204fe6dab1b">MEMCTRL_MEM_STATUS_REG_MTB_CLEAR_READY_Pos</a>&#160;&#160;&#160;(21UL)</td></tr>
<tr class="separator:ga578462881cfd53abb7de1204fe6dab1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfaac80feff8de305ed2f0e2106ccac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacfaac80feff8de305ed2f0e2106ccac3">MEMCTRL_MEM_STATUS_REG_MTB_CLEAR_READY_Msk</a>&#160;&#160;&#160;(0x200000UL)</td></tr>
<tr class="separator:gacfaac80feff8de305ed2f0e2106ccac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a22a0c51364ec6fa3642077c9f05ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga85a22a0c51364ec6fa3642077c9f05ef">MEMCTRL_MEM_STATUS_REG_MTB_NOT_READY_Pos</a>&#160;&#160;&#160;(20UL)</td></tr>
<tr class="separator:ga85a22a0c51364ec6fa3642077c9f05ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1439bcee9f8d7f5d6eeb9c565c8432fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1439bcee9f8d7f5d6eeb9c565c8432fb">MEMCTRL_MEM_STATUS_REG_MTB_NOT_READY_Msk</a>&#160;&#160;&#160;(0x100000UL)</td></tr>
<tr class="separator:ga1439bcee9f8d7f5d6eeb9c565c8432fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8374816504da9bf0ee57370c0d4a7e14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8374816504da9bf0ee57370c0d4a7e14">MEMCTRL_MEM_STATUS_REG_AHB3_WR_BUFF_CNT_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga8374816504da9bf0ee57370c0d4a7e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a4ec8ef276e883487420f18565ec07d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7a4ec8ef276e883487420f18565ec07d">MEMCTRL_MEM_STATUS_REG_AHB3_WR_BUFF_CNT_Msk</a>&#160;&#160;&#160;(0xf0000UL)</td></tr>
<tr class="separator:ga7a4ec8ef276e883487420f18565ec07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d79a42cc41200013342400d7c51cc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga95d79a42cc41200013342400d7c51cc2">MEMCTRL_MEM_STATUS_REG_AHB2_WR_BUFF_CNT_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga95d79a42cc41200013342400d7c51cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa9748cffc890d561145fde8675a152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4aa9748cffc890d561145fde8675a152">MEMCTRL_MEM_STATUS_REG_AHB2_WR_BUFF_CNT_Msk</a>&#160;&#160;&#160;(0xf000UL)</td></tr>
<tr class="separator:ga4aa9748cffc890d561145fde8675a152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc22a803564294622e26ce0d1916e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1dc22a803564294622e26ce0d1916e91">MEMCTRL_MEM_STATUS_REG_AHB_WR_BUFF_CNT_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga1dc22a803564294622e26ce0d1916e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1de46a8713b2ad15a0b944c75199c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8f1de46a8713b2ad15a0b944c75199c0">MEMCTRL_MEM_STATUS_REG_AHB_WR_BUFF_CNT_Msk</a>&#160;&#160;&#160;(0xf00UL)</td></tr>
<tr class="separator:ga8f1de46a8713b2ad15a0b944c75199c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd8b9d5dce3d68242daf983c27d5113c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafd8b9d5dce3d68242daf983c27d5113c">MEMCTRL_MEM_STATUS_REG_AHB3_CLR_WR_BUFF_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gafd8b9d5dce3d68242daf983c27d5113c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1beae9361721c543e0f8a03386804387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1beae9361721c543e0f8a03386804387">MEMCTRL_MEM_STATUS_REG_AHB3_CLR_WR_BUFF_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga1beae9361721c543e0f8a03386804387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d22f32b823350c3e126ea9a0176640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac7d22f32b823350c3e126ea9a0176640">MEMCTRL_MEM_STATUS_REG_AHB2_CLR_WR_BUFF_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gac7d22f32b823350c3e126ea9a0176640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab350cb8ad4230a14e2267d7ca557cd1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab350cb8ad4230a14e2267d7ca557cd1c">MEMCTRL_MEM_STATUS_REG_AHB2_CLR_WR_BUFF_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gab350cb8ad4230a14e2267d7ca557cd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95de5abcc39754de639bdbaf18864a6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga95de5abcc39754de639bdbaf18864a6e">MEMCTRL_MEM_STATUS_REG_AHB_CLR_WR_BUFF_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga95de5abcc39754de639bdbaf18864a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e92f258d398d6687458ed6df230ab5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3e92f258d398d6687458ed6df230ab5b">MEMCTRL_MEM_STATUS_REG_AHB_CLR_WR_BUFF_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga3e92f258d398d6687458ed6df230ab5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337eeaaf43f16cc7ada341c7e64f4aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga337eeaaf43f16cc7ada341c7e64f4aad">MEMCTRL_MEM_STATUS_REG_AHB3_WRITE_BUFF_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga337eeaaf43f16cc7ada341c7e64f4aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2baca53434ed5bd8a15d3597339813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0f2baca53434ed5bd8a15d3597339813">MEMCTRL_MEM_STATUS_REG_AHB3_WRITE_BUFF_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga0f2baca53434ed5bd8a15d3597339813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64fd36938e1b0206864671e77a6a35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae64fd36938e1b0206864671e77a6a35b">MEMCTRL_MEM_STATUS_REG_AHB2_WRITE_BUFF_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gae64fd36938e1b0206864671e77a6a35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76fe2671618e18f8c4795012cfb46282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga76fe2671618e18f8c4795012cfb46282">MEMCTRL_MEM_STATUS_REG_AHB2_WRITE_BUFF_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga76fe2671618e18f8c4795012cfb46282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98681b0f81dcd5d1e341b6e118318e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga98681b0f81dcd5d1e341b6e118318e89">MEMCTRL_MEM_STATUS_REG_AHB_WRITE_BUFF_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga98681b0f81dcd5d1e341b6e118318e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ecdbe31043e490f96c11ee7cbf60235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4ecdbe31043e490f96c11ee7cbf60235">MEMCTRL_MEM_STATUS_REG_AHB_WRITE_BUFF_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga4ecdbe31043e490f96c11ee7cbf60235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d320f8bd1298337405429f74333cb13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3d320f8bd1298337405429f74333cb13">PCM1_PCM1_CTRL_REG_PCM_FSC_DIV_Pos</a>&#160;&#160;&#160;(20UL)</td></tr>
<tr class="separator:ga3d320f8bd1298337405429f74333cb13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1233ba6a9e6c548076752307ae5a66c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa1233ba6a9e6c548076752307ae5a66c">PCM1_PCM1_CTRL_REG_PCM_FSC_DIV_Msk</a>&#160;&#160;&#160;(0xfff00000UL)</td></tr>
<tr class="separator:gaa1233ba6a9e6c548076752307ae5a66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae801cc5d7e076c6f7cd3707b95ac3e7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae801cc5d7e076c6f7cd3707b95ac3e7e">PCM1_PCM1_CTRL_REG_PCM_FSC_EDGE_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gae801cc5d7e076c6f7cd3707b95ac3e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbabb8a2c03bc03e96d00057d24d5ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabbabb8a2c03bc03e96d00057d24d5ce8">PCM1_PCM1_CTRL_REG_PCM_FSC_EDGE_Msk</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:gabbabb8a2c03bc03e96d00057d24d5ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5aba8564633d21d006ab0d83a39c37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9b5aba8564633d21d006ab0d83a39c37">PCM1_PCM1_CTRL_REG_PCM_CH_DEL_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga9b5aba8564633d21d006ab0d83a39c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae984b880a54d6ba7aa279b861a416783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae984b880a54d6ba7aa279b861a416783">PCM1_PCM1_CTRL_REG_PCM_CH_DEL_Msk</a>&#160;&#160;&#160;(0xf800UL)</td></tr>
<tr class="separator:gae984b880a54d6ba7aa279b861a416783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8f625f299708fc337ad7ba9f1ca092c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac8f625f299708fc337ad7ba9f1ca092c">PCM1_PCM1_CTRL_REG_PCM_CLK_BIT_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gac8f625f299708fc337ad7ba9f1ca092c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ab07c57e885c16cc55331829e9d050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae1ab07c57e885c16cc55331829e9d050">PCM1_PCM1_CTRL_REG_PCM_CLK_BIT_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gae1ab07c57e885c16cc55331829e9d050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23dbe509274dc39dc6e6d099cdcb5398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga23dbe509274dc39dc6e6d099cdcb5398">PCM1_PCM1_CTRL_REG_PCM_FSCINV_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga23dbe509274dc39dc6e6d099cdcb5398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d850ab4226a019e96fc835ceae08c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9d850ab4226a019e96fc835ceae08c2f">PCM1_PCM1_CTRL_REG_PCM_FSCINV_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:ga9d850ab4226a019e96fc835ceae08c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e232ff16ec9374debbe8ef1b2e772e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga05e232ff16ec9374debbe8ef1b2e772e">PCM1_PCM1_CTRL_REG_PCM_CLKINV_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga05e232ff16ec9374debbe8ef1b2e772e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga296d1dbf867022eac73e11f4e25b13a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga296d1dbf867022eac73e11f4e25b13a5">PCM1_PCM1_CTRL_REG_PCM_CLKINV_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga296d1dbf867022eac73e11f4e25b13a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028c0aa967b171c20b2fce62ffbc6253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga028c0aa967b171c20b2fce62ffbc6253">PCM1_PCM1_CTRL_REG_PCM_PPOD_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga028c0aa967b171c20b2fce62ffbc6253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3dddb795f382fea1b59bd1ee2128f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf3dddb795f382fea1b59bd1ee2128f0e">PCM1_PCM1_CTRL_REG_PCM_PPOD_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:gaf3dddb795f382fea1b59bd1ee2128f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30687411cf3221b279f83c0831d31c9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga30687411cf3221b279f83c0831d31c9b">PCM1_PCM1_CTRL_REG_PCM_FSCDEL_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga30687411cf3221b279f83c0831d31c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a0e4489526f6ce080e82d13e4322401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8a0e4489526f6ce080e82d13e4322401">PCM1_PCM1_CTRL_REG_PCM_FSCDEL_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga8a0e4489526f6ce080e82d13e4322401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb09ff1362c3eecda8fa1f21a1f276cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafb09ff1362c3eecda8fa1f21a1f276cd">PCM1_PCM1_CTRL_REG_PCM_FSCLEN_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gafb09ff1362c3eecda8fa1f21a1f276cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73d5a87247a60c4a4afefce5b51af30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab73d5a87247a60c4a4afefce5b51af30">PCM1_PCM1_CTRL_REG_PCM_FSCLEN_Msk</a>&#160;&#160;&#160;(0x3cUL)</td></tr>
<tr class="separator:gab73d5a87247a60c4a4afefce5b51af30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6cac8dd1548e256256c4f426f9403b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab6cac8dd1548e256256c4f426f9403b6">PCM1_PCM1_CTRL_REG_PCM_MASTER_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gab6cac8dd1548e256256c4f426f9403b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff432670b568fff0caf2a234af315949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaff432670b568fff0caf2a234af315949">PCM1_PCM1_CTRL_REG_PCM_MASTER_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gaff432670b568fff0caf2a234af315949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga744517d757bd1060935fcd65e38e6e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga744517d757bd1060935fcd65e38e6e45">PCM1_PCM1_CTRL_REG_PCM_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga744517d757bd1060935fcd65e38e6e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b0b9fdfd8ea3dc5be8346f74a182eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga51b0b9fdfd8ea3dc5be8346f74a182eb">PCM1_PCM1_CTRL_REG_PCM_EN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga51b0b9fdfd8ea3dc5be8346f74a182eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8aaba1c1ad09197b60df9f0a2b97aaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf8aaba1c1ad09197b60df9f0a2b97aaf">PCM1_PCM1_IN1_REG_PCM_IN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaf8aaba1c1ad09197b60df9f0a2b97aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fddb9b26367835718084defa549f7f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2fddb9b26367835718084defa549f7f7">PCM1_PCM1_IN1_REG_PCM_IN_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga2fddb9b26367835718084defa549f7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1573aca77b84b1fb6eb9de3d2690a6e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1573aca77b84b1fb6eb9de3d2690a6e9">PCM1_PCM1_IN2_REG_PCM_IN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga1573aca77b84b1fb6eb9de3d2690a6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga808051462a62897692282e0cfcf546b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga808051462a62897692282e0cfcf546b6">PCM1_PCM1_IN2_REG_PCM_IN_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga808051462a62897692282e0cfcf546b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30064c7309ac1ec79a83775982f54f20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga30064c7309ac1ec79a83775982f54f20">PCM1_PCM1_OUT1_REG_PCM_OUT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga30064c7309ac1ec79a83775982f54f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3dff164015e4dd7785a994f134b3f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6d3dff164015e4dd7785a994f134b3f7">PCM1_PCM1_OUT1_REG_PCM_OUT_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga6d3dff164015e4dd7785a994f134b3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d9210c2a9ced8e774ac81ca72caba9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1d9210c2a9ced8e774ac81ca72caba9d">PCM1_PCM1_OUT2_REG_PCM_OUT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga1d9210c2a9ced8e774ac81ca72caba9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga556bf0e8b597bc61adaf7509a1255995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga556bf0e8b597bc61adaf7509a1255995">PCM1_PCM1_OUT2_REG_PCM_OUT_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga556bf0e8b597bc61adaf7509a1255995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b633cd15d2fdc8a5c101cfc2642d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga44b633cd15d2fdc8a5c101cfc2642d7b">PDC_PDC_ACKNOWLEDGE_REG_PDC_ACKNOWLEDGE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga44b633cd15d2fdc8a5c101cfc2642d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a291c37ba0317da4da6d81255cb3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga70a291c37ba0317da4da6d81255cb3d9">PDC_PDC_ACKNOWLEDGE_REG_PDC_ACKNOWLEDGE_Msk</a>&#160;&#160;&#160;(0x1fUL)</td></tr>
<tr class="separator:ga70a291c37ba0317da4da6d81255cb3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab776ca168df6dfa9e26e3e7f822cc940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab776ca168df6dfa9e26e3e7f822cc940">PDC_PDC_CONFIG_REG_TRIG_SELECT_CONFIG_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gab776ca168df6dfa9e26e3e7f822cc940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a0ec60f9d30467474ab50a9c591d9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7a0ec60f9d30467474ab50a9c591d9c7">PDC_PDC_CONFIG_REG_TRIG_SELECT_CONFIG_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga7a0ec60f9d30467474ab50a9c591d9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd5649837c8b0d27666a0e0b226509a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0fd5649837c8b0d27666a0e0b226509a">PDC_PDC_CONFIG_REG_PD_RAD_WKUP_CONFIG_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga0fd5649837c8b0d27666a0e0b226509a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72887aea6977beea9789ab50c4fbabb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga72887aea6977beea9789ab50c4fbabb6">PDC_PDC_CONFIG_REG_PD_RAD_WKUP_CONFIG_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga72887aea6977beea9789ab50c4fbabb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44ddaafa815b40f8d34bbd358b7cb95f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga44ddaafa815b40f8d34bbd358b7cb95f">PDC_PDC_CONFIG_REG_PD_SYS_WKUP_CONFIG_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga44ddaafa815b40f8d34bbd358b7cb95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618258e31134d65dfcd1497088b89999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga618258e31134d65dfcd1497088b89999">PDC_PDC_CONFIG_REG_PD_SYS_WKUP_CONFIG_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga618258e31134d65dfcd1497088b89999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ec8f66ee77881e63f66935cbdaad25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga48ec8f66ee77881e63f66935cbdaad25">PDC_PDC_CTRL0_REG_PDC_MASTER_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga48ec8f66ee77881e63f66935cbdaad25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c03c30ceddfb07e6666dbbe0c531e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0c03c30ceddfb07e6666dbbe0c531e48">PDC_PDC_CTRL0_REG_PDC_MASTER_Msk</a>&#160;&#160;&#160;(0x1800UL)</td></tr>
<tr class="separator:ga0c03c30ceddfb07e6666dbbe0c531e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1859fbc262a007c0be87582cdc180e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6e1859fbc262a007c0be87582cdc180e">PDC_PDC_CTRL0_REG_EN_COM_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga6e1859fbc262a007c0be87582cdc180e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d9d65fe3a675555e7f5a0797154a4cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7d9d65fe3a675555e7f5a0797154a4cd">PDC_PDC_CTRL0_REG_EN_COM_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga7d9d65fe3a675555e7f5a0797154a4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa058430b0ea93844e6bcf4cd37284975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa058430b0ea93844e6bcf4cd37284975">PDC_PDC_CTRL0_REG_EN_PER_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gaa058430b0ea93844e6bcf4cd37284975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb58182406d613b65a8b1781fc117be6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabb58182406d613b65a8b1781fc117be6">PDC_PDC_CTRL0_REG_EN_PER_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gabb58182406d613b65a8b1781fc117be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga617fe686e91caa88a84de516c9cc9ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga617fe686e91caa88a84de516c9cc9ac0">PDC_PDC_CTRL0_REG_EN_TMR_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga617fe686e91caa88a84de516c9cc9ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e95eb033cf218cd9e63cf9e8566ef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga66e95eb033cf218cd9e63cf9e8566ef6">PDC_PDC_CTRL0_REG_EN_TMR_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga66e95eb033cf218cd9e63cf9e8566ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e872e0bf56a8a247cc5c9d47df407f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4e872e0bf56a8a247cc5c9d47df407f2">PDC_PDC_CTRL0_REG_EN_XTAL_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga4e872e0bf56a8a247cc5c9d47df407f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e81a71b6fd399f44b7b240a1f3e5f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga69e81a71b6fd399f44b7b240a1f3e5f0">PDC_PDC_CTRL0_REG_EN_XTAL_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga69e81a71b6fd399f44b7b240a1f3e5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61f8346e252de9169b5c000ab1991e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad61f8346e252de9169b5c000ab1991e3">PDC_PDC_CTRL0_REG_TRIG_ID_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gad61f8346e252de9169b5c000ab1991e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f355d2e8ab521cfc4dd769e5e8b210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga24f355d2e8ab521cfc4dd769e5e8b210">PDC_PDC_CTRL0_REG_TRIG_ID_Msk</a>&#160;&#160;&#160;(0x7cUL)</td></tr>
<tr class="separator:ga24f355d2e8ab521cfc4dd769e5e8b210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bf39ea1a9eaa301bf7d02bd6a09370d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5bf39ea1a9eaa301bf7d02bd6a09370d">PDC_PDC_CTRL0_REG_TRIG_SELECT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5bf39ea1a9eaa301bf7d02bd6a09370d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf379680fef6818133d7129ed62f46d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5cf379680fef6818133d7129ed62f46d">PDC_PDC_CTRL0_REG_TRIG_SELECT_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga5cf379680fef6818133d7129ed62f46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7d8edffb18d13869f3137387b907a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7a7d8edffb18d13869f3137387b907a3">PDC_PDC_CTRL10_REG_PDC_MASTER_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga7a7d8edffb18d13869f3137387b907a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa862d355386e2025ed6e72a2d23ee7b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa862d355386e2025ed6e72a2d23ee7b8">PDC_PDC_CTRL10_REG_PDC_MASTER_Msk</a>&#160;&#160;&#160;(0x1800UL)</td></tr>
<tr class="separator:gaa862d355386e2025ed6e72a2d23ee7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84367c3b30a9604617cf4bfd2df5961f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga84367c3b30a9604617cf4bfd2df5961f">PDC_PDC_CTRL10_REG_EN_COM_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga84367c3b30a9604617cf4bfd2df5961f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46dee33ecad9717569ce1f7d4f7358d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga46dee33ecad9717569ce1f7d4f7358d1">PDC_PDC_CTRL10_REG_EN_COM_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga46dee33ecad9717569ce1f7d4f7358d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f67eefab222eef4f07a70b0a149aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga87f67eefab222eef4f07a70b0a149aef">PDC_PDC_CTRL10_REG_EN_PER_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga87f67eefab222eef4f07a70b0a149aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7334f7a0492f2f5979f764e35dc063b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7334f7a0492f2f5979f764e35dc063b1">PDC_PDC_CTRL10_REG_EN_PER_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:ga7334f7a0492f2f5979f764e35dc063b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6559cf7faed4df1109054931f54bb8d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6559cf7faed4df1109054931f54bb8d5">PDC_PDC_CTRL10_REG_EN_TMR_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga6559cf7faed4df1109054931f54bb8d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b755a638eb77dd6f85263957748f7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2b755a638eb77dd6f85263957748f7ef">PDC_PDC_CTRL10_REG_EN_TMR_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga2b755a638eb77dd6f85263957748f7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92e0e75e0bd08a14ba516de6dbf4af4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga92e0e75e0bd08a14ba516de6dbf4af4b">PDC_PDC_CTRL10_REG_EN_XTAL_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga92e0e75e0bd08a14ba516de6dbf4af4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d20aebe52b3039e1e284e8ba7520d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa6d20aebe52b3039e1e284e8ba7520d1">PDC_PDC_CTRL10_REG_EN_XTAL_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:gaa6d20aebe52b3039e1e284e8ba7520d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9aabe9cde1311f8aaee3e0d352c6f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabc9aabe9cde1311f8aaee3e0d352c6f2">PDC_PDC_CTRL10_REG_TRIG_ID_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gabc9aabe9cde1311f8aaee3e0d352c6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0387ff78d16d83d8f50f0c568dcb9816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0387ff78d16d83d8f50f0c568dcb9816">PDC_PDC_CTRL10_REG_TRIG_ID_Msk</a>&#160;&#160;&#160;(0x7cUL)</td></tr>
<tr class="separator:ga0387ff78d16d83d8f50f0c568dcb9816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a2a74b90b66f1ba9a595881a8b6739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga93a2a74b90b66f1ba9a595881a8b6739">PDC_PDC_CTRL10_REG_TRIG_SELECT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga93a2a74b90b66f1ba9a595881a8b6739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5824a78829c44698a834dec2f66ab537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5824a78829c44698a834dec2f66ab537">PDC_PDC_CTRL10_REG_TRIG_SELECT_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga5824a78829c44698a834dec2f66ab537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b8a610fad98d77ff99655506831ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga07b8a610fad98d77ff99655506831ec7">PDC_PDC_CTRL11_REG_PDC_MASTER_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga07b8a610fad98d77ff99655506831ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad970083f876987076901dcd5e07f1dc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad970083f876987076901dcd5e07f1dc5">PDC_PDC_CTRL11_REG_PDC_MASTER_Msk</a>&#160;&#160;&#160;(0x1800UL)</td></tr>
<tr class="separator:gad970083f876987076901dcd5e07f1dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc24d8c32055810017193062442317f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadc24d8c32055810017193062442317f6">PDC_PDC_CTRL11_REG_EN_COM_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gadc24d8c32055810017193062442317f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ae356372e358776f2fd105a75ea222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad7ae356372e358776f2fd105a75ea222">PDC_PDC_CTRL11_REG_EN_COM_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gad7ae356372e358776f2fd105a75ea222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7142a6b6471aa173adc2bbdef736639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae7142a6b6471aa173adc2bbdef736639">PDC_PDC_CTRL11_REG_EN_PER_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gae7142a6b6471aa173adc2bbdef736639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45506e05fa3cedde327cb076a1e53d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga45506e05fa3cedde327cb076a1e53d60">PDC_PDC_CTRL11_REG_EN_PER_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:ga45506e05fa3cedde327cb076a1e53d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd2900222de66d796aa96d1cacccb7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8fd2900222de66d796aa96d1cacccb7d">PDC_PDC_CTRL11_REG_EN_TMR_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga8fd2900222de66d796aa96d1cacccb7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c392a9ae2a7cd5548170d7ee6cbba49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4c392a9ae2a7cd5548170d7ee6cbba49">PDC_PDC_CTRL11_REG_EN_TMR_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga4c392a9ae2a7cd5548170d7ee6cbba49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa6826ba313e00ebc4811423569dc32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0aa6826ba313e00ebc4811423569dc32">PDC_PDC_CTRL11_REG_EN_XTAL_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga0aa6826ba313e00ebc4811423569dc32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb9eb86f0493205a9bc2d1788e33b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9eb9eb86f0493205a9bc2d1788e33b9a">PDC_PDC_CTRL11_REG_EN_XTAL_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga9eb9eb86f0493205a9bc2d1788e33b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f394d1264fb26e5017ac26eb33336a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4f394d1264fb26e5017ac26eb33336a9">PDC_PDC_CTRL11_REG_TRIG_ID_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga4f394d1264fb26e5017ac26eb33336a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78fb130b5814ec09b7a1b0a4fa0795ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga78fb130b5814ec09b7a1b0a4fa0795ed">PDC_PDC_CTRL11_REG_TRIG_ID_Msk</a>&#160;&#160;&#160;(0x7cUL)</td></tr>
<tr class="separator:ga78fb130b5814ec09b7a1b0a4fa0795ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7405ef43ee8b40a8e1ab4374f5542bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa7405ef43ee8b40a8e1ab4374f5542bd">PDC_PDC_CTRL11_REG_TRIG_SELECT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaa7405ef43ee8b40a8e1ab4374f5542bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23074f439e7b0ffd2aad4ac55dd3ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf23074f439e7b0ffd2aad4ac55dd3ba5">PDC_PDC_CTRL11_REG_TRIG_SELECT_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:gaf23074f439e7b0ffd2aad4ac55dd3ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1d1efdd91474a42348ab9c2a4bcb65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaed1d1efdd91474a42348ab9c2a4bcb65">PDC_PDC_CTRL1_REG_PDC_MASTER_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:gaed1d1efdd91474a42348ab9c2a4bcb65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ea744c6375e442c1cf4b2f2575f0bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae8ea744c6375e442c1cf4b2f2575f0bc">PDC_PDC_CTRL1_REG_PDC_MASTER_Msk</a>&#160;&#160;&#160;(0x1800UL)</td></tr>
<tr class="separator:gae8ea744c6375e442c1cf4b2f2575f0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d5b236504d630f5595eecdf3ae2351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga27d5b236504d630f5595eecdf3ae2351">PDC_PDC_CTRL1_REG_EN_COM_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga27d5b236504d630f5595eecdf3ae2351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710bf011395dcf13d39826ff41d1a462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga710bf011395dcf13d39826ff41d1a462">PDC_PDC_CTRL1_REG_EN_COM_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga710bf011395dcf13d39826ff41d1a462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a93949c5fb0a6630b68f8d0abea037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa4a93949c5fb0a6630b68f8d0abea037">PDC_PDC_CTRL1_REG_EN_PER_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gaa4a93949c5fb0a6630b68f8d0abea037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e2d3d7dd07abdb227a635e0e57d4ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa6e2d3d7dd07abdb227a635e0e57d4ef">PDC_PDC_CTRL1_REG_EN_PER_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gaa6e2d3d7dd07abdb227a635e0e57d4ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19237ced2e056db2e428d41c39963d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga19237ced2e056db2e428d41c39963d27">PDC_PDC_CTRL1_REG_EN_TMR_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga19237ced2e056db2e428d41c39963d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78becb2410039f15ca96e5cf7a66d7e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga78becb2410039f15ca96e5cf7a66d7e6">PDC_PDC_CTRL1_REG_EN_TMR_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga78becb2410039f15ca96e5cf7a66d7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d53bc6b99a56cf98db4264c9318ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad2d53bc6b99a56cf98db4264c9318ac3">PDC_PDC_CTRL1_REG_EN_XTAL_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gad2d53bc6b99a56cf98db4264c9318ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9169908a414078b2e253ca115e1bb4bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9169908a414078b2e253ca115e1bb4bb">PDC_PDC_CTRL1_REG_EN_XTAL_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga9169908a414078b2e253ca115e1bb4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe58091d465a3c780e3bac958024c0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaefe58091d465a3c780e3bac958024c0b">PDC_PDC_CTRL1_REG_TRIG_ID_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gaefe58091d465a3c780e3bac958024c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a2e2ac3451aa5fa0d69fcbd5f19e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab3a2e2ac3451aa5fa0d69fcbd5f19e6e">PDC_PDC_CTRL1_REG_TRIG_ID_Msk</a>&#160;&#160;&#160;(0x7cUL)</td></tr>
<tr class="separator:gab3a2e2ac3451aa5fa0d69fcbd5f19e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c880ac81732b976fc7ce85d0fb6da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf6c880ac81732b976fc7ce85d0fb6da7">PDC_PDC_CTRL1_REG_TRIG_SELECT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaf6c880ac81732b976fc7ce85d0fb6da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5ae31f92d03b932ab70e87d697873a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2d5ae31f92d03b932ab70e87d697873a">PDC_PDC_CTRL1_REG_TRIG_SELECT_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga2d5ae31f92d03b932ab70e87d697873a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64811338feeba5788cbfbfe8cdcae8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga64811338feeba5788cbfbfe8cdcae8f1">PDC_PDC_CTRL2_REG_PDC_MASTER_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga64811338feeba5788cbfbfe8cdcae8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492cf88d341ad2bd93198fe10c221420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga492cf88d341ad2bd93198fe10c221420">PDC_PDC_CTRL2_REG_PDC_MASTER_Msk</a>&#160;&#160;&#160;(0x1800UL)</td></tr>
<tr class="separator:ga492cf88d341ad2bd93198fe10c221420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cfd75eb7da3c7bd309f404f72372735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5cfd75eb7da3c7bd309f404f72372735">PDC_PDC_CTRL2_REG_EN_COM_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga5cfd75eb7da3c7bd309f404f72372735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8668e89e7c5931e2c0cdadc1a7862546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8668e89e7c5931e2c0cdadc1a7862546">PDC_PDC_CTRL2_REG_EN_COM_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga8668e89e7c5931e2c0cdadc1a7862546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f11216a9ff31507c9bed32a58e19c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7f11216a9ff31507c9bed32a58e19c3a">PDC_PDC_CTRL2_REG_EN_PER_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga7f11216a9ff31507c9bed32a58e19c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0760b17de47fd3b7260facc996c9cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa0760b17de47fd3b7260facc996c9cb4">PDC_PDC_CTRL2_REG_EN_PER_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gaa0760b17de47fd3b7260facc996c9cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9917e5da738bf906341fb9721bc01bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9917e5da738bf906341fb9721bc01bf9">PDC_PDC_CTRL2_REG_EN_TMR_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga9917e5da738bf906341fb9721bc01bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f0667e16c6bf7d3cc35f14f296b294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf9f0667e16c6bf7d3cc35f14f296b294">PDC_PDC_CTRL2_REG_EN_TMR_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:gaf9f0667e16c6bf7d3cc35f14f296b294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f5b2ec6a0e5dd9c87dc6ef9c046472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga65f5b2ec6a0e5dd9c87dc6ef9c046472">PDC_PDC_CTRL2_REG_EN_XTAL_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga65f5b2ec6a0e5dd9c87dc6ef9c046472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff21cb572b9e2b782fc1a18bbe173aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7ff21cb572b9e2b782fc1a18bbe173aa">PDC_PDC_CTRL2_REG_EN_XTAL_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga7ff21cb572b9e2b782fc1a18bbe173aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade169d3731d3b7ffb0bd633a2c1c776a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gade169d3731d3b7ffb0bd633a2c1c776a">PDC_PDC_CTRL2_REG_TRIG_ID_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gade169d3731d3b7ffb0bd633a2c1c776a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b1f8cb7553984474c16138b4850e4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab1b1f8cb7553984474c16138b4850e4f">PDC_PDC_CTRL2_REG_TRIG_ID_Msk</a>&#160;&#160;&#160;(0x7cUL)</td></tr>
<tr class="separator:gab1b1f8cb7553984474c16138b4850e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b5c53ddf7a10f70270d42cabe811e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga85b5c53ddf7a10f70270d42cabe811e3">PDC_PDC_CTRL2_REG_TRIG_SELECT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga85b5c53ddf7a10f70270d42cabe811e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e719834e498ca2181ebe3d00edc4771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9e719834e498ca2181ebe3d00edc4771">PDC_PDC_CTRL2_REG_TRIG_SELECT_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga9e719834e498ca2181ebe3d00edc4771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad5f32ec410dabaea3753ab385b9c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1ad5f32ec410dabaea3753ab385b9c63">PDC_PDC_CTRL3_REG_PDC_MASTER_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga1ad5f32ec410dabaea3753ab385b9c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e30c6d0980e2855b8333a3ac5a906f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad0e30c6d0980e2855b8333a3ac5a906f">PDC_PDC_CTRL3_REG_PDC_MASTER_Msk</a>&#160;&#160;&#160;(0x1800UL)</td></tr>
<tr class="separator:gad0e30c6d0980e2855b8333a3ac5a906f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee784308c198224fc1327e546527ef57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaee784308c198224fc1327e546527ef57">PDC_PDC_CTRL3_REG_EN_COM_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gaee784308c198224fc1327e546527ef57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b51f245c3c76af026cc1a53dd0c9223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9b51f245c3c76af026cc1a53dd0c9223">PDC_PDC_CTRL3_REG_EN_COM_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga9b51f245c3c76af026cc1a53dd0c9223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7f7664d2189d4fe3053d8dae864367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gade7f7664d2189d4fe3053d8dae864367">PDC_PDC_CTRL3_REG_EN_PER_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gade7f7664d2189d4fe3053d8dae864367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29e1afdc3cfbb03ce1a279e0a2499c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae29e1afdc3cfbb03ce1a279e0a2499c5">PDC_PDC_CTRL3_REG_EN_PER_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gae29e1afdc3cfbb03ce1a279e0a2499c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5238125f5adbae16e8646774e0454c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa5238125f5adbae16e8646774e0454c8">PDC_PDC_CTRL3_REG_EN_TMR_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gaa5238125f5adbae16e8646774e0454c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8da91ca22fab3c1d24aba9253c81b7e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8da91ca22fab3c1d24aba9253c81b7e3">PDC_PDC_CTRL3_REG_EN_TMR_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga8da91ca22fab3c1d24aba9253c81b7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e48fa18b28d98cae9800e1c9160e549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0e48fa18b28d98cae9800e1c9160e549">PDC_PDC_CTRL3_REG_EN_XTAL_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga0e48fa18b28d98cae9800e1c9160e549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801cab48607bc4644a9a33560624907b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga801cab48607bc4644a9a33560624907b">PDC_PDC_CTRL3_REG_EN_XTAL_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga801cab48607bc4644a9a33560624907b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee6ffc7c1152aaba93e8983527b009c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3ee6ffc7c1152aaba93e8983527b009c">PDC_PDC_CTRL3_REG_TRIG_ID_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga3ee6ffc7c1152aaba93e8983527b009c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ba5df059e95fb435f0857a6b8d10cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga83ba5df059e95fb435f0857a6b8d10cc">PDC_PDC_CTRL3_REG_TRIG_ID_Msk</a>&#160;&#160;&#160;(0x7cUL)</td></tr>
<tr class="separator:ga83ba5df059e95fb435f0857a6b8d10cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40657da08bf21335086542debdff94b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad40657da08bf21335086542debdff94b">PDC_PDC_CTRL3_REG_TRIG_SELECT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad40657da08bf21335086542debdff94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f383ae2d36e9efb1f8849782988aa4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7f383ae2d36e9efb1f8849782988aa4d">PDC_PDC_CTRL3_REG_TRIG_SELECT_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga7f383ae2d36e9efb1f8849782988aa4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac96628632ac7f1717a9919cd8238dc04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac96628632ac7f1717a9919cd8238dc04">PDC_PDC_CTRL4_REG_PDC_MASTER_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:gac96628632ac7f1717a9919cd8238dc04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf70bb47a6d772778ee9e3e4c8124fe8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf70bb47a6d772778ee9e3e4c8124fe8e">PDC_PDC_CTRL4_REG_PDC_MASTER_Msk</a>&#160;&#160;&#160;(0x1800UL)</td></tr>
<tr class="separator:gaf70bb47a6d772778ee9e3e4c8124fe8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3319aa9c1e34dac3260d612756ec230a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3319aa9c1e34dac3260d612756ec230a">PDC_PDC_CTRL4_REG_EN_COM_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga3319aa9c1e34dac3260d612756ec230a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b23b7c5d1c050a760d12f952605b44c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8b23b7c5d1c050a760d12f952605b44c">PDC_PDC_CTRL4_REG_EN_COM_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga8b23b7c5d1c050a760d12f952605b44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a27e0842b56be31aeb21fe19c194552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2a27e0842b56be31aeb21fe19c194552">PDC_PDC_CTRL4_REG_EN_PER_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga2a27e0842b56be31aeb21fe19c194552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a28a7e111e257b67ff8fdba7b4a1166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3a28a7e111e257b67ff8fdba7b4a1166">PDC_PDC_CTRL4_REG_EN_PER_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:ga3a28a7e111e257b67ff8fdba7b4a1166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4ba2374d265811d02d6e7b837ae945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2a4ba2374d265811d02d6e7b837ae945">PDC_PDC_CTRL4_REG_EN_TMR_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga2a4ba2374d265811d02d6e7b837ae945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395cdfbb825566b6a07a4eba5f252edc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga395cdfbb825566b6a07a4eba5f252edc">PDC_PDC_CTRL4_REG_EN_TMR_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga395cdfbb825566b6a07a4eba5f252edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a64a4126efafb957e8446ab2bc8cfa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1a64a4126efafb957e8446ab2bc8cfa5">PDC_PDC_CTRL4_REG_EN_XTAL_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga1a64a4126efafb957e8446ab2bc8cfa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa557638d47476a313382bc9dd3d1c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3fa557638d47476a313382bc9dd3d1c3">PDC_PDC_CTRL4_REG_EN_XTAL_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga3fa557638d47476a313382bc9dd3d1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e0a9f367082c22db316931eb1f9c413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3e0a9f367082c22db316931eb1f9c413">PDC_PDC_CTRL4_REG_TRIG_ID_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga3e0a9f367082c22db316931eb1f9c413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b74205b700eb528cd720322e4b0f608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6b74205b700eb528cd720322e4b0f608">PDC_PDC_CTRL4_REG_TRIG_ID_Msk</a>&#160;&#160;&#160;(0x7cUL)</td></tr>
<tr class="separator:ga6b74205b700eb528cd720322e4b0f608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga329dd2f7f8e1703ac39d014f9c34e2e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga329dd2f7f8e1703ac39d014f9c34e2e7">PDC_PDC_CTRL4_REG_TRIG_SELECT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga329dd2f7f8e1703ac39d014f9c34e2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db86e109a2bcb4890f7196b2329fe5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3db86e109a2bcb4890f7196b2329fe5e">PDC_PDC_CTRL4_REG_TRIG_SELECT_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga3db86e109a2bcb4890f7196b2329fe5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae989616fdf7ec0b706a300451ebeefe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae989616fdf7ec0b706a300451ebeefe4">PDC_PDC_CTRL5_REG_PDC_MASTER_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:gae989616fdf7ec0b706a300451ebeefe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62be630998c9cdef96ca455282b73891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga62be630998c9cdef96ca455282b73891">PDC_PDC_CTRL5_REG_PDC_MASTER_Msk</a>&#160;&#160;&#160;(0x1800UL)</td></tr>
<tr class="separator:ga62be630998c9cdef96ca455282b73891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8003b60ed41af99559c17f73b4a055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3b8003b60ed41af99559c17f73b4a055">PDC_PDC_CTRL5_REG_EN_COM_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga3b8003b60ed41af99559c17f73b4a055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d6e362633146632f13295b57df3eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga96d6e362633146632f13295b57df3eac">PDC_PDC_CTRL5_REG_EN_COM_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga96d6e362633146632f13295b57df3eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554d5b663c4a9485b66a7d11bd1c1c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga554d5b663c4a9485b66a7d11bd1c1c15">PDC_PDC_CTRL5_REG_EN_PER_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga554d5b663c4a9485b66a7d11bd1c1c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55142e33839b6d931780a91daf21ba49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga55142e33839b6d931780a91daf21ba49">PDC_PDC_CTRL5_REG_EN_PER_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:ga55142e33839b6d931780a91daf21ba49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f25ae8a3ec631eb8fbc68b83dfd9f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8f25ae8a3ec631eb8fbc68b83dfd9f08">PDC_PDC_CTRL5_REG_EN_TMR_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga8f25ae8a3ec631eb8fbc68b83dfd9f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd06f9eaa591e8c59c1cddbb82c30a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadd06f9eaa591e8c59c1cddbb82c30a3b">PDC_PDC_CTRL5_REG_EN_TMR_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:gadd06f9eaa591e8c59c1cddbb82c30a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab557e0e38d09f6be96ee5ea01185f0c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab557e0e38d09f6be96ee5ea01185f0c2">PDC_PDC_CTRL5_REG_EN_XTAL_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gab557e0e38d09f6be96ee5ea01185f0c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7792da5e832f073e3da5a86e035ceb13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7792da5e832f073e3da5a86e035ceb13">PDC_PDC_CTRL5_REG_EN_XTAL_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga7792da5e832f073e3da5a86e035ceb13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85429cbf1cff74f3c7ffebaa466d62d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga85429cbf1cff74f3c7ffebaa466d62d3">PDC_PDC_CTRL5_REG_TRIG_ID_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga85429cbf1cff74f3c7ffebaa466d62d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba93581fa0199a54add0c6481926f0d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaba93581fa0199a54add0c6481926f0d0">PDC_PDC_CTRL5_REG_TRIG_ID_Msk</a>&#160;&#160;&#160;(0x7cUL)</td></tr>
<tr class="separator:gaba93581fa0199a54add0c6481926f0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d4cf4bf1e5a625e83d808ba26a4a29e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0d4cf4bf1e5a625e83d808ba26a4a29e">PDC_PDC_CTRL5_REG_TRIG_SELECT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga0d4cf4bf1e5a625e83d808ba26a4a29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e4b7c19130799d4f8f6f2525a61329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac8e4b7c19130799d4f8f6f2525a61329">PDC_PDC_CTRL5_REG_TRIG_SELECT_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:gac8e4b7c19130799d4f8f6f2525a61329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a27254affc2cf66db1e8945c2cd88c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8a27254affc2cf66db1e8945c2cd88c2">PDC_PDC_CTRL6_REG_PDC_MASTER_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga8a27254affc2cf66db1e8945c2cd88c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d7d988ac7deed0919ae598a2558641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga81d7d988ac7deed0919ae598a2558641">PDC_PDC_CTRL6_REG_PDC_MASTER_Msk</a>&#160;&#160;&#160;(0x1800UL)</td></tr>
<tr class="separator:ga81d7d988ac7deed0919ae598a2558641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61fc5ed75c866e386f43ca459a2e073a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga61fc5ed75c866e386f43ca459a2e073a">PDC_PDC_CTRL6_REG_EN_COM_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga61fc5ed75c866e386f43ca459a2e073a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d5e7d77125eb377ef4a6dd1c2a8414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga31d5e7d77125eb377ef4a6dd1c2a8414">PDC_PDC_CTRL6_REG_EN_COM_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga31d5e7d77125eb377ef4a6dd1c2a8414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bba600b80df201c7c28b21c0971f4a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8bba600b80df201c7c28b21c0971f4a7">PDC_PDC_CTRL6_REG_EN_PER_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga8bba600b80df201c7c28b21c0971f4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506d57181566a1f9e8b55041284a55e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga506d57181566a1f9e8b55041284a55e2">PDC_PDC_CTRL6_REG_EN_PER_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:ga506d57181566a1f9e8b55041284a55e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b7189f806468c3ac545179f66bd2bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa6b7189f806468c3ac545179f66bd2bf">PDC_PDC_CTRL6_REG_EN_TMR_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gaa6b7189f806468c3ac545179f66bd2bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419ffe50d962df0a576ae5fd935e9456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga419ffe50d962df0a576ae5fd935e9456">PDC_PDC_CTRL6_REG_EN_TMR_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga419ffe50d962df0a576ae5fd935e9456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62dd6b86cb12fa680ed2216f823d32c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa62dd6b86cb12fa680ed2216f823d32c">PDC_PDC_CTRL6_REG_EN_XTAL_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gaa62dd6b86cb12fa680ed2216f823d32c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa11dafcda89c1f3490bf2491817d1ca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa11dafcda89c1f3490bf2491817d1ca2">PDC_PDC_CTRL6_REG_EN_XTAL_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:gaa11dafcda89c1f3490bf2491817d1ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dbdeb1e86a2ab58fa33a183e5a7e87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0dbdeb1e86a2ab58fa33a183e5a7e87c">PDC_PDC_CTRL6_REG_TRIG_ID_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga0dbdeb1e86a2ab58fa33a183e5a7e87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e5f399623452ff09a8ab86bccbe593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf8e5f399623452ff09a8ab86bccbe593">PDC_PDC_CTRL6_REG_TRIG_ID_Msk</a>&#160;&#160;&#160;(0x7cUL)</td></tr>
<tr class="separator:gaf8e5f399623452ff09a8ab86bccbe593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0dfc19d44901955cec4d05aea7f6e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac0dfc19d44901955cec4d05aea7f6e71">PDC_PDC_CTRL6_REG_TRIG_SELECT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac0dfc19d44901955cec4d05aea7f6e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60d637cae0c9589d9d8572af22a9f9e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga60d637cae0c9589d9d8572af22a9f9e1">PDC_PDC_CTRL6_REG_TRIG_SELECT_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga60d637cae0c9589d9d8572af22a9f9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ad1e46d655d6c605a157509e75e748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga52ad1e46d655d6c605a157509e75e748">PDC_PDC_CTRL7_REG_PDC_MASTER_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga52ad1e46d655d6c605a157509e75e748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbca579e9e0c57dc2faa566a355ca297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacbca579e9e0c57dc2faa566a355ca297">PDC_PDC_CTRL7_REG_PDC_MASTER_Msk</a>&#160;&#160;&#160;(0x1800UL)</td></tr>
<tr class="separator:gacbca579e9e0c57dc2faa566a355ca297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a50d7ab1482a8ab8b279ce095dd406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga98a50d7ab1482a8ab8b279ce095dd406">PDC_PDC_CTRL7_REG_EN_COM_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga98a50d7ab1482a8ab8b279ce095dd406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e4849728cf5491155a0728582237ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga56e4849728cf5491155a0728582237ea">PDC_PDC_CTRL7_REG_EN_COM_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga56e4849728cf5491155a0728582237ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0db54ff1b7abe73009c4e53a62d86b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf0db54ff1b7abe73009c4e53a62d86b7">PDC_PDC_CTRL7_REG_EN_PER_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gaf0db54ff1b7abe73009c4e53a62d86b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4273a817e0cae61db0b6f4e3b710d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa4273a817e0cae61db0b6f4e3b710d20">PDC_PDC_CTRL7_REG_EN_PER_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gaa4273a817e0cae61db0b6f4e3b710d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffdbd0dff6cc85732841b5ef7c34caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3ffdbd0dff6cc85732841b5ef7c34caf">PDC_PDC_CTRL7_REG_EN_TMR_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga3ffdbd0dff6cc85732841b5ef7c34caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf781d5bfc841c5e21ad8a123826c848e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf781d5bfc841c5e21ad8a123826c848e">PDC_PDC_CTRL7_REG_EN_TMR_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:gaf781d5bfc841c5e21ad8a123826c848e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f021ec96c079f1eec85f0620befd010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6f021ec96c079f1eec85f0620befd010">PDC_PDC_CTRL7_REG_EN_XTAL_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga6f021ec96c079f1eec85f0620befd010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360ae7de91c2863a5a13503996158d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga360ae7de91c2863a5a13503996158d73">PDC_PDC_CTRL7_REG_EN_XTAL_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga360ae7de91c2863a5a13503996158d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb1b438edd1019c30a5838c4cb76f04b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeb1b438edd1019c30a5838c4cb76f04b">PDC_PDC_CTRL7_REG_TRIG_ID_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gaeb1b438edd1019c30a5838c4cb76f04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dcc2c88a7502e1a3e38ffb002ffdcac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5dcc2c88a7502e1a3e38ffb002ffdcac">PDC_PDC_CTRL7_REG_TRIG_ID_Msk</a>&#160;&#160;&#160;(0x7cUL)</td></tr>
<tr class="separator:ga5dcc2c88a7502e1a3e38ffb002ffdcac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe15c6158298c8787bdfb30b55ef9ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabe15c6158298c8787bdfb30b55ef9ebd">PDC_PDC_CTRL7_REG_TRIG_SELECT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gabe15c6158298c8787bdfb30b55ef9ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4235960bb58a3c965bd2197b694657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0c4235960bb58a3c965bd2197b694657">PDC_PDC_CTRL7_REG_TRIG_SELECT_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga0c4235960bb58a3c965bd2197b694657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546e8791adbb6bf1418ba5bae4838a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga546e8791adbb6bf1418ba5bae4838a01">PDC_PDC_CTRL8_REG_PDC_MASTER_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga546e8791adbb6bf1418ba5bae4838a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadce16732ab5a307f07ae7742b6fa0829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadce16732ab5a307f07ae7742b6fa0829">PDC_PDC_CTRL8_REG_PDC_MASTER_Msk</a>&#160;&#160;&#160;(0x1800UL)</td></tr>
<tr class="separator:gadce16732ab5a307f07ae7742b6fa0829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4ca7b462a72a7b0901352ce837f7ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad4ca7b462a72a7b0901352ce837f7ce9">PDC_PDC_CTRL8_REG_EN_COM_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gad4ca7b462a72a7b0901352ce837f7ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00997b00f75c186235265ec965305fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga00997b00f75c186235265ec965305fc8">PDC_PDC_CTRL8_REG_EN_COM_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga00997b00f75c186235265ec965305fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31ac82945964173bf6d0266a3a5c2f91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga31ac82945964173bf6d0266a3a5c2f91">PDC_PDC_CTRL8_REG_EN_PER_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga31ac82945964173bf6d0266a3a5c2f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52508db416f155bba03be54ab9a4e1d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga52508db416f155bba03be54ab9a4e1d6">PDC_PDC_CTRL8_REG_EN_PER_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:ga52508db416f155bba03be54ab9a4e1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99cf9bcf3792fe3ce225e4324b834c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga99cf9bcf3792fe3ce225e4324b834c9a">PDC_PDC_CTRL8_REG_EN_TMR_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga99cf9bcf3792fe3ce225e4324b834c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e6836d893577ea51b380d4444d6a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae1e6836d893577ea51b380d4444d6a1b">PDC_PDC_CTRL8_REG_EN_TMR_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:gae1e6836d893577ea51b380d4444d6a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4864506b79d279f6f6e9288035fd8d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4864506b79d279f6f6e9288035fd8d09">PDC_PDC_CTRL8_REG_EN_XTAL_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga4864506b79d279f6f6e9288035fd8d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710a1547d20b5ae9fcacf2544d82b4d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga710a1547d20b5ae9fcacf2544d82b4d6">PDC_PDC_CTRL8_REG_EN_XTAL_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga710a1547d20b5ae9fcacf2544d82b4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga447cd0de0257d60d34ccff9ffc5ba218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga447cd0de0257d60d34ccff9ffc5ba218">PDC_PDC_CTRL8_REG_TRIG_ID_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga447cd0de0257d60d34ccff9ffc5ba218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6718a2cfaa4be82db43f471f6821385c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6718a2cfaa4be82db43f471f6821385c">PDC_PDC_CTRL8_REG_TRIG_ID_Msk</a>&#160;&#160;&#160;(0x7cUL)</td></tr>
<tr class="separator:ga6718a2cfaa4be82db43f471f6821385c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be9f6c8d6fc5364beac1070454618cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9be9f6c8d6fc5364beac1070454618cc">PDC_PDC_CTRL8_REG_TRIG_SELECT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga9be9f6c8d6fc5364beac1070454618cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5517ceddd7929fa94bf362e6765feacd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5517ceddd7929fa94bf362e6765feacd">PDC_PDC_CTRL8_REG_TRIG_SELECT_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga5517ceddd7929fa94bf362e6765feacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f16b1e27725b1ab8c3dda1c312da38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga13f16b1e27725b1ab8c3dda1c312da38">PDC_PDC_CTRL9_REG_PDC_MASTER_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga13f16b1e27725b1ab8c3dda1c312da38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a8aef091d5d6c5dcf7adc2ebfaf6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa8a8aef091d5d6c5dcf7adc2ebfaf6e2">PDC_PDC_CTRL9_REG_PDC_MASTER_Msk</a>&#160;&#160;&#160;(0x1800UL)</td></tr>
<tr class="separator:gaa8a8aef091d5d6c5dcf7adc2ebfaf6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16c5418ad137de963b634c618da586e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf16c5418ad137de963b634c618da586e">PDC_PDC_CTRL9_REG_EN_COM_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gaf16c5418ad137de963b634c618da586e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga224a7953e81e46e28c2a959e9c93c90d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga224a7953e81e46e28c2a959e9c93c90d">PDC_PDC_CTRL9_REG_EN_COM_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga224a7953e81e46e28c2a959e9c93c90d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27baf11e0773489c5d3c1baade0cc62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa27baf11e0773489c5d3c1baade0cc62">PDC_PDC_CTRL9_REG_EN_PER_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gaa27baf11e0773489c5d3c1baade0cc62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe53c42123e475017e2c7c444a59e76f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabe53c42123e475017e2c7c444a59e76f">PDC_PDC_CTRL9_REG_EN_PER_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gabe53c42123e475017e2c7c444a59e76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d9deb394e948e0e5d4a8fe168b0ff1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4d9deb394e948e0e5d4a8fe168b0ff1d">PDC_PDC_CTRL9_REG_EN_TMR_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga4d9deb394e948e0e5d4a8fe168b0ff1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f21799a2278ebc4ea0b90287de3815e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8f21799a2278ebc4ea0b90287de3815e">PDC_PDC_CTRL9_REG_EN_TMR_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga8f21799a2278ebc4ea0b90287de3815e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23ed243700a078d9d467e1db8a395da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac23ed243700a078d9d467e1db8a395da">PDC_PDC_CTRL9_REG_EN_XTAL_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gac23ed243700a078d9d467e1db8a395da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf0e4ccad0cb100620e748869c5814b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabf0e4ccad0cb100620e748869c5814b8">PDC_PDC_CTRL9_REG_EN_XTAL_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:gabf0e4ccad0cb100620e748869c5814b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga482f612a14a6f2e9007ed5c94b088bdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga482f612a14a6f2e9007ed5c94b088bdb">PDC_PDC_CTRL9_REG_TRIG_ID_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga482f612a14a6f2e9007ed5c94b088bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74372067e68aee86ff2d10a9d877ef3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga74372067e68aee86ff2d10a9d877ef3c">PDC_PDC_CTRL9_REG_TRIG_ID_Msk</a>&#160;&#160;&#160;(0x7cUL)</td></tr>
<tr class="separator:ga74372067e68aee86ff2d10a9d877ef3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c5bf7419985e939ff6e1e84fd89c66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga08c5bf7419985e939ff6e1e84fd89c66">PDC_PDC_CTRL9_REG_TRIG_SELECT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga08c5bf7419985e939ff6e1e84fd89c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3daccfd2e5960cbf77b90f671ff4561b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3daccfd2e5960cbf77b90f671ff4561b">PDC_PDC_CTRL9_REG_TRIG_SELECT_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga3daccfd2e5960cbf77b90f671ff4561b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a60f2d022d017f4bbcd4f7bc665bc46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5a60f2d022d017f4bbcd4f7bc665bc46">PDC_PDC_PENDING_CM33_REG_PDC_PENDING_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5a60f2d022d017f4bbcd4f7bc665bc46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa241980fa09278f152e9b7a1c1d6fb3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa241980fa09278f152e9b7a1c1d6fb3e">PDC_PDC_PENDING_CM33_REG_PDC_PENDING_Msk</a>&#160;&#160;&#160;(0xfffUL)</td></tr>
<tr class="separator:gaa241980fa09278f152e9b7a1c1d6fb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdced76ff92ce14d4cd36e27e276e094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafdced76ff92ce14d4cd36e27e276e094">PDC_PDC_PENDING_CMAC_REG_PDC_PENDING_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gafdced76ff92ce14d4cd36e27e276e094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab717df2d6cd3616b6b17e2f4b78cbef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaab717df2d6cd3616b6b17e2f4b78cbef">PDC_PDC_PENDING_CMAC_REG_PDC_PENDING_Msk</a>&#160;&#160;&#160;(0xfffUL)</td></tr>
<tr class="separator:gaab717df2d6cd3616b6b17e2f4b78cbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga544d0d99c69eb0ecf4dfb67267dda453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga544d0d99c69eb0ecf4dfb67267dda453">PDC_PDC_PENDING_REG_PDC_PENDING_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga544d0d99c69eb0ecf4dfb67267dda453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275f8b608d471cdda130eff49d207c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga275f8b608d471cdda130eff49d207c6a">PDC_PDC_PENDING_REG_PDC_PENDING_Msk</a>&#160;&#160;&#160;(0xfffUL)</td></tr>
<tr class="separator:ga275f8b608d471cdda130eff49d207c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17919ff3063ba335ea2de04eed836de6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga17919ff3063ba335ea2de04eed836de6">PDC_PDC_SET_PENDING_REG_PDC_SET_PENDING_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga17919ff3063ba335ea2de04eed836de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b916664ba04943b4c94eaa2b74498be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6b916664ba04943b4c94eaa2b74498be">PDC_PDC_SET_PENDING_REG_PDC_SET_PENDING_Msk</a>&#160;&#160;&#160;(0x1fUL)</td></tr>
<tr class="separator:ga6b916664ba04943b4c94eaa2b74498be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0543f0a5e3edf63c4e5ee88b763b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gada0543f0a5e3edf63c4e5ee88b763b81">QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_CS_HIGH_MIN_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:gada0543f0a5e3edf63c4e5ee88b763b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6421c2eab01b316b1fd12137969a8e4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6421c2eab01b316b1fd12137969a8e4a">QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_CS_HIGH_MIN_Msk</a>&#160;&#160;&#160;(0x7c000UL)</td></tr>
<tr class="separator:ga6421c2eab01b316b1fd12137969a8e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86b6cb56c4ce937c7775f549849d39b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf86b6cb56c4ce937c7775f549849d39b">QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_DAT_TX_MD_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:gaf86b6cb56c4ce937c7775f549849d39b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad548980591be1da1c8d5cc6a617c6f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad548980591be1da1c8d5cc6a617c6f37">QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_DAT_TX_MD_Msk</a>&#160;&#160;&#160;(0x3000UL)</td></tr>
<tr class="separator:gad548980591be1da1c8d5cc6a617c6f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga298fe2459bf284bfaa1d19b4c77c02bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga298fe2459bf284bfaa1d19b4c77c02bd">QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_ADR_TX_MD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga298fe2459bf284bfaa1d19b4c77c02bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf942c7a58ae4a1863a3dce4a8b777046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf942c7a58ae4a1863a3dce4a8b777046">QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_ADR_TX_MD_Msk</a>&#160;&#160;&#160;(0xc00UL)</td></tr>
<tr class="separator:gaf942c7a58ae4a1863a3dce4a8b777046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e1e0d7d47f18f83f32b25b4a33fc66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga04e1e0d7d47f18f83f32b25b4a33fc66">QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_INST_TX_MD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga04e1e0d7d47f18f83f32b25b4a33fc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac065e41720558a1e53d12c611e68be41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac065e41720558a1e53d12c611e68be41">QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_INST_TX_MD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:gac065e41720558a1e53d12c611e68be41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e2d469680a2195f60a27c8772e9f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga79e2d469680a2195f60a27c8772e9f74">QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_INST_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga79e2d469680a2195f60a27c8772e9f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4724477133f701e0ff3c3295543b4907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4724477133f701e0ff3c3295543b4907">QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_INST_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga4724477133f701e0ff3c3295543b4907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga526e38a3b80ab54679a81de6548d10b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga526e38a3b80ab54679a81de6548d10b9">QSPIC_QSPIC_BURSTBRK_REG_QSPIC_SEC_HF_DS_Pos</a>&#160;&#160;&#160;(20UL)</td></tr>
<tr class="separator:ga526e38a3b80ab54679a81de6548d10b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe264d3d4b5567d98a17ef49ec6b7e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafe264d3d4b5567d98a17ef49ec6b7e27">QSPIC_QSPIC_BURSTBRK_REG_QSPIC_SEC_HF_DS_Msk</a>&#160;&#160;&#160;(0x100000UL)</td></tr>
<tr class="separator:gafe264d3d4b5567d98a17ef49ec6b7e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490fff9635ff738f6f5e5408b0a7c7ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga490fff9635ff738f6f5e5408b0a7c7ac">QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_TX_MD_Pos</a>&#160;&#160;&#160;(18UL)</td></tr>
<tr class="separator:ga490fff9635ff738f6f5e5408b0a7c7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a383db1dd0aaddc553d4325a7333f10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7a383db1dd0aaddc553d4325a7333f10">QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_TX_MD_Msk</a>&#160;&#160;&#160;(0xc0000UL)</td></tr>
<tr class="separator:ga7a383db1dd0aaddc553d4325a7333f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5a2484f69e5fc2369b499b394667490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad5a2484f69e5fc2369b499b394667490">QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_SZ_Pos</a>&#160;&#160;&#160;(17UL)</td></tr>
<tr class="separator:gad5a2484f69e5fc2369b499b394667490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7f49b6c1088c2782b0fc4456b7a80f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa7f49b6c1088c2782b0fc4456b7a80f9">QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_SZ_Msk</a>&#160;&#160;&#160;(0x20000UL)</td></tr>
<tr class="separator:gaa7f49b6c1088c2782b0fc4456b7a80f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d443c1938d17bbd5bdc54acb3ea950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac1d443c1938d17bbd5bdc54acb3ea950">QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_EN_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gac1d443c1938d17bbd5bdc54acb3ea950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ba80ba63767ff6fba592716892f29e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad0ba80ba63767ff6fba592716892f29e">QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_EN_Msk</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:gad0ba80ba63767ff6fba592716892f29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87b69284444f7067b344cf32c52495d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga87b69284444f7067b344cf32c52495d1">QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_WRD_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga87b69284444f7067b344cf32c52495d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aec1257b2e4f4e7e5b90e9823d2ce29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2aec1257b2e4f4e7e5b90e9823d2ce29">QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_WRD_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga2aec1257b2e4f4e7e5b90e9823d2ce29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68371673a86920e99f4c4f395c398161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga68371673a86920e99f4c4f395c398161">QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_DMY_TX_MD_Pos</a>&#160;&#160;&#160;(30UL)</td></tr>
<tr class="separator:ga68371673a86920e99f4c4f395c398161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39629512010196d0db8901f7de171e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga39629512010196d0db8901f7de171e67">QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_DMY_TX_MD_Msk</a>&#160;&#160;&#160;(0xc0000000UL)</td></tr>
<tr class="separator:ga39629512010196d0db8901f7de171e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e74af12b23d181a67695155e6c1716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga86e74af12b23d181a67695155e6c1716">QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_EXT_TX_MD_Pos</a>&#160;&#160;&#160;(28UL)</td></tr>
<tr class="separator:ga86e74af12b23d181a67695155e6c1716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91c9cec46e101ff1c107ea9a1d90ee72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga91c9cec46e101ff1c107ea9a1d90ee72">QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_EXT_TX_MD_Msk</a>&#160;&#160;&#160;(0x30000000UL)</td></tr>
<tr class="separator:ga91c9cec46e101ff1c107ea9a1d90ee72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac192ecf267ae7955b8ee907cbab68874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac192ecf267ae7955b8ee907cbab68874">QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_ADR_TX_MD_Pos</a>&#160;&#160;&#160;(26UL)</td></tr>
<tr class="separator:gac192ecf267ae7955b8ee907cbab68874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8403309005e72e90652745ecba7de12f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8403309005e72e90652745ecba7de12f">QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_ADR_TX_MD_Msk</a>&#160;&#160;&#160;(0xc000000UL)</td></tr>
<tr class="separator:ga8403309005e72e90652745ecba7de12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70fde42bfa9b9bcd9c7a38ee4f8eba0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga70fde42bfa9b9bcd9c7a38ee4f8eba0a">QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_TX_MD_Pos</a>&#160;&#160;&#160;(24UL)</td></tr>
<tr class="separator:ga70fde42bfa9b9bcd9c7a38ee4f8eba0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5e1153826c3bd1bbe1ee38bfe76828b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab5e1153826c3bd1bbe1ee38bfe76828b">QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_TX_MD_Msk</a>&#160;&#160;&#160;(0x3000000UL)</td></tr>
<tr class="separator:gab5e1153826c3bd1bbe1ee38bfe76828b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e271bf30b010751b453b25bc249972b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4e271bf30b010751b453b25bc249972b">QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_EXT_BYTE_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga4e271bf30b010751b453b25bc249972b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6f948ee29302639b536e405e5c24af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac6f948ee29302639b536e405e5c24af8">QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_EXT_BYTE_Msk</a>&#160;&#160;&#160;(0xff0000UL)</td></tr>
<tr class="separator:gac6f948ee29302639b536e405e5c24af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf084fb07ad73b4c41eef60e197e69d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf084fb07ad73b4c41eef60e197e69d28">QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_WB_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gaf084fb07ad73b4c41eef60e197e69d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdd49d1c39d2eaedffa0531be9d98817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabdd49d1c39d2eaedffa0531be9d98817">QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_WB_Msk</a>&#160;&#160;&#160;(0xff00UL)</td></tr>
<tr class="separator:gabdd49d1c39d2eaedffa0531be9d98817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc3427ed845d220557cc27f04bac7fe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacc3427ed845d220557cc27f04bac7fe2">QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gacc3427ed845d220557cc27f04bac7fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02079db5ee7c1acacee007507b2d7fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga02079db5ee7c1acacee007507b2d7fc9">QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga02079db5ee7c1acacee007507b2d7fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4dd8f8ee85f98cc9146708195becf32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae4dd8f8ee85f98cc9146708195becf32">QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DMY_FORCE_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:gae4dd8f8ee85f98cc9146708195becf32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga597c91a66d6d701f4d519ded42b5a04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga597c91a66d6d701f4d519ded42b5a04d">QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DMY_FORCE_Msk</a>&#160;&#160;&#160;(0x8000UL)</td></tr>
<tr class="separator:ga597c91a66d6d701f4d519ded42b5a04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa525c1fd86e8cdc7fa957eab9b63047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafa525c1fd86e8cdc7fa957eab9b63047">QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_CS_HIGH_MIN_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:gafa525c1fd86e8cdc7fa957eab9b63047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08d71a82ba7c5c8ef263d59fa681981b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga08d71a82ba7c5c8ef263d59fa681981b">QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_CS_HIGH_MIN_Msk</a>&#160;&#160;&#160;(0x7000UL)</td></tr>
<tr class="separator:ga08d71a82ba7c5c8ef263d59fa681981b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c5437b89bbb5092d6b289b0545028c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga81c5437b89bbb5092d6b289b0545028c">QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_SIZE_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga81c5437b89bbb5092d6b289b0545028c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3e609040fc67fedc8eb6250ae56613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacb3e609040fc67fedc8eb6250ae56613">QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_SIZE_Msk</a>&#160;&#160;&#160;(0xc00UL)</td></tr>
<tr class="separator:gacb3e609040fc67fedc8eb6250ae56613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdf65554cd6b546dae7e7b92003cb66d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafdf65554cd6b546dae7e7b92003cb66d">QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_LEN_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gafdf65554cd6b546dae7e7b92003cb66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538c3bf82da33867714ddb9a587c93ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga538c3bf82da33867714ddb9a587c93ab">QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_LEN_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga538c3bf82da33867714ddb9a587c93ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16c93da598e70a509d35db0a4b5641d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab16c93da598e70a509d35db0a4b5641d">QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_MD_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gab16c93da598e70a509d35db0a4b5641d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc250932d66ce636e1405701c494538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2fc250932d66ce636e1405701c494538">QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_MD_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga2fc250932d66ce636e1405701c494538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb6f703051b54c2d69112c3cdc394b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaafb6f703051b54c2d69112c3cdc394b2">QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_INST_MD_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gaafb6f703051b54c2d69112c3cdc394b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf06ff3f595b29baf288c41b8f152ef7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf06ff3f595b29baf288c41b8f152ef7f">QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_INST_MD_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:gaf06ff3f595b29baf288c41b8f152ef7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef820dcea0507742bd416c7c9068fbd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaef820dcea0507742bd416c7c9068fbd1">QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DMY_NUM_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gaef820dcea0507742bd416c7c9068fbd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f933684ee59ebf4ea7a965161f1a97a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8f933684ee59ebf4ea7a965161f1a97a">QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DMY_NUM_Msk</a>&#160;&#160;&#160;(0x30UL)</td></tr>
<tr class="separator:ga8f933684ee59ebf4ea7a965161f1a97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87af90886a03c27c8521e17e60a30d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga87af90886a03c27c8521e17e60a30d68">QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_EXT_HF_DS_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga87af90886a03c27c8521e17e60a30d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891d378d11063ff00dcf1c6104b76cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga891d378d11063ff00dcf1c6104b76cb9">QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_EXT_HF_DS_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga891d378d11063ff00dcf1c6104b76cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca3da1f41f47385f8f4d0d7034c2229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6ca3da1f41f47385f8f4d0d7034c2229">QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_EXT_BYTE_EN_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga6ca3da1f41f47385f8f4d0d7034c2229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a513ed9f6a388ad3c2f8cba49bf61fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4a513ed9f6a388ad3c2f8cba49bf61fa">QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_EXT_BYTE_EN_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga4a513ed9f6a388ad3c2f8cba49bf61fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bdfdf43de4f0c05c6156af95777ee65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2bdfdf43de4f0c05c6156af95777ee65">QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DAT_RX_MD_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga2bdfdf43de4f0c05c6156af95777ee65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603e79971c662772fc32b8837c9ed4aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga603e79971c662772fc32b8837c9ed4aa">QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DAT_RX_MD_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga603e79971c662772fc32b8837c9ed4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab360f1e1c6a9d18e8284050b7982d505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab360f1e1c6a9d18e8284050b7982d505">QSPIC_QSPIC_CHCKERASE_REG_QSPIC_CHCKERASE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gab360f1e1c6a9d18e8284050b7982d505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60892407a483b3350231c425abdfacbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga60892407a483b3350231c425abdfacbc">QSPIC_QSPIC_CHCKERASE_REG_QSPIC_CHCKERASE_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga60892407a483b3350231c425abdfacbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2792721ffbc59ca5585c7526539b255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab2792721ffbc59ca5585c7526539b255">QSPIC_QSPIC_CTRLBUS_REG_QSPIC_DIS_CS_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gab2792721ffbc59ca5585c7526539b255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb527e61fa35d4dba8bd5c3844c9879c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacb527e61fa35d4dba8bd5c3844c9879c">QSPIC_QSPIC_CTRLBUS_REG_QSPIC_DIS_CS_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:gacb527e61fa35d4dba8bd5c3844c9879c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f2e69b1fdbaddff9492e9b2f6e76ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac2f2e69b1fdbaddff9492e9b2f6e76ce">QSPIC_QSPIC_CTRLBUS_REG_QSPIC_EN_CS_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gac2f2e69b1fdbaddff9492e9b2f6e76ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga059de09b7f83ea5f7cf878db99a9f49f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga059de09b7f83ea5f7cf878db99a9f49f">QSPIC_QSPIC_CTRLBUS_REG_QSPIC_EN_CS_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga059de09b7f83ea5f7cf878db99a9f49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c01d34f083ed5a9f3babc5ea30047f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga94c01d34f083ed5a9f3babc5ea30047f">QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_QUAD_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga94c01d34f083ed5a9f3babc5ea30047f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f286aa145ae65fec3402463304ae071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2f286aa145ae65fec3402463304ae071">QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_QUAD_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga2f286aa145ae65fec3402463304ae071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65d3ce0200f09607fda8a40812f4b130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga65d3ce0200f09607fda8a40812f4b130">QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_DUAL_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga65d3ce0200f09607fda8a40812f4b130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698b2db4a8bd72e4f7ef1f074669a88a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga698b2db4a8bd72e4f7ef1f074669a88a">QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_DUAL_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga698b2db4a8bd72e4f7ef1f074669a88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d2f546c1c321e699f6862bb4f11002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga70d2f546c1c321e699f6862bb4f11002">QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_SINGLE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga70d2f546c1c321e699f6862bb4f11002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2b2ccd9f10c154691ef4d159b8dcda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa2b2ccd9f10c154691ef4d159b8dcda1">QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_SINGLE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gaa2b2ccd9f10c154691ef4d159b8dcda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d58f2f5b3ec8c6f4b90897f9b611f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7d58f2f5b3ec8c6f4b90897f9b611f41">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CLK_FREE_EN_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga7d58f2f5b3ec8c6f4b90897f9b611f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b7fe8e0b6764734077dd69824b51a94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5b7fe8e0b6764734077dd69824b51a94">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CLK_FREE_EN_Msk</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:ga5b7fe8e0b6764734077dd69824b51a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e1f74d83220d8088f3a1882b2ae2c2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1e1f74d83220d8088f3a1882b2ae2c2d">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CS_MD_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:ga1e1f74d83220d8088f3a1882b2ae2c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9455c0186bb26fc8d28797a4129e1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae9455c0186bb26fc8d28797a4129e1b6">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CS_MD_Msk</a>&#160;&#160;&#160;(0x8000UL)</td></tr>
<tr class="separator:gae9455c0186bb26fc8d28797a4129e1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab23b148c7aeab25a55a7ea3bb02b1962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab23b148c7aeab25a55a7ea3bb02b1962">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_SRAM_EN_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:gab23b148c7aeab25a55a7ea3bb02b1962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80e4f37b3fc10a111c0114bf753ed4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga80e4f37b3fc10a111c0114bf753ed4d2">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_SRAM_EN_Msk</a>&#160;&#160;&#160;(0x4000UL)</td></tr>
<tr class="separator:ga80e4f37b3fc10a111c0114bf753ed4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a455c616e225f1b873d4941ed109ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1a455c616e225f1b873d4941ed109ed8">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_USE_32BA_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga1a455c616e225f1b873d4941ed109ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510247b355f72170a7709373f100d163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga510247b355f72170a7709373f100d163">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_USE_32BA_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:ga510247b355f72170a7709373f100d163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9248f7291787bba0e6d8bcacca38a0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9248f7291787bba0e6d8bcacca38a0f2">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_FORCENSEQ_EN_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga9248f7291787bba0e6d8bcacca38a0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5d9643dd8c572ed29b8980a63a5f64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3b5d9643dd8c572ed29b8980a63a5f64">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_FORCENSEQ_EN_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:ga3b5d9643dd8c572ed29b8980a63a5f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc86cab2889c97f8babb80a01f433896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacc86cab2889c97f8babb80a01f433896">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_PCLK_MD_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gacc86cab2889c97f8babb80a01f433896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c87e1bee3f571fd460fffc8ae24935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga19c87e1bee3f571fd460fffc8ae24935">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_PCLK_MD_Msk</a>&#160;&#160;&#160;(0xe00UL)</td></tr>
<tr class="separator:ga19c87e1bee3f571fd460fffc8ae24935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7548834aad98d6e593bd1854c730bbee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7548834aad98d6e593bd1854c730bbee">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_RPIPE_EN_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga7548834aad98d6e593bd1854c730bbee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896be38839d2cac832e85ec276b67987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga896be38839d2cac832e85ec276b67987">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_RPIPE_EN_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga896be38839d2cac832e85ec276b67987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0023244812b57d3df880b63a6719e8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0023244812b57d3df880b63a6719e8e4">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_RXD_NEG_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga0023244812b57d3df880b63a6719e8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cb3c0994ee064f8df59d5cc1fc42bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae5cb3c0994ee064f8df59d5cc1fc42bb">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_RXD_NEG_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:gae5cb3c0994ee064f8df59d5cc1fc42bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9196c13eff15de343b267480b933a4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9196c13eff15de343b267480b933a4f8">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_HRDY_MD_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga9196c13eff15de343b267480b933a4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410dd0e3326dfb4674f819223701ec4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga410dd0e3326dfb4674f819223701ec4b">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_HRDY_MD_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga410dd0e3326dfb4674f819223701ec4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5407e022a581fb915abf233f5c3013b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5407e022a581fb915abf233f5c3013b6">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO3_DAT_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga5407e022a581fb915abf233f5c3013b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3269478f0eed10c508df36cf4d201cfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3269478f0eed10c508df36cf4d201cfc">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO3_DAT_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga3269478f0eed10c508df36cf4d201cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf07e0cf9bdab369073d5a3166d7e4b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf07e0cf9bdab369073d5a3166d7e4b07">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO2_DAT_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gaf07e0cf9bdab369073d5a3166d7e4b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga435755187b181f5ed38b2a6d8fe34a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga435755187b181f5ed38b2a6d8fe34a86">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO2_DAT_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga435755187b181f5ed38b2a6d8fe34a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a68994f77f606853f961e178f6de56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4a68994f77f606853f961e178f6de56e">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO3_OEN_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga4a68994f77f606853f961e178f6de56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca28dfb700cceed77930a44920e4208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabca28dfb700cceed77930a44920e4208">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO3_OEN_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gabca28dfb700cceed77930a44920e4208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63d05e608ce3ca157927f2b7ce39f7d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga63d05e608ce3ca157927f2b7ce39f7d7">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO2_OEN_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga63d05e608ce3ca157927f2b7ce39f7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae56a53983f7c0d7282d9d8fc23b2a91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae56a53983f7c0d7282d9d8fc23b2a91b">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO2_OEN_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gae56a53983f7c0d7282d9d8fc23b2a91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac94ff438e1fd13aef449b696eb106b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac94ff438e1fd13aef449b696eb106b60">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CLK_MD_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gac94ff438e1fd13aef449b696eb106b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6716123c9b99cdd385ea29b99a8d2cc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6716123c9b99cdd385ea29b99a8d2cc2">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CLK_MD_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga6716123c9b99cdd385ea29b99a8d2cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe14c5ea59e81bde80aaf1a4eeda1b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafe14c5ea59e81bde80aaf1a4eeda1b4c">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_AUTO_MD_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gafe14c5ea59e81bde80aaf1a4eeda1b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf3842014d01fdf408969f67ea23c72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaabf3842014d01fdf408969f67ea23c72">QSPIC_QSPIC_CTRLMODE_REG_QSPIC_AUTO_MD_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gaabf3842014d01fdf408969f67ea23c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a95520456278332beb5db8fad31b678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5a95520456278332beb5db8fad31b678">QSPIC_QSPIC_DUMMYDATA_REG_QSPIC_DUMMYDATA_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5a95520456278332beb5db8fad31b678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ededc51a2e9fbc6be59dd110a0abbd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0ededc51a2e9fbc6be59dd110a0abbd3">QSPIC_QSPIC_DUMMYDATA_REG_QSPIC_DUMMYDATA_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga0ededc51a2e9fbc6be59dd110a0abbd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76bdcb988d3f2bbfaa455383eb3480c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga76bdcb988d3f2bbfaa455383eb3480c7">QSPIC_QSPIC_ERASECMDA_REG_QSPIC_RES_INST_Pos</a>&#160;&#160;&#160;(24UL)</td></tr>
<tr class="separator:ga76bdcb988d3f2bbfaa455383eb3480c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de4be67e576f1880d8ab663a4e5dfed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9de4be67e576f1880d8ab663a4e5dfed">QSPIC_QSPIC_ERASECMDA_REG_QSPIC_RES_INST_Msk</a>&#160;&#160;&#160;(0xff000000UL)</td></tr>
<tr class="separator:ga9de4be67e576f1880d8ab663a4e5dfed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf7320d8ba95818eda263651cced0ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5cf7320d8ba95818eda263651cced0ae">QSPIC_QSPIC_ERASECMDA_REG_QSPIC_SUS_INST_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga5cf7320d8ba95818eda263651cced0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914c76d53c7b3443305053d83c07ba90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga914c76d53c7b3443305053d83c07ba90">QSPIC_QSPIC_ERASECMDA_REG_QSPIC_SUS_INST_Msk</a>&#160;&#160;&#160;(0xff0000UL)</td></tr>
<tr class="separator:ga914c76d53c7b3443305053d83c07ba90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4207e193afd67bbbdab7760b0f8c8e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4207e193afd67bbbdab7760b0f8c8e69">QSPIC_QSPIC_ERASECMDA_REG_QSPIC_WEN_INST_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga4207e193afd67bbbdab7760b0f8c8e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb218eae033a750c8743c6dad1e48760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafb218eae033a750c8743c6dad1e48760">QSPIC_QSPIC_ERASECMDA_REG_QSPIC_WEN_INST_Msk</a>&#160;&#160;&#160;(0xff00UL)</td></tr>
<tr class="separator:gafb218eae033a750c8743c6dad1e48760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga459f594dcf5283125edd9b64bb22402b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga459f594dcf5283125edd9b64bb22402b">QSPIC_QSPIC_ERASECMDA_REG_QSPIC_ERS_INST_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga459f594dcf5283125edd9b64bb22402b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9502b117c2d38144148adcfded327ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab9502b117c2d38144148adcfded327ca">QSPIC_QSPIC_ERASECMDA_REG_QSPIC_ERS_INST_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gab9502b117c2d38144148adcfded327ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d5f87d82982b6c281f28bf27629337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf9d5f87d82982b6c281f28bf27629337">QSPIC_QSPIC_ERASECMDB_REG_QSPIC_RESSUS_DLY_Pos</a>&#160;&#160;&#160;(24UL)</td></tr>
<tr class="separator:gaf9d5f87d82982b6c281f28bf27629337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c67f56a4eafd44911594494d7d3fbe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7c67f56a4eafd44911594494d7d3fbe6">QSPIC_QSPIC_ERASECMDB_REG_QSPIC_RESSUS_DLY_Msk</a>&#160;&#160;&#160;(0x3f000000UL)</td></tr>
<tr class="separator:ga7c67f56a4eafd44911594494d7d3fbe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84caab4b2b8137aa7d0d1b6633b20543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga84caab4b2b8137aa7d0d1b6633b20543">QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERSRES_HLD_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga84caab4b2b8137aa7d0d1b6633b20543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae42b53b0c54c2c951b3648ca5323f114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae42b53b0c54c2c951b3648ca5323f114">QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERSRES_HLD_Msk</a>&#160;&#160;&#160;(0xf0000UL)</td></tr>
<tr class="separator:gae42b53b0c54c2c951b3648ca5323f114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e7d106959d2789efb898c31397836b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga42e7d106959d2789efb898c31397836b">QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERS_CS_HI_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga42e7d106959d2789efb898c31397836b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f10c9867361f9a67c6cd44979a351a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6f10c9867361f9a67c6cd44979a351a3">QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERS_CS_HI_Msk</a>&#160;&#160;&#160;(0x7c00UL)</td></tr>
<tr class="separator:ga6f10c9867361f9a67c6cd44979a351a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc49594e40640fe1cdfdbbe95d867dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3dc49594e40640fe1cdfdbbe95d867dc">QSPIC_QSPIC_ERASECMDB_REG_QSPIC_EAD_TX_MD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga3dc49594e40640fe1cdfdbbe95d867dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fa1f3d20a42242b71e2b80973408c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7fa1f3d20a42242b71e2b80973408c1b">QSPIC_QSPIC_ERASECMDB_REG_QSPIC_EAD_TX_MD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:ga7fa1f3d20a42242b71e2b80973408c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad713e9f561c02ca77aeb3c184dcfbcda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad713e9f561c02ca77aeb3c184dcfbcda">QSPIC_QSPIC_ERASECMDB_REG_QSPIC_RES_TX_MD_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gad713e9f561c02ca77aeb3c184dcfbcda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae261ce6b372a221a7b69097328d4f335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae261ce6b372a221a7b69097328d4f335">QSPIC_QSPIC_ERASECMDB_REG_QSPIC_RES_TX_MD_Msk</a>&#160;&#160;&#160;(0xc0UL)</td></tr>
<tr class="separator:gae261ce6b372a221a7b69097328d4f335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa36c579c0a7da5402ddddc2872726ab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa36c579c0a7da5402ddddc2872726ab3">QSPIC_QSPIC_ERASECMDB_REG_QSPIC_SUS_TX_MD_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gaa36c579c0a7da5402ddddc2872726ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee14b1806b745a2e519292dc606af46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1ee14b1806b745a2e519292dc606af46">QSPIC_QSPIC_ERASECMDB_REG_QSPIC_SUS_TX_MD_Msk</a>&#160;&#160;&#160;(0x30UL)</td></tr>
<tr class="separator:ga1ee14b1806b745a2e519292dc606af46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c7d6f51f5a532249036b7dc91ab8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae6c7d6f51f5a532249036b7dc91ab8b2">QSPIC_QSPIC_ERASECMDB_REG_QSPIC_WEN_TX_MD_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gae6c7d6f51f5a532249036b7dc91ab8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adef67a981094516c476eebda2160ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1adef67a981094516c476eebda2160ae">QSPIC_QSPIC_ERASECMDB_REG_QSPIC_WEN_TX_MD_Msk</a>&#160;&#160;&#160;(0xcUL)</td></tr>
<tr class="separator:ga1adef67a981094516c476eebda2160ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e0d2e2dd8004749c1c7e1964f570e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa0e0d2e2dd8004749c1c7e1964f570e8">QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERS_TX_MD_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaa0e0d2e2dd8004749c1c7e1964f570e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga997627ac5fd3a96bf20a89c3f1584eb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga997627ac5fd3a96bf20a89c3f1584eb0">QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERS_TX_MD_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga997627ac5fd3a96bf20a89c3f1584eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b38959a575d1cddf7f40a5c6385b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa1b38959a575d1cddf7f40a5c6385b52">QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERS_STATE_Pos</a>&#160;&#160;&#160;(25UL)</td></tr>
<tr class="separator:gaa1b38959a575d1cddf7f40a5c6385b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa4f6d553b4be0bb113bb04846b56aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9aa4f6d553b4be0bb113bb04846b56aa">QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERS_STATE_Msk</a>&#160;&#160;&#160;(0xe000000UL)</td></tr>
<tr class="separator:ga9aa4f6d553b4be0bb113bb04846b56aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f37bf129407f7acc82c45b9bf70a080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3f37bf129407f7acc82c45b9bf70a080">QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERASE_EN_Pos</a>&#160;&#160;&#160;(24UL)</td></tr>
<tr class="separator:ga3f37bf129407f7acc82c45b9bf70a080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ce17b82e11b10f6f74ea40ca66ebfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga20ce17b82e11b10f6f74ea40ca66ebfe">QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERASE_EN_Msk</a>&#160;&#160;&#160;(0x1000000UL)</td></tr>
<tr class="separator:ga20ce17b82e11b10f6f74ea40ca66ebfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d1d8423eda3cf7f77f8907b73ad725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga55d1d8423eda3cf7f77f8907b73ad725">QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERS_ADDR_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga55d1d8423eda3cf7f77f8907b73ad725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288d2a6abc329792af7abec42a1217c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga288d2a6abc329792af7abec42a1217c5">QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERS_ADDR_Msk</a>&#160;&#160;&#160;(0xfffff0UL)</td></tr>
<tr class="separator:ga288d2a6abc329792af7abec42a1217c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga527e030945836113b01752485cc7c524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga527e030945836113b01752485cc7c524">QSPIC_QSPIC_GP_REG_QSPIC_PADS_SLEW_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga527e030945836113b01752485cc7c524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ff010be28b941b60ed55fbe44fc2e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6ff010be28b941b60ed55fbe44fc2e3b">QSPIC_QSPIC_GP_REG_QSPIC_PADS_SLEW_Msk</a>&#160;&#160;&#160;(0x18UL)</td></tr>
<tr class="separator:ga6ff010be28b941b60ed55fbe44fc2e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad753a3fd4c19237740ec61f82ed82a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad753a3fd4c19237740ec61f82ed82a96">QSPIC_QSPIC_GP_REG_QSPIC_PADS_DRV_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gad753a3fd4c19237740ec61f82ed82a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a1b68fd714dcbfbe93f2d4f463f737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab6a1b68fd714dcbfbe93f2d4f463f737">QSPIC_QSPIC_GP_REG_QSPIC_PADS_DRV_Msk</a>&#160;&#160;&#160;(0x6UL)</td></tr>
<tr class="separator:gab6a1b68fd714dcbfbe93f2d4f463f737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d5d75d891f6ea84af7cb79c5597661e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6d5d75d891f6ea84af7cb79c5597661e">QSPIC_QSPIC_MEMBLEN_REG_QSPIC_T_CEM_CC_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga6d5d75d891f6ea84af7cb79c5597661e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eee17fa9621f6fe7be8c029e27ef6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1eee17fa9621f6fe7be8c029e27ef6fd">QSPIC_QSPIC_MEMBLEN_REG_QSPIC_T_CEM_CC_Msk</a>&#160;&#160;&#160;(0x3ff0UL)</td></tr>
<tr class="separator:ga1eee17fa9621f6fe7be8c029e27ef6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ac393ff75aff089978995ca8d10ba97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0ac393ff75aff089978995ca8d10ba97">QSPIC_QSPIC_MEMBLEN_REG_QSPIC_T_CEM_EN_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga0ac393ff75aff089978995ca8d10ba97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf5af3e65df49b472456136d9a6c4d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaccf5af3e65df49b472456136d9a6c4d8">QSPIC_QSPIC_MEMBLEN_REG_QSPIC_T_CEM_EN_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gaccf5af3e65df49b472456136d9a6c4d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb895565cebb6f13605dd701ebd4b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadbb895565cebb6f13605dd701ebd4b1f">QSPIC_QSPIC_MEMBLEN_REG_QSPIC_MEMBLEN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gadbb895565cebb6f13605dd701ebd4b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bfc6bf0dd44aaa3b85452d87f62a919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2bfc6bf0dd44aaa3b85452d87f62a919">QSPIC_QSPIC_MEMBLEN_REG_QSPIC_MEMBLEN_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:ga2bfc6bf0dd44aaa3b85452d87f62a919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2582913c79bf4b35d4f2e66636be9205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2582913c79bf4b35d4f2e66636be9205">QSPIC_QSPIC_READDATA_REG_QSPIC_READDATA_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga2582913c79bf4b35d4f2e66636be9205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf216a2ac752330cb4a66e3e3442f9fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf216a2ac752330cb4a66e3e3442f9fb6">QSPIC_QSPIC_READDATA_REG_QSPIC_READDATA_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:gaf216a2ac752330cb4a66e3e3442f9fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa121600ab7eb029d6c7d5178e09c8420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa121600ab7eb029d6c7d5178e09c8420">QSPIC_QSPIC_RECVDATA_REG_QSPIC_RECVDATA_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaa121600ab7eb029d6c7d5178e09c8420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga416c99567403653b76d53a38536afaaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga416c99567403653b76d53a38536afaaa">QSPIC_QSPIC_RECVDATA_REG_QSPIC_RECVDATA_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga416c99567403653b76d53a38536afaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551b76ecfc23636212b0484065bfb1fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga551b76ecfc23636212b0484065bfb1fb">QSPIC_QSPIC_STATUSCMD_REG_QSPIC_STSDLY_SEL_Pos</a>&#160;&#160;&#160;(22UL)</td></tr>
<tr class="separator:ga551b76ecfc23636212b0484065bfb1fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e5a2c4c4c6cff4761f13a6f669692fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6e5a2c4c4c6cff4761f13a6f669692fd">QSPIC_QSPIC_STATUSCMD_REG_QSPIC_STSDLY_SEL_Msk</a>&#160;&#160;&#160;(0x400000UL)</td></tr>
<tr class="separator:ga6e5a2c4c4c6cff4761f13a6f669692fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf1bd8822134d255cb7ada968296df13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacf1bd8822134d255cb7ada968296df13">QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RESSTS_DLY_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gacf1bd8822134d255cb7ada968296df13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga428928b275d4f6b5034a156e603af20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga428928b275d4f6b5034a156e603af20e">QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RESSTS_DLY_Msk</a>&#160;&#160;&#160;(0x3f0000UL)</td></tr>
<tr class="separator:ga428928b275d4f6b5034a156e603af20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae586be4db39e0832ad17d07c2753bee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae586be4db39e0832ad17d07c2753bee4">QSPIC_QSPIC_STATUSCMD_REG_QSPIC_BUSY_VAL_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:gae586be4db39e0832ad17d07c2753bee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9fd22e4e0ee2dfa51dcc57c750ad28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaef9fd22e4e0ee2dfa51dcc57c750ad28">QSPIC_QSPIC_STATUSCMD_REG_QSPIC_BUSY_VAL_Msk</a>&#160;&#160;&#160;(0x8000UL)</td></tr>
<tr class="separator:gaef9fd22e4e0ee2dfa51dcc57c750ad28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6a093699800411ffc9c7b6e133f04b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3d6a093699800411ffc9c7b6e133f04b">QSPIC_QSPIC_STATUSCMD_REG_QSPIC_BUSY_POS_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga3d6a093699800411ffc9c7b6e133f04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa53b483fb850805f9b2f3e798cda6179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa53b483fb850805f9b2f3e798cda6179">QSPIC_QSPIC_STATUSCMD_REG_QSPIC_BUSY_POS_Msk</a>&#160;&#160;&#160;(0x7000UL)</td></tr>
<tr class="separator:gaa53b483fb850805f9b2f3e798cda6179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3224db8435f3d7a983af950ee347de80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3224db8435f3d7a983af950ee347de80">QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_RX_MD_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga3224db8435f3d7a983af950ee347de80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada4bbf4b4c79d6687b1fc7a3a7b5735b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gada4bbf4b4c79d6687b1fc7a3a7b5735b">QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_RX_MD_Msk</a>&#160;&#160;&#160;(0xc00UL)</td></tr>
<tr class="separator:gada4bbf4b4c79d6687b1fc7a3a7b5735b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f79f11afc233e0fe1f5f3dafc4040dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4f79f11afc233e0fe1f5f3dafc4040dd">QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_TX_MD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga4f79f11afc233e0fe1f5f3dafc4040dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87d781bd7fc4bacaaae8818168105da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae87d781bd7fc4bacaaae8818168105da">QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_TX_MD_Msk</a>&#160;&#160;&#160;(0x300UL)</td></tr>
<tr class="separator:gae87d781bd7fc4bacaaae8818168105da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga440d30efd4470f38cff5d624b8a1e807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga440d30efd4470f38cff5d624b8a1e807">QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_INST_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga440d30efd4470f38cff5d624b8a1e807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09227fb062652a0ecedb73a7bad50b71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga09227fb062652a0ecedb73a7bad50b71">QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_INST_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga09227fb062652a0ecedb73a7bad50b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ac05afbda4630e99617e42006ba787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad6ac05afbda4630e99617e42006ba787">QSPIC_QSPIC_STATUS_REG_QSPIC_BUSY_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad6ac05afbda4630e99617e42006ba787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e6ef93d6416079c4560f81af18170c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0e6ef93d6416079c4560f81af18170c5">QSPIC_QSPIC_STATUS_REG_QSPIC_BUSY_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga0e6ef93d6416079c4560f81af18170c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1787369f895b47be998871704ea3aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac1787369f895b47be998871704ea3aab">QSPIC_QSPIC_WRITEDATA_REG_QSPIC_WRITEDATA_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac1787369f895b47be998871704ea3aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3c50daafa7384818370a888596816e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2f3c50daafa7384818370a888596816e">QSPIC_QSPIC_WRITEDATA_REG_QSPIC_WRITEDATA_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga2f3c50daafa7384818370a888596816e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d2bf15d14661dbea9890c548575f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga35d2bf15d14661dbea9890c548575f7f">QUADEC_QDEC_CLOCKDIV_REG_QDEC_PRESCALER_EN_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga35d2bf15d14661dbea9890c548575f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb0dae0e6429d1b84d974448b79f45a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8fb0dae0e6429d1b84d974448b79f45a">QUADEC_QDEC_CLOCKDIV_REG_QDEC_PRESCALER_EN_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga8fb0dae0e6429d1b84d974448b79f45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad847863df3a52398279bc6a61cea510e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad847863df3a52398279bc6a61cea510e">QUADEC_QDEC_CLOCKDIV_REG_QDEC_CLOCKDIV_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad847863df3a52398279bc6a61cea510e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab444ddfe0248c5491aab3f739e76cbf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab444ddfe0248c5491aab3f739e76cbf3">QUADEC_QDEC_CLOCKDIV_REG_QDEC_CLOCKDIV_Msk</a>&#160;&#160;&#160;(0x3ffUL)</td></tr>
<tr class="separator:gab444ddfe0248c5491aab3f739e76cbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd246fcbdb04c66f64d491bcb23e506c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacd246fcbdb04c66f64d491bcb23e506c">QUADEC_QDEC_CTRL2_REG_QDEC_CHZ_EVENT_MODE_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:gacd246fcbdb04c66f64d491bcb23e506c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2392866c002ec3e26be9e9ec26b01aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2392866c002ec3e26be9e9ec26b01aba">QUADEC_QDEC_CTRL2_REG_QDEC_CHZ_EVENT_MODE_Msk</a>&#160;&#160;&#160;(0x4000UL)</td></tr>
<tr class="separator:ga2392866c002ec3e26be9e9ec26b01aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ebc64b27af74a53b14615356a1dd669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7ebc64b27af74a53b14615356a1dd669">QUADEC_QDEC_CTRL2_REG_QDEC_CHY_EVENT_MODE_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga7ebc64b27af74a53b14615356a1dd669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45461ec346aa3c17fd0f66a114a74d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga45461ec346aa3c17fd0f66a114a74d41">QUADEC_QDEC_CTRL2_REG_QDEC_CHY_EVENT_MODE_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:ga45461ec346aa3c17fd0f66a114a74d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a9d4fe659169db9b73b1bd8234e24d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8a9d4fe659169db9b73b1bd8234e24d3">QUADEC_QDEC_CTRL2_REG_QDEC_CHX_EVENT_MODE_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga8a9d4fe659169db9b73b1bd8234e24d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d4e82680a5a19696c9148a1082ec16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa5d4e82680a5a19696c9148a1082ec16">QUADEC_QDEC_CTRL2_REG_QDEC_CHX_EVENT_MODE_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:gaa5d4e82680a5a19696c9148a1082ec16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7895b6f7b6a3a04d88105a8181c982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabc7895b6f7b6a3a04d88105a8181c982">QUADEC_QDEC_CTRL2_REG_QDEC_CHZ_PORT_SEL_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gabc7895b6f7b6a3a04d88105a8181c982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d3b3eabe04bbed1192537c0bd28bab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga31d3b3eabe04bbed1192537c0bd28bab">QUADEC_QDEC_CTRL2_REG_QDEC_CHZ_PORT_SEL_Msk</a>&#160;&#160;&#160;(0xf00UL)</td></tr>
<tr class="separator:ga31d3b3eabe04bbed1192537c0bd28bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd68c3656aedcacdfe18f67685b37af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacd68c3656aedcacdfe18f67685b37af5">QUADEC_QDEC_CTRL2_REG_QDEC_CHY_PORT_SEL_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gacd68c3656aedcacdfe18f67685b37af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b21ccfb2f14b605970b791bba79ec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga84b21ccfb2f14b605970b791bba79ec9">QUADEC_QDEC_CTRL2_REG_QDEC_CHY_PORT_SEL_Msk</a>&#160;&#160;&#160;(0xf0UL)</td></tr>
<tr class="separator:ga84b21ccfb2f14b605970b791bba79ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga370c7cb39b75225f65eb943f92e1fa1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga370c7cb39b75225f65eb943f92e1fa1d">QUADEC_QDEC_CTRL2_REG_QDEC_CHX_PORT_SEL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga370c7cb39b75225f65eb943f92e1fa1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed8230b7271ba09da11bc0ff787d4534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaed8230b7271ba09da11bc0ff787d4534">QUADEC_QDEC_CTRL2_REG_QDEC_CHX_PORT_SEL_Msk</a>&#160;&#160;&#160;(0xfUL)</td></tr>
<tr class="separator:gaed8230b7271ba09da11bc0ff787d4534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887e096b7ff8f7346013c86fc79d237b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga887e096b7ff8f7346013c86fc79d237b">QUADEC_QDEC_CTRL_REG_QDEC_IRQ_THRES_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga887e096b7ff8f7346013c86fc79d237b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f50cced3f3b02325c84e2e2f274d04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1f50cced3f3b02325c84e2e2f274d04d">QUADEC_QDEC_CTRL_REG_QDEC_IRQ_THRES_Msk</a>&#160;&#160;&#160;(0x7f8UL)</td></tr>
<tr class="separator:ga1f50cced3f3b02325c84e2e2f274d04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba529d7a199158fe001f3c4b269c9abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaba529d7a199158fe001f3c4b269c9abc">QUADEC_QDEC_CTRL_REG_QDEC_IRQ_STATUS_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gaba529d7a199158fe001f3c4b269c9abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c285327225b9fa469910188594cbed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab2c285327225b9fa469910188594cbed">QUADEC_QDEC_CTRL_REG_QDEC_IRQ_STATUS_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gab2c285327225b9fa469910188594cbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga178aec8c84f4ac9c016aacc1784564db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga178aec8c84f4ac9c016aacc1784564db">QUADEC_QDEC_CTRL_REG_QDEC_EVENT_CNT_CLR_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga178aec8c84f4ac9c016aacc1784564db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e4fad14c740fc4df98e9334f713467a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9e4fad14c740fc4df98e9334f713467a">QUADEC_QDEC_CTRL_REG_QDEC_EVENT_CNT_CLR_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga9e4fad14c740fc4df98e9334f713467a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1df4fecfe1a57d97276683f656ddaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5f1df4fecfe1a57d97276683f656ddaf">QUADEC_QDEC_CTRL_REG_QDEC_IRQ_ENABLE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5f1df4fecfe1a57d97276683f656ddaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7be5d1649106561a2830e72f238029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2d7be5d1649106561a2830e72f238029">QUADEC_QDEC_CTRL_REG_QDEC_IRQ_ENABLE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga2d7be5d1649106561a2830e72f238029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a60c902f89bff45d2ddc85d27a903f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1a60c902f89bff45d2ddc85d27a903f7">QUADEC_QDEC_EVENT_CNT_REG_QDEC_EVENT_CNT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga1a60c902f89bff45d2ddc85d27a903f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ec4e4133bc84474ad9969f013fa07ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5ec4e4133bc84474ad9969f013fa07ab">QUADEC_QDEC_EVENT_CNT_REG_QDEC_EVENT_CNT_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga5ec4e4133bc84474ad9969f013fa07ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782153eac13805b11cd70597841c5174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga782153eac13805b11cd70597841c5174">QUADEC_QDEC_XCNT_REG_QDEC_X_CNT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga782153eac13805b11cd70597841c5174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae65f9e705081f784754278ef088a7749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae65f9e705081f784754278ef088a7749">QUADEC_QDEC_XCNT_REG_QDEC_X_CNT_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gae65f9e705081f784754278ef088a7749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20cac55212989df4232ab12e7cfa3b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga20cac55212989df4232ab12e7cfa3b17">QUADEC_QDEC_YCNT_REG_QDEC_Y_CNT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga20cac55212989df4232ab12e7cfa3b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2356c99781dc108c55b314bb72c008f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae2356c99781dc108c55b314bb72c008f">QUADEC_QDEC_YCNT_REG_QDEC_Y_CNT_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gae2356c99781dc108c55b314bb72c008f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7530acf19e2c81fb9f359df38d91a44d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7530acf19e2c81fb9f359df38d91a44d">QUADEC_QDEC_ZCNT_REG_QDEC_Z_CNT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga7530acf19e2c81fb9f359df38d91a44d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247e6d6c9a40ded0681e2dc659998829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga247e6d6c9a40ded0681e2dc659998829">QUADEC_QDEC_ZCNT_REG_QDEC_Z_CNT_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga247e6d6c9a40ded0681e2dc659998829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72bd14ea57719ab0fdb4ee5bb2f3f20c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga72bd14ea57719ab0fdb4ee5bb2f3f20c">RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_MNTH_EN_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga72bd14ea57719ab0fdb4ee5bb2f3f20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60db73a002330db7e713ba028854fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae60db73a002330db7e713ba028854fa2">RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_MNTH_EN_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gae60db73a002330db7e713ba028854fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e0b8d15a75bb2d6e58214fdf7f645c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0e0b8d15a75bb2d6e58214fdf7f645c3">RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_DATE_EN_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga0e0b8d15a75bb2d6e58214fdf7f645c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae648ee18625e2d181e538fe4a2ca34cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae648ee18625e2d181e538fe4a2ca34cf">RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_DATE_EN_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:gae648ee18625e2d181e538fe4a2ca34cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaace36aaf9288bf5e3854871af8eee440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaace36aaf9288bf5e3854871af8eee440">RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_HOUR_EN_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gaace36aaf9288bf5e3854871af8eee440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga637d944f2fd901e9a3fcd61efdbc701d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga637d944f2fd901e9a3fcd61efdbc701d">RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_HOUR_EN_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga637d944f2fd901e9a3fcd61efdbc701d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga240be10ac0c9d12cbfa56f8e8f4d3789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga240be10ac0c9d12cbfa56f8e8f4d3789">RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_MIN_EN_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga240be10ac0c9d12cbfa56f8e8f4d3789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga388a0308b47c055ea52bba0cda2aa09a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga388a0308b47c055ea52bba0cda2aa09a">RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_MIN_EN_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga388a0308b47c055ea52bba0cda2aa09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae357d3972204a700773dd31304b5b0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae357d3972204a700773dd31304b5b0e4">RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_SEC_EN_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gae357d3972204a700773dd31304b5b0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f023816ecd34072bd21e66299f5468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga68f023816ecd34072bd21e66299f5468">RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_SEC_EN_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga68f023816ecd34072bd21e66299f5468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb2c5140a33b554b8a3c3a1c043038d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6cb2c5140a33b554b8a3c3a1c043038d">RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_HOS_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga6cb2c5140a33b554b8a3c3a1c043038d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5c104ccdf23600fe9d3f5b7a5e2e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabe5c104ccdf23600fe9d3f5b7a5e2e00">RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_HOS_EN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gabe5c104ccdf23600fe9d3f5b7a5e2e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b252eadfaf0cfa71969777ded508ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5b252eadfaf0cfa71969777ded508ec4">RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_D_T_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga5b252eadfaf0cfa71969777ded508ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a2824f83069e67d8c0ef98374afba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad7a2824f83069e67d8c0ef98374afba8">RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_D_T_Msk</a>&#160;&#160;&#160;(0x3000UL)</td></tr>
<tr class="separator:gad7a2824f83069e67d8c0ef98374afba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb04a3e4236b8f7544b6b6a606854c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6bb04a3e4236b8f7544b6b6a606854c7">RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_D_U_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga6bb04a3e4236b8f7544b6b6a606854c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b03f65d7a9b440c13e6e887f75fce20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1b03f65d7a9b440c13e6e887f75fce20">RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_D_U_Msk</a>&#160;&#160;&#160;(0xf00UL)</td></tr>
<tr class="separator:ga1b03f65d7a9b440c13e6e887f75fce20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6939f3101c583c46a879c6188d3e9e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6939f3101c583c46a879c6188d3e9e5a">RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_M_T_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga6939f3101c583c46a879c6188d3e9e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf13c10549e3a29929223c19579f74a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaddf13c10549e3a29929223c19579f74a">RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_M_T_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:gaddf13c10549e3a29929223c19579f74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3135c3499c7f84e5f56eed57266657e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3135c3499c7f84e5f56eed57266657e8">RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_M_U_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga3135c3499c7f84e5f56eed57266657e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08eabe587b51acaacc7f7101853731ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga08eabe587b51acaacc7f7101853731ac">RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_M_U_Msk</a>&#160;&#160;&#160;(0x78UL)</td></tr>
<tr class="separator:ga08eabe587b51acaacc7f7101853731ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga550d8510189fa787a4a7c91f065a0a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga550d8510189fa787a4a7c91f065a0a0b">RTC_RTC_CALENDAR_REG_RTC_CAL_CH_Pos</a>&#160;&#160;&#160;(31UL)</td></tr>
<tr class="separator:ga550d8510189fa787a4a7c91f065a0a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad281d0ec04a1bf807a6b0f77c61b0973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad281d0ec04a1bf807a6b0f77c61b0973">RTC_RTC_CALENDAR_REG_RTC_CAL_CH_Msk</a>&#160;&#160;&#160;(0x80000000UL)</td></tr>
<tr class="separator:gad281d0ec04a1bf807a6b0f77c61b0973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3c79a2fe19a301f0cefa2eb5b25628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4a3c79a2fe19a301f0cefa2eb5b25628">RTC_RTC_CALENDAR_REG_RTC_CAL_C_T_Pos</a>&#160;&#160;&#160;(28UL)</td></tr>
<tr class="separator:ga4a3c79a2fe19a301f0cefa2eb5b25628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49b8f0f4987a4cdbb201721a0a8108a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga49b8f0f4987a4cdbb201721a0a8108a5">RTC_RTC_CALENDAR_REG_RTC_CAL_C_T_Msk</a>&#160;&#160;&#160;(0x30000000UL)</td></tr>
<tr class="separator:ga49b8f0f4987a4cdbb201721a0a8108a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217f548a60a7fc8e4e889540cdb19d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga217f548a60a7fc8e4e889540cdb19d2e">RTC_RTC_CALENDAR_REG_RTC_CAL_C_U_Pos</a>&#160;&#160;&#160;(24UL)</td></tr>
<tr class="separator:ga217f548a60a7fc8e4e889540cdb19d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d3a8067436cdda52a95025d489e63fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8d3a8067436cdda52a95025d489e63fd">RTC_RTC_CALENDAR_REG_RTC_CAL_C_U_Msk</a>&#160;&#160;&#160;(0xf000000UL)</td></tr>
<tr class="separator:ga8d3a8067436cdda52a95025d489e63fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa53a172a0e031a5b57d5c10aa130fbd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa53a172a0e031a5b57d5c10aa130fbd3">RTC_RTC_CALENDAR_REG_RTC_CAL_Y_T_Pos</a>&#160;&#160;&#160;(20UL)</td></tr>
<tr class="separator:gaa53a172a0e031a5b57d5c10aa130fbd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7769d3919f85b75620b73470135dcb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae7769d3919f85b75620b73470135dcb2">RTC_RTC_CALENDAR_REG_RTC_CAL_Y_T_Msk</a>&#160;&#160;&#160;(0xf00000UL)</td></tr>
<tr class="separator:gae7769d3919f85b75620b73470135dcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d2e99987dcd9b657ca0396e7339819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa0d2e99987dcd9b657ca0396e7339819">RTC_RTC_CALENDAR_REG_RTC_CAL_Y_U_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gaa0d2e99987dcd9b657ca0396e7339819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f22801142df474928826ca5da49cf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf6f22801142df474928826ca5da49cf7">RTC_RTC_CALENDAR_REG_RTC_CAL_Y_U_Msk</a>&#160;&#160;&#160;(0xf0000UL)</td></tr>
<tr class="separator:gaf6f22801142df474928826ca5da49cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga679d497a556f56766f7f2f28664b1c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga679d497a556f56766f7f2f28664b1c56">RTC_RTC_CALENDAR_REG_RTC_CAL_D_T_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga679d497a556f56766f7f2f28664b1c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga672e7c8ef0f1dedf94d6ec5d63a4a526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga672e7c8ef0f1dedf94d6ec5d63a4a526">RTC_RTC_CALENDAR_REG_RTC_CAL_D_T_Msk</a>&#160;&#160;&#160;(0x3000UL)</td></tr>
<tr class="separator:ga672e7c8ef0f1dedf94d6ec5d63a4a526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081347f9eef52693a092d3e3083f6c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga081347f9eef52693a092d3e3083f6c27">RTC_RTC_CALENDAR_REG_RTC_CAL_D_U_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga081347f9eef52693a092d3e3083f6c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a988514542bf96e70e62ffa5367d4d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2a988514542bf96e70e62ffa5367d4d0">RTC_RTC_CALENDAR_REG_RTC_CAL_D_U_Msk</a>&#160;&#160;&#160;(0xf00UL)</td></tr>
<tr class="separator:ga2a988514542bf96e70e62ffa5367d4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23de011cb10731cd286699dcdca857a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga23de011cb10731cd286699dcdca857a1">RTC_RTC_CALENDAR_REG_RTC_CAL_M_T_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga23de011cb10731cd286699dcdca857a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a9e476d44b2c9e80b73516b46d9ce58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4a9e476d44b2c9e80b73516b46d9ce58">RTC_RTC_CALENDAR_REG_RTC_CAL_M_T_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga4a9e476d44b2c9e80b73516b46d9ce58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae410535aece7554716c07a20919e837d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae410535aece7554716c07a20919e837d">RTC_RTC_CALENDAR_REG_RTC_CAL_M_U_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gae410535aece7554716c07a20919e837d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbe389f0699c9068b37f5c490518805b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafbe389f0699c9068b37f5c490518805b">RTC_RTC_CALENDAR_REG_RTC_CAL_M_U_Msk</a>&#160;&#160;&#160;(0x78UL)</td></tr>
<tr class="separator:gafbe389f0699c9068b37f5c490518805b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899e06f1d9c5c03c886bac66144db25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga899e06f1d9c5c03c886bac66144db25a">RTC_RTC_CALENDAR_REG_RTC_DAY_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga899e06f1d9c5c03c886bac66144db25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa008fcf5adeb5863334e24056470b652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa008fcf5adeb5863334e24056470b652">RTC_RTC_CALENDAR_REG_RTC_DAY_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:gaa008fcf5adeb5863334e24056470b652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11183aa6c8d1f7d06f43f93bfab9d68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga11183aa6c8d1f7d06f43f93bfab9d68d">RTC_RTC_CONTROL_REG_RTC_CAL_DISABLE_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga11183aa6c8d1f7d06f43f93bfab9d68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac10447c58bd386ec2b364e72836b037e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac10447c58bd386ec2b364e72836b037e">RTC_RTC_CONTROL_REG_RTC_CAL_DISABLE_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gac10447c58bd386ec2b364e72836b037e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a7c6a213e73c6bc7afa0d0bc2837346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8a7c6a213e73c6bc7afa0d0bc2837346">RTC_RTC_CONTROL_REG_RTC_TIME_DISABLE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga8a7c6a213e73c6bc7afa0d0bc2837346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad113a255ec953afc291f4cf7b8b5f35d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad113a255ec953afc291f4cf7b8b5f35d">RTC_RTC_CONTROL_REG_RTC_TIME_DISABLE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gad113a255ec953afc291f4cf7b8b5f35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5373eef9233d792a2806fd997d92e945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5373eef9233d792a2806fd997d92e945">RTC_RTC_EVENT_CTRL_REG_RTC_PDC_EVENT_EN_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga5373eef9233d792a2806fd997d92e945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb8e7e7b186e9440676ef807e02a481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacbb8e7e7b186e9440676ef807e02a481">RTC_RTC_EVENT_CTRL_REG_RTC_PDC_EVENT_EN_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gacbb8e7e7b186e9440676ef807e02a481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d04531b0ead4f9cd7d3bcae69ebdaf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4d04531b0ead4f9cd7d3bcae69ebdaf5">RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_ALRM_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga4d04531b0ead4f9cd7d3bcae69ebdaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab60d87155fbd6f23011630dc01815f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab60d87155fbd6f23011630dc01815f77">RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_ALRM_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:gab60d87155fbd6f23011630dc01815f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1495cae9a10ae84f921adcd0735e20a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1495cae9a10ae84f921adcd0735e20a7">RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_MNTH_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga1495cae9a10ae84f921adcd0735e20a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5decfc538e3d9b1b349bf2fe400df45f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5decfc538e3d9b1b349bf2fe400df45f">RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_MNTH_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga5decfc538e3d9b1b349bf2fe400df45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2085659738696bd4d914a4b584382f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2085659738696bd4d914a4b584382f89">RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_DATE_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga2085659738696bd4d914a4b584382f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764e6a2235e727f7e471a452714e6ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga764e6a2235e727f7e471a452714e6ca6">RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_DATE_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga764e6a2235e727f7e471a452714e6ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98edb34f42ab31a7115dd32c550f7994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga98edb34f42ab31a7115dd32c550f7994">RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_HOUR_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga98edb34f42ab31a7115dd32c550f7994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52876c5e1ac6dccedb5a29d3ccbf4cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga52876c5e1ac6dccedb5a29d3ccbf4cf1">RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_HOUR_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga52876c5e1ac6dccedb5a29d3ccbf4cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a59da36665db1176a7519ab40cee51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga70a59da36665db1176a7519ab40cee51">RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_MIN_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga70a59da36665db1176a7519ab40cee51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac870a29922a3d7daa15a6a12c67bb49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac870a29922a3d7daa15a6a12c67bb49d">RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_MIN_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gac870a29922a3d7daa15a6a12c67bb49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab849746d05cd4c3eb32e6178b8af0dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab849746d05cd4c3eb32e6178b8af0dde">RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_SEC_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gab849746d05cd4c3eb32e6178b8af0dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182e21dd8c851bd905fc16c287f5b184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga182e21dd8c851bd905fc16c287f5b184">RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_SEC_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga182e21dd8c851bd905fc16c287f5b184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58fbc5438162339bc45800302bfb2c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga58fbc5438162339bc45800302bfb2c48">RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_HOS_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga58fbc5438162339bc45800302bfb2c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1d82faa977b3a47e77fe2bc4285130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2f1d82faa977b3a47e77fe2bc4285130">RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_HOS_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga2f1d82faa977b3a47e77fe2bc4285130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61cb64fe90b2dee8a33b94dcac71cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa61cb64fe90b2dee8a33b94dcac71cd1">RTC_RTC_HOUR_MODE_REG_RTC_HMS_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaa61cb64fe90b2dee8a33b94dcac71cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1e1a222a330abfa563020cdb8b9aff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa1e1a222a330abfa563020cdb8b9aff5">RTC_RTC_HOUR_MODE_REG_RTC_HMS_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gaa1e1a222a330abfa563020cdb8b9aff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga672ee915a0b927699d5ab8811cca8404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga672ee915a0b927699d5ab8811cca8404">RTC_RTC_INTERRUPT_DISABLE_REG_RTC_ALRM_INT_DIS_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga672ee915a0b927699d5ab8811cca8404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a60353fcffe4aa85157d42d08b099ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5a60353fcffe4aa85157d42d08b099ca">RTC_RTC_INTERRUPT_DISABLE_REG_RTC_ALRM_INT_DIS_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga5a60353fcffe4aa85157d42d08b099ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6d611db0142e561d24d7bf0a78ffd01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf6d611db0142e561d24d7bf0a78ffd01">RTC_RTC_INTERRUPT_DISABLE_REG_RTC_MNTH_INT_DIS_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gaf6d611db0142e561d24d7bf0a78ffd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab27caa46fde53988fcf44322991085fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab27caa46fde53988fcf44322991085fa">RTC_RTC_INTERRUPT_DISABLE_REG_RTC_MNTH_INT_DIS_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gab27caa46fde53988fcf44322991085fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga549188dac23e6584d550cfa9f3e88074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga549188dac23e6584d550cfa9f3e88074">RTC_RTC_INTERRUPT_DISABLE_REG_RTC_DATE_INT_DIS_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga549188dac23e6584d550cfa9f3e88074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05bccabb9043b616b9781d998c847aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga05bccabb9043b616b9781d998c847aa1">RTC_RTC_INTERRUPT_DISABLE_REG_RTC_DATE_INT_DIS_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga05bccabb9043b616b9781d998c847aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga096e605c029e6c233a07132ce15c222c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga096e605c029e6c233a07132ce15c222c">RTC_RTC_INTERRUPT_DISABLE_REG_RTC_HOUR_INT_DIS_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga096e605c029e6c233a07132ce15c222c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5adef7e2c0d2cfa738a346a1e32059ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5adef7e2c0d2cfa738a346a1e32059ac">RTC_RTC_INTERRUPT_DISABLE_REG_RTC_HOUR_INT_DIS_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga5adef7e2c0d2cfa738a346a1e32059ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a834c42d90e3c5cafd98f858f46c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae5a834c42d90e3c5cafd98f858f46c84">RTC_RTC_INTERRUPT_DISABLE_REG_RTC_MIN_INT_DIS_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gae5a834c42d90e3c5cafd98f858f46c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195bba2cca79ea26cd65b7e32043ab76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga195bba2cca79ea26cd65b7e32043ab76">RTC_RTC_INTERRUPT_DISABLE_REG_RTC_MIN_INT_DIS_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga195bba2cca79ea26cd65b7e32043ab76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec989a2ac40cf36fb6ebd5ecedbfba1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaec989a2ac40cf36fb6ebd5ecedbfba1e">RTC_RTC_INTERRUPT_DISABLE_REG_RTC_SEC_INT_DIS_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gaec989a2ac40cf36fb6ebd5ecedbfba1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ff2f96ac5f48da379dbbaf6977d8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf6ff2f96ac5f48da379dbbaf6977d8d3">RTC_RTC_INTERRUPT_DISABLE_REG_RTC_SEC_INT_DIS_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gaf6ff2f96ac5f48da379dbbaf6977d8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c7b2acfd6c7acc3b6eb5fa804f54d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae1c7b2acfd6c7acc3b6eb5fa804f54d3">RTC_RTC_INTERRUPT_DISABLE_REG_RTC_HOS_INT_DIS_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gae1c7b2acfd6c7acc3b6eb5fa804f54d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c390a04d43da308b9b9b0d7c71aacb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae9c390a04d43da308b9b9b0d7c71aacb">RTC_RTC_INTERRUPT_DISABLE_REG_RTC_HOS_INT_DIS_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gae9c390a04d43da308b9b9b0d7c71aacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9686100820db3a61c40e9c8b64fe939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf9686100820db3a61c40e9c8b64fe939">RTC_RTC_INTERRUPT_ENABLE_REG_RTC_ALRM_INT_EN_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gaf9686100820db3a61c40e9c8b64fe939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eda5cfa86434fc7c9c4727cc043be6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4eda5cfa86434fc7c9c4727cc043be6f">RTC_RTC_INTERRUPT_ENABLE_REG_RTC_ALRM_INT_EN_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga4eda5cfa86434fc7c9c4727cc043be6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152ea41fecf5dadfd59559eb5602d136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga152ea41fecf5dadfd59559eb5602d136">RTC_RTC_INTERRUPT_ENABLE_REG_RTC_MNTH_INT_EN_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga152ea41fecf5dadfd59559eb5602d136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae0795c54c8b328fc8ce41b77c112ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaae0795c54c8b328fc8ce41b77c112ec4">RTC_RTC_INTERRUPT_ENABLE_REG_RTC_MNTH_INT_EN_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gaae0795c54c8b328fc8ce41b77c112ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1147c56f4f16dbf7ab29660a0e3113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadc1147c56f4f16dbf7ab29660a0e3113">RTC_RTC_INTERRUPT_ENABLE_REG_RTC_DATE_INT_EN_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gadc1147c56f4f16dbf7ab29660a0e3113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a720d54e713e5a28b709df5e4018e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga45a720d54e713e5a28b709df5e4018e5">RTC_RTC_INTERRUPT_ENABLE_REG_RTC_DATE_INT_EN_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga45a720d54e713e5a28b709df5e4018e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e80d6a074dc4b609b7cbbf9e993ace0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9e80d6a074dc4b609b7cbbf9e993ace0">RTC_RTC_INTERRUPT_ENABLE_REG_RTC_HOUR_INT_EN_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga9e80d6a074dc4b609b7cbbf9e993ace0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6fffa6475660c30f8b8eebd7b896fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3d6fffa6475660c30f8b8eebd7b896fc">RTC_RTC_INTERRUPT_ENABLE_REG_RTC_HOUR_INT_EN_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga3d6fffa6475660c30f8b8eebd7b896fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8f2787849798d15d25bcd4da7d2662f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab8f2787849798d15d25bcd4da7d2662f">RTC_RTC_INTERRUPT_ENABLE_REG_RTC_MIN_INT_EN_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gab8f2787849798d15d25bcd4da7d2662f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0178dfee4d1b1cdf70573ef9af61b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab0178dfee4d1b1cdf70573ef9af61b69">RTC_RTC_INTERRUPT_ENABLE_REG_RTC_MIN_INT_EN_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gab0178dfee4d1b1cdf70573ef9af61b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6943f843108aa30577de1deef72141ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6943f843108aa30577de1deef72141ac">RTC_RTC_INTERRUPT_ENABLE_REG_RTC_SEC_INT_EN_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga6943f843108aa30577de1deef72141ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab78de5dd21d0ca386ca75fd5c758d24b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab78de5dd21d0ca386ca75fd5c758d24b">RTC_RTC_INTERRUPT_ENABLE_REG_RTC_SEC_INT_EN_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gab78de5dd21d0ca386ca75fd5c758d24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe594ee8ef4996f429d6075063e7814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5fe594ee8ef4996f429d6075063e7814">RTC_RTC_INTERRUPT_ENABLE_REG_RTC_HOS_INT_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5fe594ee8ef4996f429d6075063e7814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a4d49cb52aec837997b0bac0f699aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0a4d49cb52aec837997b0bac0f699aba">RTC_RTC_INTERRUPT_ENABLE_REG_RTC_HOS_INT_EN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga0a4d49cb52aec837997b0bac0f699aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40bdad4be3c91b05a7d6bf8aab140d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga40bdad4be3c91b05a7d6bf8aab140d6c">RTC_RTC_INTERRUPT_MASK_REG_RTC_ALRM_INT_MSK_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga40bdad4be3c91b05a7d6bf8aab140d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d6fd6ac02df4a2a3c76febad4aa086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga72d6fd6ac02df4a2a3c76febad4aa086">RTC_RTC_INTERRUPT_MASK_REG_RTC_ALRM_INT_MSK_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga72d6fd6ac02df4a2a3c76febad4aa086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393670715d6d4ba5f13d344c00665c7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga393670715d6d4ba5f13d344c00665c7c">RTC_RTC_INTERRUPT_MASK_REG_RTC_MNTH_INT_MSK_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga393670715d6d4ba5f13d344c00665c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bde9d266a64b0bcef5dd8f9e2b2be9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6bde9d266a64b0bcef5dd8f9e2b2be9c">RTC_RTC_INTERRUPT_MASK_REG_RTC_MNTH_INT_MSK_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga6bde9d266a64b0bcef5dd8f9e2b2be9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf123211506e6026c2a00722837731f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabf123211506e6026c2a00722837731f2">RTC_RTC_INTERRUPT_MASK_REG_RTC_DATE_INT_MSK_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gabf123211506e6026c2a00722837731f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2652e3d3d355bc7c5f024df1b361c335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2652e3d3d355bc7c5f024df1b361c335">RTC_RTC_INTERRUPT_MASK_REG_RTC_DATE_INT_MSK_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga2652e3d3d355bc7c5f024df1b361c335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e3083d3e5542ecd209e034df7e15fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac9e3083d3e5542ecd209e034df7e15fa">RTC_RTC_INTERRUPT_MASK_REG_RTC_HOUR_INT_MSK_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gac9e3083d3e5542ecd209e034df7e15fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99697ed42eae1a2aa4b89e61d1a83bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga99697ed42eae1a2aa4b89e61d1a83bba">RTC_RTC_INTERRUPT_MASK_REG_RTC_HOUR_INT_MSK_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga99697ed42eae1a2aa4b89e61d1a83bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga206546666ca48216631ef22a105abad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga206546666ca48216631ef22a105abad3">RTC_RTC_INTERRUPT_MASK_REG_RTC_MIN_INT_MSK_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga206546666ca48216631ef22a105abad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb48e4bce99d1e338e61123fb7d330d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaffb48e4bce99d1e338e61123fb7d330d">RTC_RTC_INTERRUPT_MASK_REG_RTC_MIN_INT_MSK_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gaffb48e4bce99d1e338e61123fb7d330d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7df61ddfa98252610729348c4368668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac7df61ddfa98252610729348c4368668">RTC_RTC_INTERRUPT_MASK_REG_RTC_SEC_INT_MSK_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gac7df61ddfa98252610729348c4368668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55cda7ca58d74db52a8c8b6191aa92cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga55cda7ca58d74db52a8c8b6191aa92cb">RTC_RTC_INTERRUPT_MASK_REG_RTC_SEC_INT_MSK_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga55cda7ca58d74db52a8c8b6191aa92cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2cadb8ca28f6d8f44e7c79b40a8b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0a2cadb8ca28f6d8f44e7c79b40a8b44">RTC_RTC_INTERRUPT_MASK_REG_RTC_HOS_INT_MSK_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga0a2cadb8ca28f6d8f44e7c79b40a8b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab25edfa62bc1d6df92c66f28eccba832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab25edfa62bc1d6df92c66f28eccba832">RTC_RTC_INTERRUPT_MASK_REG_RTC_HOS_INT_MSK_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gab25edfa62bc1d6df92c66f28eccba832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f290a244b2696e94c7c1c2490a742f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga92f290a244b2696e94c7c1c2490a742f">RTC_RTC_KEEP_RTC_REG_RTC_KEEP_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga92f290a244b2696e94c7c1c2490a742f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0cb7c9ddc798fc29bd4f2b8ddaa10a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8c0cb7c9ddc798fc29bd4f2b8ddaa10a">RTC_RTC_KEEP_RTC_REG_RTC_KEEP_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga8c0cb7c9ddc798fc29bd4f2b8ddaa10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ef233a88bc6fd4e4483cf80d731107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga36ef233a88bc6fd4e4483cf80d731107">RTC_RTC_PDC_EVENT_CLEAR_REG_PDC_EVENT_CLEAR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga36ef233a88bc6fd4e4483cf80d731107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac268b65f34baff3b3c5f8603a810664a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac268b65f34baff3b3c5f8603a810664a">RTC_RTC_PDC_EVENT_CLEAR_REG_PDC_EVENT_CLEAR_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gac268b65f34baff3b3c5f8603a810664a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad00a6c9b7413e577dd87c53bc182578a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad00a6c9b7413e577dd87c53bc182578a">RTC_RTC_PDC_EVENT_CNT_REG_RTC_PDC_EVENT_CNT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad00a6c9b7413e577dd87c53bc182578a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e2251e8dd79ba087d1061189d5991d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7e2251e8dd79ba087d1061189d5991d3">RTC_RTC_PDC_EVENT_CNT_REG_RTC_PDC_EVENT_CNT_Msk</a>&#160;&#160;&#160;(0x1fffUL)</td></tr>
<tr class="separator:ga7e2251e8dd79ba087d1061189d5991d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba64912b7d1173870447e1b8a55e4db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafba64912b7d1173870447e1b8a55e4db">RTC_RTC_PDC_EVENT_PERIOD_REG_RTC_PDC_EVENT_PERIOD_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gafba64912b7d1173870447e1b8a55e4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa467fa12bdc8560dbfcb900be6f8a262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa467fa12bdc8560dbfcb900be6f8a262">RTC_RTC_PDC_EVENT_PERIOD_REG_RTC_PDC_EVENT_PERIOD_Msk</a>&#160;&#160;&#160;(0x1fffUL)</td></tr>
<tr class="separator:gaa467fa12bdc8560dbfcb900be6f8a262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d1c2a8a9af7f86150ebd324be3d3fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga25d1c2a8a9af7f86150ebd324be3d3fa">RTC_RTC_STATUS_REG_RTC_VALID_CAL_ALM_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga25d1c2a8a9af7f86150ebd324be3d3fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1b9f4956cbfc0546e774f2e7033416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9f1b9f4956cbfc0546e774f2e7033416">RTC_RTC_STATUS_REG_RTC_VALID_CAL_ALM_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga9f1b9f4956cbfc0546e774f2e7033416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5abc183522e3081cca93c1e7f531503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab5abc183522e3081cca93c1e7f531503">RTC_RTC_STATUS_REG_RTC_VALID_TIME_ALM_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gab5abc183522e3081cca93c1e7f531503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5021036b4939139335defb15e1a289a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5021036b4939139335defb15e1a289a9">RTC_RTC_STATUS_REG_RTC_VALID_TIME_ALM_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga5021036b4939139335defb15e1a289a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb632cbe7a693c90a6ada635a86da5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaceb632cbe7a693c90a6ada635a86da5c">RTC_RTC_STATUS_REG_RTC_VALID_CAL_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gaceb632cbe7a693c90a6ada635a86da5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f7ab571ed25121befe52c3bfaed8ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9f7ab571ed25121befe52c3bfaed8ee2">RTC_RTC_STATUS_REG_RTC_VALID_CAL_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga9f7ab571ed25121befe52c3bfaed8ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06ec726510ddb13ae7c83481c5209f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab06ec726510ddb13ae7c83481c5209f4">RTC_RTC_STATUS_REG_RTC_VALID_TIME_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gab06ec726510ddb13ae7c83481c5209f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361e0ba7160d1bd418209c7121df73a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga361e0ba7160d1bd418209c7121df73a9">RTC_RTC_STATUS_REG_RTC_VALID_TIME_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga361e0ba7160d1bd418209c7121df73a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc5718e09796fd381ade606f04940c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacc5718e09796fd381ade606f04940c62">RTC_RTC_TIME_ALARM_REG_RTC_TIME_PM_Pos</a>&#160;&#160;&#160;(30UL)</td></tr>
<tr class="separator:gacc5718e09796fd381ade606f04940c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186b07685c0d74c42bd32487cffd7582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga186b07685c0d74c42bd32487cffd7582">RTC_RTC_TIME_ALARM_REG_RTC_TIME_PM_Msk</a>&#160;&#160;&#160;(0x40000000UL)</td></tr>
<tr class="separator:ga186b07685c0d74c42bd32487cffd7582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff1b3cf7b064c841dd70fdbf45e2391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2ff1b3cf7b064c841dd70fdbf45e2391">RTC_RTC_TIME_ALARM_REG_RTC_TIME_HR_T_Pos</a>&#160;&#160;&#160;(28UL)</td></tr>
<tr class="separator:ga2ff1b3cf7b064c841dd70fdbf45e2391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa792cf7465f6775a8c1f8da2ac323eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa792cf7465f6775a8c1f8da2ac323eff">RTC_RTC_TIME_ALARM_REG_RTC_TIME_HR_T_Msk</a>&#160;&#160;&#160;(0x30000000UL)</td></tr>
<tr class="separator:gaa792cf7465f6775a8c1f8da2ac323eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc7bc67369c8dfe4e966130d9ab344b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadfc7bc67369c8dfe4e966130d9ab344b">RTC_RTC_TIME_ALARM_REG_RTC_TIME_HR_U_Pos</a>&#160;&#160;&#160;(24UL)</td></tr>
<tr class="separator:gadfc7bc67369c8dfe4e966130d9ab344b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9600b6930ae2a30ccb1318b9a6e3225c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9600b6930ae2a30ccb1318b9a6e3225c">RTC_RTC_TIME_ALARM_REG_RTC_TIME_HR_U_Msk</a>&#160;&#160;&#160;(0xf000000UL)</td></tr>
<tr class="separator:ga9600b6930ae2a30ccb1318b9a6e3225c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11b1aeee08e2354f6ce44db78d0fefda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga11b1aeee08e2354f6ce44db78d0fefda">RTC_RTC_TIME_ALARM_REG_RTC_TIME_M_T_Pos</a>&#160;&#160;&#160;(20UL)</td></tr>
<tr class="separator:ga11b1aeee08e2354f6ce44db78d0fefda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5de87002ae6942aef3cb4f16ad60d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad5de87002ae6942aef3cb4f16ad60d61">RTC_RTC_TIME_ALARM_REG_RTC_TIME_M_T_Msk</a>&#160;&#160;&#160;(0x700000UL)</td></tr>
<tr class="separator:gad5de87002ae6942aef3cb4f16ad60d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd064a307bf96673d0fd38fcb6a7f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaccd064a307bf96673d0fd38fcb6a7f6e">RTC_RTC_TIME_ALARM_REG_RTC_TIME_M_U_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gaccd064a307bf96673d0fd38fcb6a7f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga259b625c54ad27057e0c6fc294c9c13d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga259b625c54ad27057e0c6fc294c9c13d">RTC_RTC_TIME_ALARM_REG_RTC_TIME_M_U_Msk</a>&#160;&#160;&#160;(0xf0000UL)</td></tr>
<tr class="separator:ga259b625c54ad27057e0c6fc294c9c13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga902dfb19b7693ecbcbd1d5cbe09d6eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga902dfb19b7693ecbcbd1d5cbe09d6eb1">RTC_RTC_TIME_ALARM_REG_RTC_TIME_S_T_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga902dfb19b7693ecbcbd1d5cbe09d6eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3a67359509ac1b03e215cd7caaed648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf3a67359509ac1b03e215cd7caaed648">RTC_RTC_TIME_ALARM_REG_RTC_TIME_S_T_Msk</a>&#160;&#160;&#160;(0x7000UL)</td></tr>
<tr class="separator:gaf3a67359509ac1b03e215cd7caaed648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5b06ffa9ac0b562359d006290673aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad5b06ffa9ac0b562359d006290673aa6">RTC_RTC_TIME_ALARM_REG_RTC_TIME_S_U_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gad5b06ffa9ac0b562359d006290673aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad71ff875c82ea6e2c6359fe2087fca06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad71ff875c82ea6e2c6359fe2087fca06">RTC_RTC_TIME_ALARM_REG_RTC_TIME_S_U_Msk</a>&#160;&#160;&#160;(0xf00UL)</td></tr>
<tr class="separator:gad71ff875c82ea6e2c6359fe2087fca06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cd434b0fcf2f29fa7ed690538335623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0cd434b0fcf2f29fa7ed690538335623">RTC_RTC_TIME_ALARM_REG_RTC_TIME_H_T_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga0cd434b0fcf2f29fa7ed690538335623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9defaad4454bc4749db17df5bdf9d601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9defaad4454bc4749db17df5bdf9d601">RTC_RTC_TIME_ALARM_REG_RTC_TIME_H_T_Msk</a>&#160;&#160;&#160;(0xf0UL)</td></tr>
<tr class="separator:ga9defaad4454bc4749db17df5bdf9d601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab50c4124491ff38d4a0555d67502a804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab50c4124491ff38d4a0555d67502a804">RTC_RTC_TIME_ALARM_REG_RTC_TIME_H_U_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gab50c4124491ff38d4a0555d67502a804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0440f8b3916b559764c9ca0da608b01e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0440f8b3916b559764c9ca0da608b01e">RTC_RTC_TIME_ALARM_REG_RTC_TIME_H_U_Msk</a>&#160;&#160;&#160;(0xfUL)</td></tr>
<tr class="separator:ga0440f8b3916b559764c9ca0da608b01e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4f0284defee302ae2714033d21cbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadb4f0284defee302ae2714033d21cbe5">RTC_RTC_TIME_REG_RTC_TIME_CH_Pos</a>&#160;&#160;&#160;(31UL)</td></tr>
<tr class="separator:gadb4f0284defee302ae2714033d21cbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099241d3e13424b9bc7d1ad83a067e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga099241d3e13424b9bc7d1ad83a067e1b">RTC_RTC_TIME_REG_RTC_TIME_CH_Msk</a>&#160;&#160;&#160;(0x80000000UL)</td></tr>
<tr class="separator:ga099241d3e13424b9bc7d1ad83a067e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c68a62f32f46b652de5f56ce0eda4f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5c68a62f32f46b652de5f56ce0eda4f1">RTC_RTC_TIME_REG_RTC_TIME_PM_Pos</a>&#160;&#160;&#160;(30UL)</td></tr>
<tr class="separator:ga5c68a62f32f46b652de5f56ce0eda4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155a1ab7b35d494ec91a4ea3087dfaae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga155a1ab7b35d494ec91a4ea3087dfaae">RTC_RTC_TIME_REG_RTC_TIME_PM_Msk</a>&#160;&#160;&#160;(0x40000000UL)</td></tr>
<tr class="separator:ga155a1ab7b35d494ec91a4ea3087dfaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38dd2a6ce7660622885f6de3d68ad84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae38dd2a6ce7660622885f6de3d68ad84">RTC_RTC_TIME_REG_RTC_TIME_HR_T_Pos</a>&#160;&#160;&#160;(28UL)</td></tr>
<tr class="separator:gae38dd2a6ce7660622885f6de3d68ad84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeba5dc13976fc5eb53b04029c410e179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeba5dc13976fc5eb53b04029c410e179">RTC_RTC_TIME_REG_RTC_TIME_HR_T_Msk</a>&#160;&#160;&#160;(0x30000000UL)</td></tr>
<tr class="separator:gaeba5dc13976fc5eb53b04029c410e179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ba2329584b054b1c065781107ce3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad5ba2329584b054b1c065781107ce3b2">RTC_RTC_TIME_REG_RTC_TIME_HR_U_Pos</a>&#160;&#160;&#160;(24UL)</td></tr>
<tr class="separator:gad5ba2329584b054b1c065781107ce3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab27db6814251d999407c964ffdfafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5ab27db6814251d999407c964ffdfafb">RTC_RTC_TIME_REG_RTC_TIME_HR_U_Msk</a>&#160;&#160;&#160;(0xf000000UL)</td></tr>
<tr class="separator:ga5ab27db6814251d999407c964ffdfafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0057ac1a698d0e2799c95163e00d9a3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0057ac1a698d0e2799c95163e00d9a3d">RTC_RTC_TIME_REG_RTC_TIME_M_T_Pos</a>&#160;&#160;&#160;(20UL)</td></tr>
<tr class="separator:ga0057ac1a698d0e2799c95163e00d9a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f29dde8b730d582a2941ee9df28f989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7f29dde8b730d582a2941ee9df28f989">RTC_RTC_TIME_REG_RTC_TIME_M_T_Msk</a>&#160;&#160;&#160;(0x700000UL)</td></tr>
<tr class="separator:ga7f29dde8b730d582a2941ee9df28f989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6171f47b21eb4ee7a080fbfa6db49e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6171f47b21eb4ee7a080fbfa6db49e98">RTC_RTC_TIME_REG_RTC_TIME_M_U_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga6171f47b21eb4ee7a080fbfa6db49e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53dbb90e2111811df1e0722754531e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga53dbb90e2111811df1e0722754531e9e">RTC_RTC_TIME_REG_RTC_TIME_M_U_Msk</a>&#160;&#160;&#160;(0xf0000UL)</td></tr>
<tr class="separator:ga53dbb90e2111811df1e0722754531e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f9208b17c0ffee0a96758dff2c4b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga12f9208b17c0ffee0a96758dff2c4b1f">RTC_RTC_TIME_REG_RTC_TIME_S_T_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga12f9208b17c0ffee0a96758dff2c4b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb889130cfee1d747006572955e23a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabb889130cfee1d747006572955e23a92">RTC_RTC_TIME_REG_RTC_TIME_S_T_Msk</a>&#160;&#160;&#160;(0x7000UL)</td></tr>
<tr class="separator:gabb889130cfee1d747006572955e23a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fdbce1928b7f8c3de26b557b1cc8383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0fdbce1928b7f8c3de26b557b1cc8383">RTC_RTC_TIME_REG_RTC_TIME_S_U_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga0fdbce1928b7f8c3de26b557b1cc8383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga610f011503f90e63e85294f40221bfc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga610f011503f90e63e85294f40221bfc7">RTC_RTC_TIME_REG_RTC_TIME_S_U_Msk</a>&#160;&#160;&#160;(0xf00UL)</td></tr>
<tr class="separator:ga610f011503f90e63e85294f40221bfc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0363ae386bc51b0f027408eb0a22346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae0363ae386bc51b0f027408eb0a22346">RTC_RTC_TIME_REG_RTC_TIME_H_T_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gae0363ae386bc51b0f027408eb0a22346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df14d43d2bb62836f142b73c0fea443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0df14d43d2bb62836f142b73c0fea443">RTC_RTC_TIME_REG_RTC_TIME_H_T_Msk</a>&#160;&#160;&#160;(0xf0UL)</td></tr>
<tr class="separator:ga0df14d43d2bb62836f142b73c0fea443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa0fe07410d29db9c9b3886b83e8ee29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafa0fe07410d29db9c9b3886b83e8ee29">RTC_RTC_TIME_REG_RTC_TIME_H_U_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gafa0fe07410d29db9c9b3886b83e8ee29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d89437f26a0283d47c880259edf8955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8d89437f26a0283d47c880259edf8955">RTC_RTC_TIME_REG_RTC_TIME_H_U_Msk</a>&#160;&#160;&#160;(0xfUL)</td></tr>
<tr class="separator:ga8d89437f26a0283d47c880259edf8955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5451d418bd96e2ec2a05713cc619262b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5451d418bd96e2ec2a05713cc619262b">SDADC_SDADC_AUDIO_FILT_REG_SDADC_CIC_OFFSET_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5451d418bd96e2ec2a05713cc619262b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e8a93410136d18a8565aa1cc428e566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6e8a93410136d18a8565aa1cc428e566">SDADC_SDADC_AUDIO_FILT_REG_SDADC_CIC_OFFSET_Msk</a>&#160;&#160;&#160;(0x1fffffUL)</td></tr>
<tr class="separator:ga6e8a93410136d18a8565aa1cc428e566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c7c11cd49f4af7085ebb08e1601328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac4c7c11cd49f4af7085ebb08e1601328">SDADC_SDADC_CLEAR_INT_REG_SDADC_CLR_INT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac4c7c11cd49f4af7085ebb08e1601328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga833f9d1c062538eb6d51cf611fdcdb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga833f9d1c062538eb6d51cf611fdcdb29">SDADC_SDADC_CLEAR_INT_REG_SDADC_CLR_INT_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga833f9d1c062538eb6d51cf611fdcdb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab03892c8c744607f079a3e5a9c906b50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab03892c8c744607f079a3e5a9c906b50">SDADC_SDADC_CTRL_REG_SDADC_VREF_TO_PAD_Pos</a>&#160;&#160;&#160;(20UL)</td></tr>
<tr class="separator:gab03892c8c744607f079a3e5a9c906b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf290681b158a1d5b36a2af128eb611a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf290681b158a1d5b36a2af128eb611a1">SDADC_SDADC_CTRL_REG_SDADC_VREF_TO_PAD_Msk</a>&#160;&#160;&#160;(0x100000UL)</td></tr>
<tr class="separator:gaf290681b158a1d5b36a2af128eb611a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a253bc6c53145a9108b2cda3ca673f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac4a253bc6c53145a9108b2cda3ca673f">SDADC_SDADC_CTRL_REG_SDADC_MODE_Pos</a>&#160;&#160;&#160;(19UL)</td></tr>
<tr class="separator:gac4a253bc6c53145a9108b2cda3ca673f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f19f8a47d254aea280ee5d4c957a364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5f19f8a47d254aea280ee5d4c957a364">SDADC_SDADC_CTRL_REG_SDADC_MODE_Msk</a>&#160;&#160;&#160;(0x80000UL)</td></tr>
<tr class="separator:ga5f19f8a47d254aea280ee5d4c957a364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7697146411d5645b4786386e1f43968f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7697146411d5645b4786386e1f43968f">SDADC_SDADC_CTRL_REG_SDADC_DMA_EN_Pos</a>&#160;&#160;&#160;(18UL)</td></tr>
<tr class="separator:ga7697146411d5645b4786386e1f43968f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4266dfed4751c21d3f50c88ed7b0f715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4266dfed4751c21d3f50c88ed7b0f715">SDADC_SDADC_CTRL_REG_SDADC_DMA_EN_Msk</a>&#160;&#160;&#160;(0x40000UL)</td></tr>
<tr class="separator:ga4266dfed4751c21d3f50c88ed7b0f715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ba90a28812c631eb8e100ac7a2cb3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga90ba90a28812c631eb8e100ac7a2cb3f">SDADC_SDADC_CTRL_REG_SDADC_MINT_Pos</a>&#160;&#160;&#160;(17UL)</td></tr>
<tr class="separator:ga90ba90a28812c631eb8e100ac7a2cb3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92b492f90876f8fbc1bc9f2493cb0bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga92b492f90876f8fbc1bc9f2493cb0bec">SDADC_SDADC_CTRL_REG_SDADC_MINT_Msk</a>&#160;&#160;&#160;(0x20000UL)</td></tr>
<tr class="separator:ga92b492f90876f8fbc1bc9f2493cb0bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72de86cadb782f03415d05fd067bd175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga72de86cadb782f03415d05fd067bd175">SDADC_SDADC_CTRL_REG_SDADC_INT_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga72de86cadb782f03415d05fd067bd175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74cc7c9aa8483e5149b9e37940ece5bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga74cc7c9aa8483e5149b9e37940ece5bb">SDADC_SDADC_CTRL_REG_SDADC_INT_Msk</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:ga74cc7c9aa8483e5149b9e37940ece5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc01d75fb96bf6907deb44056b98aa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0bc01d75fb96bf6907deb44056b98aa9">SDADC_SDADC_CTRL_REG_SDADC_LDO_OK_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:ga0bc01d75fb96bf6907deb44056b98aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1de168462bfa06abdc38deeadc1e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4a1de168462bfa06abdc38deeadc1e91">SDADC_SDADC_CTRL_REG_SDADC_LDO_OK_Msk</a>&#160;&#160;&#160;(0x8000UL)</td></tr>
<tr class="separator:ga4a1de168462bfa06abdc38deeadc1e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09315f04e35a766b02d2684a27723977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga09315f04e35a766b02d2684a27723977">SDADC_SDADC_CTRL_REG_SDADC_VREF_SEL_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga09315f04e35a766b02d2684a27723977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bac76edc8764cd4d0688830f369b2bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6bac76edc8764cd4d0688830f369b2bf">SDADC_SDADC_CTRL_REG_SDADC_VREF_SEL_Msk</a>&#160;&#160;&#160;(0x6000UL)</td></tr>
<tr class="separator:ga6bac76edc8764cd4d0688830f369b2bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a98afcdfde30008469b7c7c16b1f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf0a98afcdfde30008469b7c7c16b1f90">SDADC_SDADC_CTRL_REG_SDADC_CONT_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:gaf0a98afcdfde30008469b7c7c16b1f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0ef9577e27ffd572ed38b51f3f22f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf0ef9577e27ffd572ed38b51f3f22f6a">SDADC_SDADC_CTRL_REG_SDADC_CONT_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:gaf0ef9577e27ffd572ed38b51f3f22f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad90088661d578623fc5d50756b8b6645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad90088661d578623fc5d50756b8b6645">SDADC_SDADC_CTRL_REG_SDADC_OSR_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gad90088661d578623fc5d50756b8b6645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73c326d65b6fb8bd3f46d6fb42260f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab73c326d65b6fb8bd3f46d6fb42260f3">SDADC_SDADC_CTRL_REG_SDADC_OSR_Msk</a>&#160;&#160;&#160;(0xc00UL)</td></tr>
<tr class="separator:gab73c326d65b6fb8bd3f46d6fb42260f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6748cafdc00e3fa7ccd2f28df5c359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6e6748cafdc00e3fa7ccd2f28df5c359">SDADC_SDADC_CTRL_REG_SDADC_SE_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga6e6748cafdc00e3fa7ccd2f28df5c359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1ac2c06ce4f828bd7b24b12a8e50007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa1ac2c06ce4f828bd7b24b12a8e50007">SDADC_SDADC_CTRL_REG_SDADC_SE_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gaa1ac2c06ce4f828bd7b24b12a8e50007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476c5c5101ca79962258e0fbc9e67c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga476c5c5101ca79962258e0fbc9e67c6e">SDADC_SDADC_CTRL_REG_SDADC_INN_SEL_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga476c5c5101ca79962258e0fbc9e67c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4733d298443f77014b79ffce40525646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4733d298443f77014b79ffce40525646">SDADC_SDADC_CTRL_REG_SDADC_INN_SEL_Msk</a>&#160;&#160;&#160;(0x1c0UL)</td></tr>
<tr class="separator:ga4733d298443f77014b79ffce40525646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d9e590e980c760b70028475f8841522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9d9e590e980c760b70028475f8841522">SDADC_SDADC_CTRL_REG_SDADC_INP_SEL_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga9d9e590e980c760b70028475f8841522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9446fe63d28ac9870bbabf25ce42363c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9446fe63d28ac9870bbabf25ce42363c">SDADC_SDADC_CTRL_REG_SDADC_INP_SEL_Msk</a>&#160;&#160;&#160;(0x3cUL)</td></tr>
<tr class="separator:ga9446fe63d28ac9870bbabf25ce42363c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33d9257c56ec0efd5ce10862d2defc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf33d9257c56ec0efd5ce10862d2defc1">SDADC_SDADC_CTRL_REG_SDADC_START_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gaf33d9257c56ec0efd5ce10862d2defc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b77e06745deb939322f358564d11d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8b77e06745deb939322f358564d11d6f">SDADC_SDADC_CTRL_REG_SDADC_START_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga8b77e06745deb939322f358564d11d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b81b58873e131dbeffcda7a581a9db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9b81b58873e131dbeffcda7a581a9db0">SDADC_SDADC_CTRL_REG_SDADC_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga9b81b58873e131dbeffcda7a581a9db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e876a2358e8c486236bff19386f91ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6e876a2358e8c486236bff19386f91ed">SDADC_SDADC_CTRL_REG_SDADC_EN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga6e876a2358e8c486236bff19386f91ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93aadf305527b8537acab08a9ef36f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga93aadf305527b8537acab08a9ef36f2d">SDADC_SDADC_GAIN_CORR_REG_SDADC_GAIN_CORR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga93aadf305527b8537acab08a9ef36f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2f5a076ece4f872e3c1a708eea6358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabf2f5a076ece4f872e3c1a708eea6358">SDADC_SDADC_GAIN_CORR_REG_SDADC_GAIN_CORR_Msk</a>&#160;&#160;&#160;(0x3ffUL)</td></tr>
<tr class="separator:gabf2f5a076ece4f872e3c1a708eea6358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8d6bda1383e38358b76a87524c205f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae8d6bda1383e38358b76a87524c205f2">SDADC_SDADC_OFFS_CORR_REG_SDADC_OFFS_CORR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gae8d6bda1383e38358b76a87524c205f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa0e39b4b0ee6730afe2371b60c17fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabaa0e39b4b0ee6730afe2371b60c17fc">SDADC_SDADC_OFFS_CORR_REG_SDADC_OFFS_CORR_Msk</a>&#160;&#160;&#160;(0x3ffUL)</td></tr>
<tr class="separator:gabaa0e39b4b0ee6730afe2371b60c17fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae104b222b443c2c8bdeabc4be40d8f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae104b222b443c2c8bdeabc4be40d8f61">SDADC_SDADC_PGA_CTRL_REG_PGA_GAIN_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gae104b222b443c2c8bdeabc4be40d8f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac67411fdd907993c7e5adef14249a524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac67411fdd907993c7e5adef14249a524">SDADC_SDADC_PGA_CTRL_REG_PGA_GAIN_Msk</a>&#160;&#160;&#160;(0xe00UL)</td></tr>
<tr class="separator:gac67411fdd907993c7e5adef14249a524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41d412bbbbc4dcdee6d90aab694d86af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga41d412bbbbc4dcdee6d90aab694d86af">SDADC_SDADC_PGA_CTRL_REG_PGA_SINGLE_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga41d412bbbbc4dcdee6d90aab694d86af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a367411bafdf8ff6063db5f08a4722f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7a367411bafdf8ff6063db5f08a4722f">SDADC_SDADC_PGA_CTRL_REG_PGA_SINGLE_Msk</a>&#160;&#160;&#160;(0x180UL)</td></tr>
<tr class="separator:ga7a367411bafdf8ff6063db5f08a4722f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11d176cc6d0035785aed15ac48f6bae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac11d176cc6d0035785aed15ac48f6bae">SDADC_SDADC_PGA_CTRL_REG_PGA_MUTE_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gac11d176cc6d0035785aed15ac48f6bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25248e07874082663d36bf6441a7e9e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga25248e07874082663d36bf6441a7e9e5">SDADC_SDADC_PGA_CTRL_REG_PGA_MUTE_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga25248e07874082663d36bf6441a7e9e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a526fc79239629f3be91add3bdd1f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga86a526fc79239629f3be91add3bdd1f4">SDADC_SDADC_PGA_CTRL_REG_PGA_BIAS_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga86a526fc79239629f3be91add3bdd1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f2dbbf3914d652dadbfaa32e00bc89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf7f2dbbf3914d652dadbfaa32e00bc89">SDADC_SDADC_PGA_CTRL_REG_PGA_BIAS_Msk</a>&#160;&#160;&#160;(0x38UL)</td></tr>
<tr class="separator:gaf7f2dbbf3914d652dadbfaa32e00bc89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa246d659d07a3a745a3ed21308ec9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0fa246d659d07a3a745a3ed21308ec9d">SDADC_SDADC_PGA_CTRL_REG_PGA_SHORTIN_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga0fa246d659d07a3a745a3ed21308ec9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb0eac70c46797db492a9fd6802e378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafbb0eac70c46797db492a9fd6802e378">SDADC_SDADC_PGA_CTRL_REG_PGA_SHORTIN_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gafbb0eac70c46797db492a9fd6802e378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8437df6ed862eab6043706cbcc57dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabd8437df6ed862eab6043706cbcc57dd">SDADC_SDADC_PGA_CTRL_REG_PGA_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gabd8437df6ed862eab6043706cbcc57dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61d5a75085f5719be6f67ae9b42b36ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga61d5a75085f5719be6f67ae9b42b36ab">SDADC_SDADC_PGA_CTRL_REG_PGA_EN_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga61d5a75085f5719be6f67ae9b42b36ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab713af22be00fb4dbbb26387f10b7ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab713af22be00fb4dbbb26387f10b7ff0">SDADC_SDADC_RESULT_REG_SDADC_VAL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gab713af22be00fb4dbbb26387f10b7ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afbf73fad4c490a9920c7dfedeb2ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6afbf73fad4c490a9920c7dfedeb2ee8">SDADC_SDADC_RESULT_REG_SDADC_VAL_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga6afbf73fad4c490a9920c7dfedeb2ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2ee11bda181cd0b1f08fe70178e60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7f2ee11bda181cd0b1f08fe70178e60e">SPI_SPI_CLOCK_REG_SPI_CLK_DIV_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga7f2ee11bda181cd0b1f08fe70178e60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c8caa061f8e055cc469f4480286d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf8c8caa061f8e055cc469f4480286d36">SPI_SPI_CLOCK_REG_SPI_CLK_DIV_Msk</a>&#160;&#160;&#160;(0x7fUL)</td></tr>
<tr class="separator:gaf8c8caa061f8e055cc469f4480286d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df6cccd369c23f205845d1d5a11f7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9df6cccd369c23f205845d1d5a11f7f9">SPI_SPI_CONFIG_REG_SPI_SLAVE_EN_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga9df6cccd369c23f205845d1d5a11f7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae90b9d8d06e0ce4f7254619f9ebdfa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaae90b9d8d06e0ce4f7254619f9ebdfa9">SPI_SPI_CONFIG_REG_SPI_SLAVE_EN_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:gaae90b9d8d06e0ce4f7254619f9ebdfa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2418e9b17d6933e4bce1834ebd910b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf2418e9b17d6933e4bce1834ebd910b5">SPI_SPI_CONFIG_REG_SPI_WORD_LENGTH_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gaf2418e9b17d6933e4bce1834ebd910b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca4b0b911ffd522c455cd63ccb55a3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5ca4b0b911ffd522c455cd63ccb55a3d">SPI_SPI_CONFIG_REG_SPI_WORD_LENGTH_Msk</a>&#160;&#160;&#160;(0x7cUL)</td></tr>
<tr class="separator:ga5ca4b0b911ffd522c455cd63ccb55a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96aafea4d7a5f81c68de965aa7e33ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga96aafea4d7a5f81c68de965aa7e33ff9">SPI_SPI_CONFIG_REG_SPI_MODE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga96aafea4d7a5f81c68de965aa7e33ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37351469cab6431f0e38be695d8b0407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga37351469cab6431f0e38be695d8b0407">SPI_SPI_CONFIG_REG_SPI_MODE_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga37351469cab6431f0e38be695d8b0407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cae44843aef723dc87f27fc61a06258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1cae44843aef723dc87f27fc61a06258">SPI_SPI_CS_CONFIG_REG_SPI_CS_SELECT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga1cae44843aef723dc87f27fc61a06258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b664b7cf434cb8562f654dee5fcbc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga81b664b7cf434cb8562f654dee5fcbc0">SPI_SPI_CS_CONFIG_REG_SPI_CS_SELECT_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:ga81b664b7cf434cb8562f654dee5fcbc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb422ae8f0946e542b13a3fa8b6439a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabb422ae8f0946e542b13a3fa8b6439a9">SPI_SPI_CTRL_REG_SPI_SWAP_BYTES_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gabb422ae8f0946e542b13a3fa8b6439a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1951a3ad267255ebeb80d408efd5e3b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1951a3ad267255ebeb80d408efd5e3b8">SPI_SPI_CTRL_REG_SPI_SWAP_BYTES_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga1951a3ad267255ebeb80d408efd5e3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c99d8fcacc7c582abb5abcd9697f0ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8c99d8fcacc7c582abb5abcd9697f0ec">SPI_SPI_CTRL_REG_SPI_CAPTURE_AT_NEXT_EDGE_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga8c99d8fcacc7c582abb5abcd9697f0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab388ee75ddf98ae5660f733c6e90049d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab388ee75ddf98ae5660f733c6e90049d">SPI_SPI_CTRL_REG_SPI_CAPTURE_AT_NEXT_EDGE_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:gab388ee75ddf98ae5660f733c6e90049d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada27dfb66f3c7feafc830c0bcd4b4d37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gada27dfb66f3c7feafc830c0bcd4b4d37">SPI_SPI_CTRL_REG_SPI_FIFO_RESET_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gada27dfb66f3c7feafc830c0bcd4b4d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb0c2264111c462b62845a450b28f33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5cb0c2264111c462b62845a450b28f33">SPI_SPI_CTRL_REG_SPI_FIFO_RESET_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga5cb0c2264111c462b62845a450b28f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa365418f813584642da9aa9b7d9cfc3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa365418f813584642da9aa9b7d9cfc3c">SPI_SPI_CTRL_REG_SPI_DMA_RX_EN_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gaa365418f813584642da9aa9b7d9cfc3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b20aa1d7b5f0beb3c3031180224b959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6b20aa1d7b5f0beb3c3031180224b959">SPI_SPI_CTRL_REG_SPI_DMA_RX_EN_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga6b20aa1d7b5f0beb3c3031180224b959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca9a5360968c9e899b9978cbc88024d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaca9a5360968c9e899b9978cbc88024d">SPI_SPI_CTRL_REG_SPI_DMA_TX_EN_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gaaca9a5360968c9e899b9978cbc88024d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c93ba810b45649fd50bef8cd94a3ac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4c93ba810b45649fd50bef8cd94a3ac6">SPI_SPI_CTRL_REG_SPI_DMA_TX_EN_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga4c93ba810b45649fd50bef8cd94a3ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a21cdb3188309f091fac4a5d76c8417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1a21cdb3188309f091fac4a5d76c8417">SPI_SPI_CTRL_REG_SPI_RX_EN_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga1a21cdb3188309f091fac4a5d76c8417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c2debd2cdc4f50d115e7958413ee6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab1c2debd2cdc4f50d115e7958413ee6c">SPI_SPI_CTRL_REG_SPI_RX_EN_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gab1c2debd2cdc4f50d115e7958413ee6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf0a9bcdc7703f967915a1a85541556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaedf0a9bcdc7703f967915a1a85541556">SPI_SPI_CTRL_REG_SPI_TX_EN_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gaedf0a9bcdc7703f967915a1a85541556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de39d7fcb9d57710e3dba3851380f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3de39d7fcb9d57710e3dba3851380f6d">SPI_SPI_CTRL_REG_SPI_TX_EN_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga3de39d7fcb9d57710e3dba3851380f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece7bc13f66ffa762549dd3fead5bfdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaece7bc13f66ffa762549dd3fead5bfdb">SPI_SPI_CTRL_REG_SPI_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaece7bc13f66ffa762549dd3fead5bfdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga201c773b00de6855a5d07cc946175c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga201c773b00de6855a5d07cc946175c08">SPI_SPI_CTRL_REG_SPI_EN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga201c773b00de6855a5d07cc946175c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga980308bab91fb1dcf4db1a4dddfc86d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga980308bab91fb1dcf4db1a4dddfc86d2">SPI_SPI_FIFO_CONFIG_REG_SPI_RX_TL_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga980308bab91fb1dcf4db1a4dddfc86d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574c9aaac099e3a9cdc8beba668efd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga574c9aaac099e3a9cdc8beba668efd88">SPI_SPI_FIFO_CONFIG_REG_SPI_RX_TL_Msk</a>&#160;&#160;&#160;(0xf0UL)</td></tr>
<tr class="separator:ga574c9aaac099e3a9cdc8beba668efd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f63248d5aa1dd674874fc548393f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac4f63248d5aa1dd674874fc548393f98">SPI_SPI_FIFO_CONFIG_REG_SPI_TX_TL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac4f63248d5aa1dd674874fc548393f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396f5a433978f4809d0dbe348d8083ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga396f5a433978f4809d0dbe348d8083ba">SPI_SPI_FIFO_CONFIG_REG_SPI_TX_TL_Msk</a>&#160;&#160;&#160;(0xfUL)</td></tr>
<tr class="separator:ga396f5a433978f4809d0dbe348d8083ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a858eb2ec1d8f8b2f19b722735d935c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0a858eb2ec1d8f8b2f19b722735d935c">SPI_SPI_FIFO_READ_REG_SPI_FIFO_READ_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga0a858eb2ec1d8f8b2f19b722735d935c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f47ab46010a14b9bc0cd6d949f2193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga31f47ab46010a14b9bc0cd6d949f2193">SPI_SPI_FIFO_READ_REG_SPI_FIFO_READ_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga31f47ab46010a14b9bc0cd6d949f2193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga737306949ad58718a0393429c402a1d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga737306949ad58718a0393429c402a1d3">SPI_SPI_FIFO_STATUS_REG_SPI_TRANSACTION_ACTIVE_Pos</a>&#160;&#160;&#160;(15UL)</td></tr>
<tr class="separator:ga737306949ad58718a0393429c402a1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga470c3c923ff54e9a6b2e44d4a850f403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga470c3c923ff54e9a6b2e44d4a850f403">SPI_SPI_FIFO_STATUS_REG_SPI_TRANSACTION_ACTIVE_Msk</a>&#160;&#160;&#160;(0x8000UL)</td></tr>
<tr class="separator:ga470c3c923ff54e9a6b2e44d4a850f403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d83d6c159f4bc19e39bf04cc73ee351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2d83d6c159f4bc19e39bf04cc73ee351">SPI_SPI_FIFO_STATUS_REG_SPI_RX_FIFO_OVFL_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:ga2d83d6c159f4bc19e39bf04cc73ee351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2ceb0e2bcaeff7d9bd71e09b3d91cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4e2ceb0e2bcaeff7d9bd71e09b3d91cb">SPI_SPI_FIFO_STATUS_REG_SPI_RX_FIFO_OVFL_Msk</a>&#160;&#160;&#160;(0x4000UL)</td></tr>
<tr class="separator:ga4e2ceb0e2bcaeff7d9bd71e09b3d91cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fba8a6a109c85713c6510ecdd9f1d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2fba8a6a109c85713c6510ecdd9f1d1b">SPI_SPI_FIFO_STATUS_REG_SPI_STATUS_TX_FULL_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga2fba8a6a109c85713c6510ecdd9f1d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0287b0596cf73437a2fb0dff6c25c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab0287b0596cf73437a2fb0dff6c25c91">SPI_SPI_FIFO_STATUS_REG_SPI_STATUS_TX_FULL_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:gab0287b0596cf73437a2fb0dff6c25c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51fcfce1b1584fbd7dbe9d6563fcd7a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga51fcfce1b1584fbd7dbe9d6563fcd7a8">SPI_SPI_FIFO_STATUS_REG_SPI_STATUS_RX_EMPTY_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga51fcfce1b1584fbd7dbe9d6563fcd7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04f23a8e23a33bc0606287dfe0df9d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga04f23a8e23a33bc0606287dfe0df9d15">SPI_SPI_FIFO_STATUS_REG_SPI_STATUS_RX_EMPTY_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:ga04f23a8e23a33bc0606287dfe0df9d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac46eb1e0407fb2b0ef77c7fe3feaf5b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac46eb1e0407fb2b0ef77c7fe3feaf5b0">SPI_SPI_FIFO_STATUS_REG_SPI_TX_FIFO_LEVEL_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gac46eb1e0407fb2b0ef77c7fe3feaf5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b82f799df10bb9e1159c4c19e0a84b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4b82f799df10bb9e1159c4c19e0a84b3">SPI_SPI_FIFO_STATUS_REG_SPI_TX_FIFO_LEVEL_Msk</a>&#160;&#160;&#160;(0xfc0UL)</td></tr>
<tr class="separator:ga4b82f799df10bb9e1159c4c19e0a84b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ed9616d4a771561bd160515bfff28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga70ed9616d4a771561bd160515bfff28f">SPI_SPI_FIFO_STATUS_REG_SPI_RX_FIFO_LEVEL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga70ed9616d4a771561bd160515bfff28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75f33332d046f2a7f76bfd99204afad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa75f33332d046f2a7f76bfd99204afad">SPI_SPI_FIFO_STATUS_REG_SPI_RX_FIFO_LEVEL_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:gaa75f33332d046f2a7f76bfd99204afad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4c761c1406f47bba7a733075361d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6f4c761c1406f47bba7a733075361d2e">SPI_SPI_FIFO_WRITE_REG_SPI_FIFO_WRITE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga6f4c761c1406f47bba7a733075361d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f2afeb2f880ffe7b82aab15fb30d5aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8f2afeb2f880ffe7b82aab15fb30d5aa">SPI_SPI_FIFO_WRITE_REG_SPI_FIFO_WRITE_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga8f2afeb2f880ffe7b82aab15fb30d5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b151415c25d1d3e1765bc52528610cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0b151415c25d1d3e1765bc52528610cb">SPI_SPI_IRQ_MASK_REG_SPI_IRQ_MASK_RX_FULL_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga0b151415c25d1d3e1765bc52528610cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga491e91b9911ba40c5508339d18d41805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga491e91b9911ba40c5508339d18d41805">SPI_SPI_IRQ_MASK_REG_SPI_IRQ_MASK_RX_FULL_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga491e91b9911ba40c5508339d18d41805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0012963f5e8ce275031a66429d87cfda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0012963f5e8ce275031a66429d87cfda">SPI_SPI_IRQ_MASK_REG_SPI_IRQ_MASK_TX_EMPTY_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga0012963f5e8ce275031a66429d87cfda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ddd25940f6423ae1121714a314f9a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga59ddd25940f6423ae1121714a314f9a1">SPI_SPI_IRQ_MASK_REG_SPI_IRQ_MASK_TX_EMPTY_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga59ddd25940f6423ae1121714a314f9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61b0ec24b044bab6f1a9e31514170d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga61b0ec24b044bab6f1a9e31514170d28">SPI_SPI_STATUS_REG_SPI_STATUS_RX_FULL_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga61b0ec24b044bab6f1a9e31514170d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94a343a207503e6dd2d4a36f40079588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga94a343a207503e6dd2d4a36f40079588">SPI_SPI_STATUS_REG_SPI_STATUS_RX_FULL_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga94a343a207503e6dd2d4a36f40079588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a4d51eaa845c36f01aecf70a1ab19db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0a4d51eaa845c36f01aecf70a1ab19db">SPI_SPI_STATUS_REG_SPI_STATUS_TX_EMPTY_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga0a4d51eaa845c36f01aecf70a1ab19db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb0a589add37d0392a786ab62c5397a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9eb0a589add37d0392a786ab62c5397a">SPI_SPI_STATUS_REG_SPI_STATUS_TX_EMPTY_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga9eb0a589add37d0392a786ab62c5397a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac682f9e8d673e85d9e494b70ad5c8a13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac682f9e8d673e85d9e494b70ad5c8a13">SPI_SPI_TXBUFFER_FORCE_REG_SPI_TXBUFFER_FORCE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac682f9e8d673e85d9e494b70ad5c8a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga286dda2d994269af3890e4cd9c24856f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga286dda2d994269af3890e4cd9c24856f">SPI_SPI_TXBUFFER_FORCE_REG_SPI_TXBUFFER_FORCE_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga286dda2d994269af3890e4cd9c24856f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9400c2f9af5d2117641e9cf7c15d90a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9400c2f9af5d2117641e9cf7c15d90a7">SRC1_SRC1_COEF0A_SET1_REG_SRC_COEF10_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga9400c2f9af5d2117641e9cf7c15d90a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98526ef2f321d2b882eba1444557f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad98526ef2f321d2b882eba1444557f77">SRC1_SRC1_COEF0A_SET1_REG_SRC_COEF10_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gad98526ef2f321d2b882eba1444557f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab18bfbd7b02f4566f25d6da684f64dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab18bfbd7b02f4566f25d6da684f64dd8">SRC1_SRC1_COEF10_SET1_REG_SRC_COEF1_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gab18bfbd7b02f4566f25d6da684f64dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c826ce0fbe8668835394c238b48e95c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0c826ce0fbe8668835394c238b48e95c">SRC1_SRC1_COEF10_SET1_REG_SRC_COEF1_Msk</a>&#160;&#160;&#160;(0xffff0000UL)</td></tr>
<tr class="separator:ga0c826ce0fbe8668835394c238b48e95c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c596f350389bdd654eed7abcb40706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga22c596f350389bdd654eed7abcb40706">SRC1_SRC1_COEF10_SET1_REG_SRC_COEF0_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga22c596f350389bdd654eed7abcb40706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef10dd45761d9707286bbae75e2c83ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaef10dd45761d9707286bbae75e2c83ce">SRC1_SRC1_COEF10_SET1_REG_SRC_COEF0_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gaef10dd45761d9707286bbae75e2c83ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36dcbcd3004ac76d3ab2adde4684db7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf36dcbcd3004ac76d3ab2adde4684db7">SRC1_SRC1_COEF32_SET1_REG_SRC_COEF3_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gaf36dcbcd3004ac76d3ab2adde4684db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadedef8b8c0b902399a252dbbc26d64a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadedef8b8c0b902399a252dbbc26d64a7">SRC1_SRC1_COEF32_SET1_REG_SRC_COEF3_Msk</a>&#160;&#160;&#160;(0xffff0000UL)</td></tr>
<tr class="separator:gadedef8b8c0b902399a252dbbc26d64a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845a2c525695267a4bae02960ac0f5af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga845a2c525695267a4bae02960ac0f5af">SRC1_SRC1_COEF32_SET1_REG_SRC_COEF2_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga845a2c525695267a4bae02960ac0f5af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e53ec83b4eb3f3f4e13ad1e4c0e4ef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9e53ec83b4eb3f3f4e13ad1e4c0e4ef4">SRC1_SRC1_COEF32_SET1_REG_SRC_COEF2_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga9e53ec83b4eb3f3f4e13ad1e4c0e4ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e21c0bac3fb08fc41e31753a698d366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7e21c0bac3fb08fc41e31753a698d366">SRC1_SRC1_COEF54_SET1_REG_SRC_COEF5_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga7e21c0bac3fb08fc41e31753a698d366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f35d31704db9e7821db2ee05ae1ee73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9f35d31704db9e7821db2ee05ae1ee73">SRC1_SRC1_COEF54_SET1_REG_SRC_COEF5_Msk</a>&#160;&#160;&#160;(0xffff0000UL)</td></tr>
<tr class="separator:ga9f35d31704db9e7821db2ee05ae1ee73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafbc1313a036a8ef67d328bccaa55059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaafbc1313a036a8ef67d328bccaa55059">SRC1_SRC1_COEF54_SET1_REG_SRC_COEF4_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaafbc1313a036a8ef67d328bccaa55059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa529af9ca21d0a58dd1286cfec5792ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa529af9ca21d0a58dd1286cfec5792ae">SRC1_SRC1_COEF54_SET1_REG_SRC_COEF4_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gaa529af9ca21d0a58dd1286cfec5792ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca04d5f041438283b0cebea575da6d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacca04d5f041438283b0cebea575da6d0">SRC1_SRC1_COEF76_SET1_REG_SRC_COEF7_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gacca04d5f041438283b0cebea575da6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf2dd9c7b1f77df9c8c083757e46d8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaabf2dd9c7b1f77df9c8c083757e46d8b">SRC1_SRC1_COEF76_SET1_REG_SRC_COEF7_Msk</a>&#160;&#160;&#160;(0xffff0000UL)</td></tr>
<tr class="separator:gaabf2dd9c7b1f77df9c8c083757e46d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b5d95e5eff7655ddcf093806fb5e83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad6b5d95e5eff7655ddcf093806fb5e83">SRC1_SRC1_COEF76_SET1_REG_SRC_COEF6_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad6b5d95e5eff7655ddcf093806fb5e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a83aea5fbaf3b746f8546724492063a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0a83aea5fbaf3b746f8546724492063a">SRC1_SRC1_COEF76_SET1_REG_SRC_COEF6_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga0a83aea5fbaf3b746f8546724492063a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f603096837f60e1d4a59f7460e1acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa5f603096837f60e1d4a59f7460e1acd">SRC1_SRC1_COEF98_SET1_REG_SRC_COEF9_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gaa5f603096837f60e1d4a59f7460e1acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9bd8e8394abd3b275d6a5206dccb923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad9bd8e8394abd3b275d6a5206dccb923">SRC1_SRC1_COEF98_SET1_REG_SRC_COEF9_Msk</a>&#160;&#160;&#160;(0xffff0000UL)</td></tr>
<tr class="separator:gad9bd8e8394abd3b275d6a5206dccb923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4460088de32702c51c1af903730d8c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4460088de32702c51c1af903730d8c28">SRC1_SRC1_COEF98_SET1_REG_SRC_COEF8_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga4460088de32702c51c1af903730d8c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e994ed3aede66f0cc371501eba4a2c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3e994ed3aede66f0cc371501eba4a2c2">SRC1_SRC1_COEF98_SET1_REG_SRC_COEF8_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga3e994ed3aede66f0cc371501eba4a2c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9865ceca799b006d035bfe78e90276de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9865ceca799b006d035bfe78e90276de">SRC1_SRC1_CTRL_REG_SRC_PDM_DO_DEL_Pos</a>&#160;&#160;&#160;(30UL)</td></tr>
<tr class="separator:ga9865ceca799b006d035bfe78e90276de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6913ffa9adea6d70f7bed8a5585918f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6913ffa9adea6d70f7bed8a5585918f0">SRC1_SRC1_CTRL_REG_SRC_PDM_DO_DEL_Msk</a>&#160;&#160;&#160;(0xc0000000UL)</td></tr>
<tr class="separator:ga6913ffa9adea6d70f7bed8a5585918f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac005160b05cf47017e71b1b4b3437e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac005160b05cf47017e71b1b4b3437e9d">SRC1_SRC1_CTRL_REG_SRC_PDM_MODE_Pos</a>&#160;&#160;&#160;(28UL)</td></tr>
<tr class="separator:gac005160b05cf47017e71b1b4b3437e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5aa073e2af263c3f5fb4fe41152305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8d5aa073e2af263c3f5fb4fe41152305">SRC1_SRC1_CTRL_REG_SRC_PDM_MODE_Msk</a>&#160;&#160;&#160;(0x30000000UL)</td></tr>
<tr class="separator:ga8d5aa073e2af263c3f5fb4fe41152305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa804432772161c0567aa14b1a93ac0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa804432772161c0567aa14b1a93ac0dc">SRC1_SRC1_CTRL_REG_SRC_PDM_DI_DEL_Pos</a>&#160;&#160;&#160;(26UL)</td></tr>
<tr class="separator:gaa804432772161c0567aa14b1a93ac0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93a50790ae758cfa13349ee330a7bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa93a50790ae758cfa13349ee330a7bdf">SRC1_SRC1_CTRL_REG_SRC_PDM_DI_DEL_Msk</a>&#160;&#160;&#160;(0xc000000UL)</td></tr>
<tr class="separator:gaa93a50790ae758cfa13349ee330a7bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778221979ae30fd9d63a04b9d6ff640d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga778221979ae30fd9d63a04b9d6ff640d">SRC1_SRC1_CTRL_REG_SRC_OUT_FLOWCLR_Pos</a>&#160;&#160;&#160;(25UL)</td></tr>
<tr class="separator:ga778221979ae30fd9d63a04b9d6ff640d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e9fabc8d9b9724036458888b2b52aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9e9fabc8d9b9724036458888b2b52aa5">SRC1_SRC1_CTRL_REG_SRC_OUT_FLOWCLR_Msk</a>&#160;&#160;&#160;(0x2000000UL)</td></tr>
<tr class="separator:ga9e9fabc8d9b9724036458888b2b52aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3fb33d41c344f45c9857d1bbc0bb2e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa3fb33d41c344f45c9857d1bbc0bb2e0">SRC1_SRC1_CTRL_REG_SRC_IN_FLOWCLR_Pos</a>&#160;&#160;&#160;(24UL)</td></tr>
<tr class="separator:gaa3fb33d41c344f45c9857d1bbc0bb2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga686b2bf653cc47f9a85c560627eeccaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga686b2bf653cc47f9a85c560627eeccaa">SRC1_SRC1_CTRL_REG_SRC_IN_FLOWCLR_Msk</a>&#160;&#160;&#160;(0x1000000UL)</td></tr>
<tr class="separator:ga686b2bf653cc47f9a85c560627eeccaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b26427964c538556f370b76e866eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga29b26427964c538556f370b76e866eff">SRC1_SRC1_CTRL_REG_SRC_OUT_UNFLOW_Pos</a>&#160;&#160;&#160;(23UL)</td></tr>
<tr class="separator:ga29b26427964c538556f370b76e866eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ab6fa83e9cc11142ba08be56464d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga85ab6fa83e9cc11142ba08be56464d38">SRC1_SRC1_CTRL_REG_SRC_OUT_UNFLOW_Msk</a>&#160;&#160;&#160;(0x800000UL)</td></tr>
<tr class="separator:ga85ab6fa83e9cc11142ba08be56464d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8362ae5887d3920678d4725222c1b3ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8362ae5887d3920678d4725222c1b3ff">SRC1_SRC1_CTRL_REG_SRC_OUT_OVFLOW_Pos</a>&#160;&#160;&#160;(22UL)</td></tr>
<tr class="separator:ga8362ae5887d3920678d4725222c1b3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga702ac79f65310eb0b339b39530247dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga702ac79f65310eb0b339b39530247dc4">SRC1_SRC1_CTRL_REG_SRC_OUT_OVFLOW_Msk</a>&#160;&#160;&#160;(0x400000UL)</td></tr>
<tr class="separator:ga702ac79f65310eb0b339b39530247dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7276be92cb59cfa16253b2259a413f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7276be92cb59cfa16253b2259a413f06">SRC1_SRC1_CTRL_REG_SRC_IN_UNFLOW_Pos</a>&#160;&#160;&#160;(21UL)</td></tr>
<tr class="separator:ga7276be92cb59cfa16253b2259a413f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751f94aa07a74425583f61c72fd7ea4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga751f94aa07a74425583f61c72fd7ea4d">SRC1_SRC1_CTRL_REG_SRC_IN_UNFLOW_Msk</a>&#160;&#160;&#160;(0x200000UL)</td></tr>
<tr class="separator:ga751f94aa07a74425583f61c72fd7ea4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad3cf9683231dc6e42553cdfb6c7fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacad3cf9683231dc6e42553cdfb6c7fea">SRC1_SRC1_CTRL_REG_SRC_IN_OVFLOW_Pos</a>&#160;&#160;&#160;(20UL)</td></tr>
<tr class="separator:gacad3cf9683231dc6e42553cdfb6c7fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada05e118c572ee679c36e8be40b719e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gada05e118c572ee679c36e8be40b719e7">SRC1_SRC1_CTRL_REG_SRC_IN_OVFLOW_Msk</a>&#160;&#160;&#160;(0x100000UL)</td></tr>
<tr class="separator:gada05e118c572ee679c36e8be40b719e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95595a14a54bec81a5b815c7c004091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab95595a14a54bec81a5b815c7c004091">SRC1_SRC1_CTRL_REG_SRC_RESYNC_Pos</a>&#160;&#160;&#160;(19UL)</td></tr>
<tr class="separator:gab95595a14a54bec81a5b815c7c004091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa5b4a5ef3d886b5280c689f80a5a793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafa5b4a5ef3d886b5280c689f80a5a793">SRC1_SRC1_CTRL_REG_SRC_RESYNC_Msk</a>&#160;&#160;&#160;(0x80000UL)</td></tr>
<tr class="separator:gafa5b4a5ef3d886b5280c689f80a5a793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a1430f632df8f3ebfde875300260445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3a1430f632df8f3ebfde875300260445">SRC1_SRC1_CTRL_REG_SRC_OUT_OK_Pos</a>&#160;&#160;&#160;(18UL)</td></tr>
<tr class="separator:ga3a1430f632df8f3ebfde875300260445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a615acfb7e62b55cc177c80f5a6f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga79a615acfb7e62b55cc177c80f5a6f86">SRC1_SRC1_CTRL_REG_SRC_OUT_OK_Msk</a>&#160;&#160;&#160;(0x40000UL)</td></tr>
<tr class="separator:ga79a615acfb7e62b55cc177c80f5a6f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d0e7c558993c58b0ed931541c56a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad3d0e7c558993c58b0ed931541c56a67">SRC1_SRC1_CTRL_REG_SRC_OUT_US_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gad3d0e7c558993c58b0ed931541c56a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1bfbe04b215f18a7019b62d9552d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaa1bfbe04b215f18a7019b62d9552d80">SRC1_SRC1_CTRL_REG_SRC_OUT_US_Msk</a>&#160;&#160;&#160;(0x30000UL)</td></tr>
<tr class="separator:gaaa1bfbe04b215f18a7019b62d9552d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38cd3f0149ca320be42bb2cddf400466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga38cd3f0149ca320be42bb2cddf400466">SRC1_SRC1_CTRL_REG_SRC_OUT_CAL_BYPASS_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:ga38cd3f0149ca320be42bb2cddf400466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc11af3e5743aa42015bb3f01e6f8a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2fc11af3e5743aa42015bb3f01e6f8a7">SRC1_SRC1_CTRL_REG_SRC_OUT_CAL_BYPASS_Msk</a>&#160;&#160;&#160;(0x4000UL)</td></tr>
<tr class="separator:ga2fc11af3e5743aa42015bb3f01e6f8a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fee8a57244a9a1d1fdcd1b432b400dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6fee8a57244a9a1d1fdcd1b432b400dd">SRC1_SRC1_CTRL_REG_SRC_OUT_AMODE_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga6fee8a57244a9a1d1fdcd1b432b400dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694c4b7949ebae2f68e8027464af4d52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga694c4b7949ebae2f68e8027464af4d52">SRC1_SRC1_CTRL_REG_SRC_OUT_AMODE_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:ga694c4b7949ebae2f68e8027464af4d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbfa72240649fb866db97dfc95de54ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadbfa72240649fb866db97dfc95de54ac">SRC1_SRC1_CTRL_REG_SRC_PDM_OUT_INV_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:gadbfa72240649fb866db97dfc95de54ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1c1b68d398f915647db6f960eb38500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa1c1b68d398f915647db6f960eb38500">SRC1_SRC1_CTRL_REG_SRC_PDM_OUT_INV_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:gaa1c1b68d398f915647db6f960eb38500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c794c0d0f499c940011d2d73c54125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad4c794c0d0f499c940011d2d73c54125">SRC1_SRC1_CTRL_REG_SRC_FIFO_DIRECTION_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:gad4c794c0d0f499c940011d2d73c54125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf78b2511f2f3747a61fe2d61e6b0297d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf78b2511f2f3747a61fe2d61e6b0297d">SRC1_SRC1_CTRL_REG_SRC_FIFO_DIRECTION_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:gaf78b2511f2f3747a61fe2d61e6b0297d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4dc27774ad52b054ab7dfb7549732e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae4dc27774ad52b054ab7dfb7549732e7">SRC1_SRC1_CTRL_REG_SRC_FIFO_ENABLE_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gae4dc27774ad52b054ab7dfb7549732e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53278d70e1284cc3ea77fa8714a4fcc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga53278d70e1284cc3ea77fa8714a4fcc3">SRC1_SRC1_CTRL_REG_SRC_FIFO_ENABLE_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga53278d70e1284cc3ea77fa8714a4fcc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a2e66fda7d02ff4bee87d735efc033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga45a2e66fda7d02ff4bee87d735efc033">SRC1_SRC1_CTRL_REG_SRC_OUT_DSD_MODE_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga45a2e66fda7d02ff4bee87d735efc033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ce6fae9dade2b3ebce9f1606960dac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8ce6fae9dade2b3ebce9f1606960dac0">SRC1_SRC1_CTRL_REG_SRC_OUT_DSD_MODE_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:ga8ce6fae9dade2b3ebce9f1606960dac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac082d5f8e83d3fcbcc37c7c6abe81e8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac082d5f8e83d3fcbcc37c7c6abe81e8d">SRC1_SRC1_CTRL_REG_SRC_IN_DSD_MODE_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gac082d5f8e83d3fcbcc37c7c6abe81e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079048c8f3c3dabd060732cc710a4ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga079048c8f3c3dabd060732cc710a4ede">SRC1_SRC1_CTRL_REG_SRC_IN_DSD_MODE_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga079048c8f3c3dabd060732cc710a4ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f032145bae9b47890168e28a279ca1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9f032145bae9b47890168e28a279ca1a">SRC1_SRC1_CTRL_REG_SRC_DITHER_DISABLE_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga9f032145bae9b47890168e28a279ca1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae25ee6f533c2485b75d0ddb59ebfb8ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae25ee6f533c2485b75d0ddb59ebfb8ba">SRC1_SRC1_CTRL_REG_SRC_DITHER_DISABLE_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:gae25ee6f533c2485b75d0ddb59ebfb8ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c03968196ce74c8d2f0f9f36fbb2a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga48c03968196ce74c8d2f0f9f36fbb2a5">SRC1_SRC1_CTRL_REG_SRC_IN_OK_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga48c03968196ce74c8d2f0f9f36fbb2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e48e150508b4d26275c29f1e46165b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7e48e150508b4d26275c29f1e46165b3">SRC1_SRC1_CTRL_REG_SRC_IN_OK_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga7e48e150508b4d26275c29f1e46165b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a17cfd65ddf8a7045a6eab14f36d047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4a17cfd65ddf8a7045a6eab14f36d047">SRC1_SRC1_CTRL_REG_SRC_IN_DS_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga4a17cfd65ddf8a7045a6eab14f36d047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea42c227da532231bb2b52b3406c006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4ea42c227da532231bb2b52b3406c006">SRC1_SRC1_CTRL_REG_SRC_IN_DS_Msk</a>&#160;&#160;&#160;(0x30UL)</td></tr>
<tr class="separator:ga4ea42c227da532231bb2b52b3406c006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d823e2b02913b575faebecc5c10ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa3d823e2b02913b575faebecc5c10ddf">SRC1_SRC1_CTRL_REG_SRC_PDM_IN_INV_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gaa3d823e2b02913b575faebecc5c10ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b7c9388891eae8216bfa9a283d4cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga57b7c9388891eae8216bfa9a283d4cb6">SRC1_SRC1_CTRL_REG_SRC_PDM_IN_INV_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga57b7c9388891eae8216bfa9a283d4cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0109b1037a9300e41ce2ca3ca2cbdfa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0109b1037a9300e41ce2ca3ca2cbdfa7">SRC1_SRC1_CTRL_REG_SRC_IN_CAL_BYPASS_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga0109b1037a9300e41ce2ca3ca2cbdfa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8035d2cb640186fb89f9294d6c6164cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8035d2cb640186fb89f9294d6c6164cb">SRC1_SRC1_CTRL_REG_SRC_IN_CAL_BYPASS_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga8035d2cb640186fb89f9294d6c6164cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21db7ca8e86a2490d31fb768bb3402fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga21db7ca8e86a2490d31fb768bb3402fb">SRC1_SRC1_CTRL_REG_SRC_IN_AMODE_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga21db7ca8e86a2490d31fb768bb3402fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c3516eaf34ed4de312bfe1c99c3d6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3c3516eaf34ed4de312bfe1c99c3d6df">SRC1_SRC1_CTRL_REG_SRC_IN_AMODE_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga3c3516eaf34ed4de312bfe1c99c3d6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d41f817121e5cf5d707b01eb9a7e9a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6d41f817121e5cf5d707b01eb9a7e9a3">SRC1_SRC1_CTRL_REG_SRC_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga6d41f817121e5cf5d707b01eb9a7e9a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d6d01056256305b6418de596f92a684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8d6d01056256305b6418de596f92a684">SRC1_SRC1_CTRL_REG_SRC_EN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga8d6d01056256305b6418de596f92a684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga381c533ec084921d8d4d52db0c71f36d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga381c533ec084921d8d4d52db0c71f36d">SRC1_SRC1_IN1_REG_SRC_IN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga381c533ec084921d8d4d52db0c71f36d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9739f49774d1ee678f3a74f190204e82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9739f49774d1ee678f3a74f190204e82">SRC1_SRC1_IN1_REG_SRC_IN_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga9739f49774d1ee678f3a74f190204e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga726b1ad517f1dbcd54a0700381cc0cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga726b1ad517f1dbcd54a0700381cc0cfb">SRC1_SRC1_IN2_REG_SRC_IN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga726b1ad517f1dbcd54a0700381cc0cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff98c4ee33f9d405a1462ff8f9b0c78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5ff98c4ee33f9d405a1462ff8f9b0c78">SRC1_SRC1_IN2_REG_SRC_IN_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga5ff98c4ee33f9d405a1462ff8f9b0c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c5377075092e4c2df539d43afbe213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga43c5377075092e4c2df539d43afbe213">SRC1_SRC1_IN_FS_REG_SRC_IN_FS_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga43c5377075092e4c2df539d43afbe213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24c3e5717b3eac7f68113b654d0a7b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga24c3e5717b3eac7f68113b654d0a7b08">SRC1_SRC1_IN_FS_REG_SRC_IN_FS_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:ga24c3e5717b3eac7f68113b654d0a7b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebf4f204717b34eadf352757188f867b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaebf4f204717b34eadf352757188f867b">SRC1_SRC1_MUX_REG_PDM1_MUX_IN_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gaebf4f204717b34eadf352757188f867b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c694a069429b93e06b02024f3affb96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7c694a069429b93e06b02024f3affb96">SRC1_SRC1_MUX_REG_PDM1_MUX_IN_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga7c694a069429b93e06b02024f3affb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1788ec4c2e67174dccd5e032bcbe34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3b1788ec4c2e67174dccd5e032bcbe34">SRC1_SRC1_MUX_REG_PCM1_MUX_IN_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga3b1788ec4c2e67174dccd5e032bcbe34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga805bae385b891cd1a7dccd2e23f4bbaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga805bae385b891cd1a7dccd2e23f4bbaa">SRC1_SRC1_MUX_REG_PCM1_MUX_IN_Msk</a>&#160;&#160;&#160;(0x38UL)</td></tr>
<tr class="separator:ga805bae385b891cd1a7dccd2e23f4bbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec8286cd71674537fa8d6a3aa95cb08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7ec8286cd71674537fa8d6a3aa95cb08">SRC1_SRC1_MUX_REG_SRC1_MUX_IN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga7ec8286cd71674537fa8d6a3aa95cb08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d6b5c48ba5a8f52759498388e1a5c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga77d6b5c48ba5a8f52759498388e1a5c1">SRC1_SRC1_MUX_REG_SRC1_MUX_IN_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:ga77d6b5c48ba5a8f52759498388e1a5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30efcb0b2af4be35c76d6d511247b412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga30efcb0b2af4be35c76d6d511247b412">SRC1_SRC1_OUT1_REG_SRC_OUT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga30efcb0b2af4be35c76d6d511247b412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901899d8cc30b2fafa95c1601b246a00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga901899d8cc30b2fafa95c1601b246a00">SRC1_SRC1_OUT1_REG_SRC_OUT_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga901899d8cc30b2fafa95c1601b246a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c55b72c6a65a4890c44febcfa06e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga59c55b72c6a65a4890c44febcfa06e17">SRC1_SRC1_OUT2_REG_SRC_OUT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga59c55b72c6a65a4890c44febcfa06e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42ac6adac3488132f4020635d5199364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga42ac6adac3488132f4020635d5199364">SRC1_SRC1_OUT2_REG_SRC_OUT_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga42ac6adac3488132f4020635d5199364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab761ef26597cb850052a2e94bdf3005e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab761ef26597cb850052a2e94bdf3005e">SRC1_SRC1_OUT_FS_REG_SRC_OUT_FS_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gab761ef26597cb850052a2e94bdf3005e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c79ade24c004e43eedcbb8b51d5d6d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0c79ade24c004e43eedcbb8b51d5d6d4">SRC1_SRC1_OUT_FS_REG_SRC_OUT_FS_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:ga0c79ade24c004e43eedcbb8b51d5d6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e1deed93961ff09b844d460ca675d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga22e1deed93961ff09b844d460ca675d3">SRC2_SRC2_COEF0A_SET1_REG_SRC_COEF10_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga22e1deed93961ff09b844d460ca675d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c2fb0d8e9e3f51cf9123b6b06a745b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad9c2fb0d8e9e3f51cf9123b6b06a745b">SRC2_SRC2_COEF0A_SET1_REG_SRC_COEF10_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gad9c2fb0d8e9e3f51cf9123b6b06a745b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f48ed0bbb188c305d6998a05208a9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga56f48ed0bbb188c305d6998a05208a9e">SRC2_SRC2_COEF10_SET1_REG_SRC_COEF1_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga56f48ed0bbb188c305d6998a05208a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37e032a848853d1b611f8f73176821e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga37e032a848853d1b611f8f73176821e2">SRC2_SRC2_COEF10_SET1_REG_SRC_COEF1_Msk</a>&#160;&#160;&#160;(0xffff0000UL)</td></tr>
<tr class="separator:ga37e032a848853d1b611f8f73176821e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607a99ca712154ff960b710b8790a147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga607a99ca712154ff960b710b8790a147">SRC2_SRC2_COEF10_SET1_REG_SRC_COEF0_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga607a99ca712154ff960b710b8790a147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd07f4958694517676b2374e0b809231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafd07f4958694517676b2374e0b809231">SRC2_SRC2_COEF10_SET1_REG_SRC_COEF0_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gafd07f4958694517676b2374e0b809231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ffda8cc027b1cecf560f79bac51a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga84ffda8cc027b1cecf560f79bac51a63">SRC2_SRC2_COEF32_SET1_REG_SRC_COEF3_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga84ffda8cc027b1cecf560f79bac51a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4486040ce659dd5f510f03a063206c4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4486040ce659dd5f510f03a063206c4e">SRC2_SRC2_COEF32_SET1_REG_SRC_COEF3_Msk</a>&#160;&#160;&#160;(0xffff0000UL)</td></tr>
<tr class="separator:ga4486040ce659dd5f510f03a063206c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07bd53425c1c79feb819c51917768286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga07bd53425c1c79feb819c51917768286">SRC2_SRC2_COEF32_SET1_REG_SRC_COEF2_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga07bd53425c1c79feb819c51917768286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e33310f0cab0b1d3c59fc6927cd92fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3e33310f0cab0b1d3c59fc6927cd92fe">SRC2_SRC2_COEF32_SET1_REG_SRC_COEF2_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga3e33310f0cab0b1d3c59fc6927cd92fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8aa44d95fe62e4e9aba28502884c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5d8aa44d95fe62e4e9aba28502884c35">SRC2_SRC2_COEF54_SET1_REG_SRC_COEF5_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga5d8aa44d95fe62e4e9aba28502884c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9bb89c1054336de0216cc37860c3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3f9bb89c1054336de0216cc37860c3d9">SRC2_SRC2_COEF54_SET1_REG_SRC_COEF5_Msk</a>&#160;&#160;&#160;(0xffff0000UL)</td></tr>
<tr class="separator:ga3f9bb89c1054336de0216cc37860c3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e4a04eb9ec7b88bb72c45adc8bbbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga61e4a04eb9ec7b88bb72c45adc8bbbec">SRC2_SRC2_COEF54_SET1_REG_SRC_COEF4_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga61e4a04eb9ec7b88bb72c45adc8bbbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef6f4876d16fac5a36a0f391ec32bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2ef6f4876d16fac5a36a0f391ec32bb8">SRC2_SRC2_COEF54_SET1_REG_SRC_COEF4_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga2ef6f4876d16fac5a36a0f391ec32bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fa3fb57e78c27b56373e29c9e58fcbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5fa3fb57e78c27b56373e29c9e58fcbf">SRC2_SRC2_COEF76_SET1_REG_SRC_COEF7_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga5fa3fb57e78c27b56373e29c9e58fcbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf84a915b1bcff81a0776d05d1fecd124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf84a915b1bcff81a0776d05d1fecd124">SRC2_SRC2_COEF76_SET1_REG_SRC_COEF7_Msk</a>&#160;&#160;&#160;(0xffff0000UL)</td></tr>
<tr class="separator:gaf84a915b1bcff81a0776d05d1fecd124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcef400f959a16e42ea0ec3caebe0dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabcef400f959a16e42ea0ec3caebe0dfa">SRC2_SRC2_COEF76_SET1_REG_SRC_COEF6_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gabcef400f959a16e42ea0ec3caebe0dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567f6a7b2b3a131c3a671c01577f2220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga567f6a7b2b3a131c3a671c01577f2220">SRC2_SRC2_COEF76_SET1_REG_SRC_COEF6_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga567f6a7b2b3a131c3a671c01577f2220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17c65940048d7934e1386d7124d5492e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga17c65940048d7934e1386d7124d5492e">SRC2_SRC2_COEF98_SET1_REG_SRC_COEF9_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga17c65940048d7934e1386d7124d5492e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e4e774cf3d979c05d3d369090ea594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga45e4e774cf3d979c05d3d369090ea594">SRC2_SRC2_COEF98_SET1_REG_SRC_COEF9_Msk</a>&#160;&#160;&#160;(0xffff0000UL)</td></tr>
<tr class="separator:ga45e4e774cf3d979c05d3d369090ea594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b848cb4472ce48f17ecfd7b3ce2e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga45b848cb4472ce48f17ecfd7b3ce2e34">SRC2_SRC2_COEF98_SET1_REG_SRC_COEF8_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga45b848cb4472ce48f17ecfd7b3ce2e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d24992f9716e8ab5915000ac550316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga82d24992f9716e8ab5915000ac550316">SRC2_SRC2_COEF98_SET1_REG_SRC_COEF8_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga82d24992f9716e8ab5915000ac550316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad87e051df06cf04db2d903278edd9358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad87e051df06cf04db2d903278edd9358">SRC2_SRC2_CTRL_REG_SRC_PDM_MODE_Pos</a>&#160;&#160;&#160;(28UL)</td></tr>
<tr class="separator:gad87e051df06cf04db2d903278edd9358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a453153abcaac9fb90a60caf209d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga98a453153abcaac9fb90a60caf209d83">SRC2_SRC2_CTRL_REG_SRC_PDM_MODE_Msk</a>&#160;&#160;&#160;(0x30000000UL)</td></tr>
<tr class="separator:ga98a453153abcaac9fb90a60caf209d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa5fd6ee22fe257f855e91317260e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaafa5fd6ee22fe257f855e91317260e7c">SRC2_SRC2_CTRL_REG_SRC_OUT_FLOWCLR_Pos</a>&#160;&#160;&#160;(25UL)</td></tr>
<tr class="separator:gaafa5fd6ee22fe257f855e91317260e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4e41a53b3f5ac662e2a5de5c82b2e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab4e41a53b3f5ac662e2a5de5c82b2e16">SRC2_SRC2_CTRL_REG_SRC_OUT_FLOWCLR_Msk</a>&#160;&#160;&#160;(0x2000000UL)</td></tr>
<tr class="separator:gab4e41a53b3f5ac662e2a5de5c82b2e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1183a0999797362e0ae1539f71fec297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1183a0999797362e0ae1539f71fec297">SRC2_SRC2_CTRL_REG_SRC_IN_FLOWCLR_Pos</a>&#160;&#160;&#160;(24UL)</td></tr>
<tr class="separator:ga1183a0999797362e0ae1539f71fec297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bbf4fc3edf7fccf2129209e06b1308c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8bbf4fc3edf7fccf2129209e06b1308c">SRC2_SRC2_CTRL_REG_SRC_IN_FLOWCLR_Msk</a>&#160;&#160;&#160;(0x1000000UL)</td></tr>
<tr class="separator:ga8bbf4fc3edf7fccf2129209e06b1308c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45518e72ad0c183509a1197ec48ff49a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga45518e72ad0c183509a1197ec48ff49a">SRC2_SRC2_CTRL_REG_SRC_OUT_UNFLOW_Pos</a>&#160;&#160;&#160;(23UL)</td></tr>
<tr class="separator:ga45518e72ad0c183509a1197ec48ff49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70db534d5230e542ff8e6e5014790fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga70db534d5230e542ff8e6e5014790fbb">SRC2_SRC2_CTRL_REG_SRC_OUT_UNFLOW_Msk</a>&#160;&#160;&#160;(0x800000UL)</td></tr>
<tr class="separator:ga70db534d5230e542ff8e6e5014790fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab394767e9fbeba3631da19023c62697b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab394767e9fbeba3631da19023c62697b">SRC2_SRC2_CTRL_REG_SRC_OUT_OVFLOW_Pos</a>&#160;&#160;&#160;(22UL)</td></tr>
<tr class="separator:gab394767e9fbeba3631da19023c62697b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa25cfbe9651d0561e68f2464411c87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2aa25cfbe9651d0561e68f2464411c87">SRC2_SRC2_CTRL_REG_SRC_OUT_OVFLOW_Msk</a>&#160;&#160;&#160;(0x400000UL)</td></tr>
<tr class="separator:ga2aa25cfbe9651d0561e68f2464411c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3924f3e138094c06c4f1e9359f531199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3924f3e138094c06c4f1e9359f531199">SRC2_SRC2_CTRL_REG_SRC_IN_UNFLOW_Pos</a>&#160;&#160;&#160;(21UL)</td></tr>
<tr class="separator:ga3924f3e138094c06c4f1e9359f531199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f60c4424dcf9aa0c08c3d33b5d096a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad7f60c4424dcf9aa0c08c3d33b5d096a">SRC2_SRC2_CTRL_REG_SRC_IN_UNFLOW_Msk</a>&#160;&#160;&#160;(0x200000UL)</td></tr>
<tr class="separator:gad7f60c4424dcf9aa0c08c3d33b5d096a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b986029a2764d5a60540acaf2235aaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7b986029a2764d5a60540acaf2235aaf">SRC2_SRC2_CTRL_REG_SRC_IN_OVFLOW_Pos</a>&#160;&#160;&#160;(20UL)</td></tr>
<tr class="separator:ga7b986029a2764d5a60540acaf2235aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c6b064a12cad91690a6ccff4529a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac0c6b064a12cad91690a6ccff4529a81">SRC2_SRC2_CTRL_REG_SRC_IN_OVFLOW_Msk</a>&#160;&#160;&#160;(0x100000UL)</td></tr>
<tr class="separator:gac0c6b064a12cad91690a6ccff4529a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9ef57eafe42fb3431d727d99004e186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac9ef57eafe42fb3431d727d99004e186">SRC2_SRC2_CTRL_REG_SRC_RESYNC_Pos</a>&#160;&#160;&#160;(19UL)</td></tr>
<tr class="separator:gac9ef57eafe42fb3431d727d99004e186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c2a25934dba3dde4ac9b7969e12afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga37c2a25934dba3dde4ac9b7969e12afb">SRC2_SRC2_CTRL_REG_SRC_RESYNC_Msk</a>&#160;&#160;&#160;(0x80000UL)</td></tr>
<tr class="separator:ga37c2a25934dba3dde4ac9b7969e12afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0817c86c0dfe314627f2a005b691c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac0817c86c0dfe314627f2a005b691c1b">SRC2_SRC2_CTRL_REG_SRC_OUT_OK_Pos</a>&#160;&#160;&#160;(18UL)</td></tr>
<tr class="separator:gac0817c86c0dfe314627f2a005b691c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0174895a7ee31262972424939279365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa0174895a7ee31262972424939279365">SRC2_SRC2_CTRL_REG_SRC_OUT_OK_Msk</a>&#160;&#160;&#160;(0x40000UL)</td></tr>
<tr class="separator:gaa0174895a7ee31262972424939279365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad979adbbcc41708a68eb7a6eca7773b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad979adbbcc41708a68eb7a6eca7773b5">SRC2_SRC2_CTRL_REG_SRC_OUT_US_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gad979adbbcc41708a68eb7a6eca7773b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8eb9bc1e049dd719c06826cd06a0a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad8eb9bc1e049dd719c06826cd06a0a8a">SRC2_SRC2_CTRL_REG_SRC_OUT_US_Msk</a>&#160;&#160;&#160;(0x30000UL)</td></tr>
<tr class="separator:gad8eb9bc1e049dd719c06826cd06a0a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f5802801eb63eb25f7084a72ba746d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga08f5802801eb63eb25f7084a72ba746d">SRC2_SRC2_CTRL_REG_SRC_OUT_CAL_BYPASS_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:ga08f5802801eb63eb25f7084a72ba746d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e6570fa04dff9956fae1e5e88b3bed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5e6570fa04dff9956fae1e5e88b3bed2">SRC2_SRC2_CTRL_REG_SRC_OUT_CAL_BYPASS_Msk</a>&#160;&#160;&#160;(0x4000UL)</td></tr>
<tr class="separator:ga5e6570fa04dff9956fae1e5e88b3bed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf301876264886ff3f90f1235409c3ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf301876264886ff3f90f1235409c3ff5">SRC2_SRC2_CTRL_REG_SRC_OUT_AMODE_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:gaf301876264886ff3f90f1235409c3ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20acc2b196444759fe16a184b7b6fb75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga20acc2b196444759fe16a184b7b6fb75">SRC2_SRC2_CTRL_REG_SRC_OUT_AMODE_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:ga20acc2b196444759fe16a184b7b6fb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad305bcd9da662ba8cc9cc0da5b64b751"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad305bcd9da662ba8cc9cc0da5b64b751">SRC2_SRC2_CTRL_REG_SRC_PDM_OUT_INV_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:gad305bcd9da662ba8cc9cc0da5b64b751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeaf2cda9388b1701e12ab1356297610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeeaf2cda9388b1701e12ab1356297610">SRC2_SRC2_CTRL_REG_SRC_PDM_OUT_INV_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:gaeeaf2cda9388b1701e12ab1356297610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7b6e7dc4ebe4e615aa11dc0fe47d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4c7b6e7dc4ebe4e615aa11dc0fe47d97">SRC2_SRC2_CTRL_REG_SRC_FIFO_DIRECTION_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga4c7b6e7dc4ebe4e615aa11dc0fe47d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4df1b17188b4e013c6f6e1af2fd824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7c4df1b17188b4e013c6f6e1af2fd824">SRC2_SRC2_CTRL_REG_SRC_FIFO_DIRECTION_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:ga7c4df1b17188b4e013c6f6e1af2fd824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac90438d828949be46b19160d62b92fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaac90438d828949be46b19160d62b92fd">SRC2_SRC2_CTRL_REG_SRC_FIFO_ENABLE_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gaac90438d828949be46b19160d62b92fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad972a24b77e5f4324f82510b9ee57df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad972a24b77e5f4324f82510b9ee57df8">SRC2_SRC2_CTRL_REG_SRC_FIFO_ENABLE_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:gad972a24b77e5f4324f82510b9ee57df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab137972b41d85034e23d21c59ed0dde2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab137972b41d85034e23d21c59ed0dde2">SRC2_SRC2_CTRL_REG_SRC_OUT_DSD_MODE_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gab137972b41d85034e23d21c59ed0dde2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32530a63a717fb973880b50287dc2912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga32530a63a717fb973880b50287dc2912">SRC2_SRC2_CTRL_REG_SRC_OUT_DSD_MODE_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:ga32530a63a717fb973880b50287dc2912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa46c00155591f83bab4e6e9c2e09054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaa46c00155591f83bab4e6e9c2e09054">SRC2_SRC2_CTRL_REG_SRC_IN_DSD_MODE_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gaaa46c00155591f83bab4e6e9c2e09054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3623ad779a6cc11b3d20d38904cad8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab3623ad779a6cc11b3d20d38904cad8a">SRC2_SRC2_CTRL_REG_SRC_IN_DSD_MODE_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:gab3623ad779a6cc11b3d20d38904cad8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13fe81d444b6012d7dbdce2478705584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga13fe81d444b6012d7dbdce2478705584">SRC2_SRC2_CTRL_REG_SRC_DITHER_DISABLE_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga13fe81d444b6012d7dbdce2478705584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf41f26d29e5023bc1a3108e2444a1c99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf41f26d29e5023bc1a3108e2444a1c99">SRC2_SRC2_CTRL_REG_SRC_DITHER_DISABLE_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:gaf41f26d29e5023bc1a3108e2444a1c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d7ba2aae7cf285103d84dec43144e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga66d7ba2aae7cf285103d84dec43144e1">SRC2_SRC2_CTRL_REG_SRC_IN_OK_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga66d7ba2aae7cf285103d84dec43144e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90c0cf06cdbb7047ecdeaf86a93480b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga90c0cf06cdbb7047ecdeaf86a93480b9">SRC2_SRC2_CTRL_REG_SRC_IN_OK_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga90c0cf06cdbb7047ecdeaf86a93480b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad722888b8bf1ff427756433eb1d679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9ad722888b8bf1ff427756433eb1d679">SRC2_SRC2_CTRL_REG_SRC_IN_DS_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga9ad722888b8bf1ff427756433eb1d679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace350d8263ce9da32f0f51355366e46b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gace350d8263ce9da32f0f51355366e46b">SRC2_SRC2_CTRL_REG_SRC_IN_DS_Msk</a>&#160;&#160;&#160;(0x30UL)</td></tr>
<tr class="separator:gace350d8263ce9da32f0f51355366e46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e3f7feb87cb9011394ecd1180dd64fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1e3f7feb87cb9011394ecd1180dd64fe">SRC2_SRC2_CTRL_REG_SRC_PDM_IN_INV_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga1e3f7feb87cb9011394ecd1180dd64fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeca05565262c069100e264ee1478b089"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeca05565262c069100e264ee1478b089">SRC2_SRC2_CTRL_REG_SRC_PDM_IN_INV_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gaeca05565262c069100e264ee1478b089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad70044a5ac65fe370c1610a32e77c0b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad70044a5ac65fe370c1610a32e77c0b4">SRC2_SRC2_CTRL_REG_SRC_IN_CAL_BYPASS_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gad70044a5ac65fe370c1610a32e77c0b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a41a0df591be6fb6179026b87efa463"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3a41a0df591be6fb6179026b87efa463">SRC2_SRC2_CTRL_REG_SRC_IN_CAL_BYPASS_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga3a41a0df591be6fb6179026b87efa463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697adef67cb68a9d526e2cbe724a56db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga697adef67cb68a9d526e2cbe724a56db">SRC2_SRC2_CTRL_REG_SRC_IN_AMODE_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga697adef67cb68a9d526e2cbe724a56db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ba916ec0475aaed7ab939f5aa6f543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga75ba916ec0475aaed7ab939f5aa6f543">SRC2_SRC2_CTRL_REG_SRC_IN_AMODE_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga75ba916ec0475aaed7ab939f5aa6f543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96181e72b90e396a2e316f4e4c248519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga96181e72b90e396a2e316f4e4c248519">SRC2_SRC2_CTRL_REG_SRC_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga96181e72b90e396a2e316f4e4c248519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412905948b7ffd6ca38cda475fa92805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga412905948b7ffd6ca38cda475fa92805">SRC2_SRC2_CTRL_REG_SRC_EN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga412905948b7ffd6ca38cda475fa92805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac696d3357a528a422389a565662cf6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac696d3357a528a422389a565662cf6c8">SRC2_SRC2_IN1_REG_SRC_IN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac696d3357a528a422389a565662cf6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52147a97ba241a6028f1708951305a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga52147a97ba241a6028f1708951305a9f">SRC2_SRC2_IN1_REG_SRC_IN_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga52147a97ba241a6028f1708951305a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f266ed1fc67bb29b4378e9e559bcf9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6f266ed1fc67bb29b4378e9e559bcf9a">SRC2_SRC2_IN2_REG_SRC_IN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga6f266ed1fc67bb29b4378e9e559bcf9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c039d2c5f4ad8d403dd2a05d00d30e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf9c039d2c5f4ad8d403dd2a05d00d30e">SRC2_SRC2_IN2_REG_SRC_IN_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:gaf9c039d2c5f4ad8d403dd2a05d00d30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc668558348f39617407aa95738072a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaccc668558348f39617407aa95738072a">SRC2_SRC2_IN_FS_REG_SRC_IN_FS_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaccc668558348f39617407aa95738072a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43c4fe4cdaed5c71c4d0b2bcb8b1e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf43c4fe4cdaed5c71c4d0b2bcb8b1e25">SRC2_SRC2_IN_FS_REG_SRC_IN_FS_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:gaf43c4fe4cdaed5c71c4d0b2bcb8b1e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5147b2141b99656d3cec6a1f9cbaf9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5147b2141b99656d3cec6a1f9cbaf9b5">SRC2_SRC2_MUX_REG_PDM1_MUX_IN_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga5147b2141b99656d3cec6a1f9cbaf9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a4f3a6ee451c360127710f63df4ec34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7a4f3a6ee451c360127710f63df4ec34">SRC2_SRC2_MUX_REG_PDM1_MUX_IN_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga7a4f3a6ee451c360127710f63df4ec34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5ee902c981aa9a44ce1c20ea3045dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa5ee902c981aa9a44ce1c20ea3045dbd">SRC2_SRC2_MUX_REG_PDM_MUX_OUT_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gaa5ee902c981aa9a44ce1c20ea3045dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b5bdf506828421347a147c2b6bff30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf1b5bdf506828421347a147c2b6bff30">SRC2_SRC2_MUX_REG_PDM_MUX_OUT_Msk</a>&#160;&#160;&#160;(0x38UL)</td></tr>
<tr class="separator:gaf1b5bdf506828421347a147c2b6bff30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd0bf0a98eedd9af503a25eaf591b3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaefd0bf0a98eedd9af503a25eaf591b3a">SRC2_SRC2_MUX_REG_SRC2_MUX_IN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaefd0bf0a98eedd9af503a25eaf591b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7d23f68441d260cbc2cdd154c98c526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae7d23f68441d260cbc2cdd154c98c526">SRC2_SRC2_MUX_REG_SRC2_MUX_IN_Msk</a>&#160;&#160;&#160;(0x7UL)</td></tr>
<tr class="separator:gae7d23f68441d260cbc2cdd154c98c526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a8215ac572bff1db1cf2d47e33a08ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4a8215ac572bff1db1cf2d47e33a08ad">SRC2_SRC2_OUT1_REG_SRC_OUT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga4a8215ac572bff1db1cf2d47e33a08ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc5ab9bf18af4f0761871df0d7b2660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadfc5ab9bf18af4f0761871df0d7b2660">SRC2_SRC2_OUT1_REG_SRC_OUT_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:gadfc5ab9bf18af4f0761871df0d7b2660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087e4f1dec85eeb3ca7c7bb228a3c281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga087e4f1dec85eeb3ca7c7bb228a3c281">SRC2_SRC2_OUT2_REG_SRC_OUT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga087e4f1dec85eeb3ca7c7bb228a3c281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1ff2c7261b46067158e2c5c3d876e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa1ff2c7261b46067158e2c5c3d876e1a">SRC2_SRC2_OUT2_REG_SRC_OUT_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:gaa1ff2c7261b46067158e2c5c3d876e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c7917bc9591997e502d6e432b6f781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf8c7917bc9591997e502d6e432b6f781">SRC2_SRC2_OUT_FS_REG_SRC_OUT_FS_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaf8c7917bc9591997e502d6e432b6f781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad74938cc4817d58ef32a68b7b684e84f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad74938cc4817d58ef32a68b7b684e84f">SRC2_SRC2_OUT_FS_REG_SRC_OUT_FS_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:gad74938cc4817d58ef32a68b7b684e84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8655dd3ef2011bd39cadc608d7d59b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8655dd3ef2011bd39cadc608d7d59b17">SYS_WDOG_WATCHDOG_CTRL_REG_WRITE_BUSY_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga8655dd3ef2011bd39cadc608d7d59b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ce98f4bc2c3645bf7cce19ed7357e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3ce98f4bc2c3645bf7cce19ed7357e85">SYS_WDOG_WATCHDOG_CTRL_REG_WRITE_BUSY_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga3ce98f4bc2c3645bf7cce19ed7357e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9295ad2ee1f963e0b181f5730e4c888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa9295ad2ee1f963e0b181f5730e4c888">SYS_WDOG_WATCHDOG_CTRL_REG_WDOG_FREEZE_EN_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gaa9295ad2ee1f963e0b181f5730e4c888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa816b0ad2accd024ac374136fc1574cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa816b0ad2accd024ac374136fc1574cc">SYS_WDOG_WATCHDOG_CTRL_REG_WDOG_FREEZE_EN_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gaa816b0ad2accd024ac374136fc1574cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac15405cef89085133327c3a056212a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac15405cef89085133327c3a056212a33">SYS_WDOG_WATCHDOG_CTRL_REG_NMI_RST_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac15405cef89085133327c3a056212a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93590782ea81ed58999054ee3e4cedd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga93590782ea81ed58999054ee3e4cedd5">SYS_WDOG_WATCHDOG_CTRL_REG_NMI_RST_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga93590782ea81ed58999054ee3e4cedd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2401f4115905f4f7087cb840c19cce40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2401f4115905f4f7087cb840c19cce40">SYS_WDOG_WATCHDOG_REG_WDOG_WEN_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:ga2401f4115905f4f7087cb840c19cce40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ad3e73d2d4c4f2443cdfa17afb1d18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae2ad3e73d2d4c4f2443cdfa17afb1d18">SYS_WDOG_WATCHDOG_REG_WDOG_WEN_Msk</a>&#160;&#160;&#160;(0xffffc000UL)</td></tr>
<tr class="separator:gae2ad3e73d2d4c4f2443cdfa17afb1d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa324cd428ab9e909ccf628a1364a418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaa324cd428ab9e909ccf628a1364a418">SYS_WDOG_WATCHDOG_REG_WDOG_VAL_NEG_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:gaaa324cd428ab9e909ccf628a1364a418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab95a2a3b675189f4400b802a3f3f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4ab95a2a3b675189f4400b802a3f3f35">SYS_WDOG_WATCHDOG_REG_WDOG_VAL_NEG_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:ga4ab95a2a3b675189f4400b802a3f3f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73435e139424279024602cb4305f3b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga73435e139424279024602cb4305f3b3f">SYS_WDOG_WATCHDOG_REG_WDOG_VAL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga73435e139424279024602cb4305f3b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga078e110aacaa25bdcb66945635f8e42a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga078e110aacaa25bdcb66945635f8e42a">SYS_WDOG_WATCHDOG_REG_WDOG_VAL_Msk</a>&#160;&#160;&#160;(0x1fffUL)</td></tr>
<tr class="separator:ga078e110aacaa25bdcb66945635f8e42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee14c7a30b796c4adf6266f38eb63a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaee14c7a30b796c4adf6266f38eb63a4c">SYSB_BRIDGE_REG_SYNC_BYPASS_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gaee14c7a30b796c4adf6266f38eb63a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8516be0864cde28fbea781331696d311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8516be0864cde28fbea781331696d311">SYSB_BRIDGE_REG_SYNC_BYPASS_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga8516be0864cde28fbea781331696d311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabffb81677dbbe1cbe6b6339ade67ff98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabffb81677dbbe1cbe6b6339ade67ff98">SYSB_BRIDGE_REG_BRIDGE_BYPASS_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gabffb81677dbbe1cbe6b6339ade67ff98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f12a3f58d1ecb4b5d910ddc82b9d41e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4f12a3f58d1ecb4b5d910ddc82b9d41e">SYSB_BRIDGE_REG_BRIDGE_BYPASS_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga4f12a3f58d1ecb4b5d910ddc82b9d41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec00423eaae15f5f5e82545a6736ec2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaec00423eaae15f5f5e82545a6736ec2b">SYSB_FLASH_ARB_REG_ENABLE_SEQ_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaec00423eaae15f5f5e82545a6736ec2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63e049b0b3e1f93db2565d59c8e121d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga63e049b0b3e1f93db2565d59c8e121d8">SYSB_FLASH_ARB_REG_ENABLE_SEQ_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga63e049b0b3e1f93db2565d59c8e121d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f157373b9b0511ce860d8c46830b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga01f157373b9b0511ce860d8c46830b1f">SYSB_QSPI_ARB_REG_AHB_DMA_PRIO_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga01f157373b9b0511ce860d8c46830b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe98303c322c0b46217f4bc29f6408de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafe98303c322c0b46217f4bc29f6408de">SYSB_QSPI_ARB_REG_AHB_DMA_PRIO_Msk</a>&#160;&#160;&#160;(0xc0UL)</td></tr>
<tr class="separator:gafe98303c322c0b46217f4bc29f6408de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799df72ab6fd49859b16848e7028f783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga799df72ab6fd49859b16848e7028f783">SYSB_QSPI_ARB_REG_AHB_CPUC_PRIO_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga799df72ab6fd49859b16848e7028f783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8163dc3487ee966ac6dee570df40a0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8163dc3487ee966ac6dee570df40a0c6">SYSB_QSPI_ARB_REG_AHB_CPUC_PRIO_Msk</a>&#160;&#160;&#160;(0x30UL)</td></tr>
<tr class="separator:ga8163dc3487ee966ac6dee570df40a0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf53e7600390c063e5080d4213cd9c8cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf53e7600390c063e5080d4213cd9c8cf">SYSB_QSPI_ARB_REG_AHB_CPUS_PRIO_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gaf53e7600390c063e5080d4213cd9c8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga323356dc9a5a278bc65598fd26745697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga323356dc9a5a278bc65598fd26745697">SYSB_QSPI_ARB_REG_AHB_CPUS_PRIO_Msk</a>&#160;&#160;&#160;(0xcUL)</td></tr>
<tr class="separator:ga323356dc9a5a278bc65598fd26745697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6bae35447bae3e0a501cf20e7c83b73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac6bae35447bae3e0a501cf20e7c83b73">SYSB_QSPI_ARB_REG_AHB_CMAC_PRIO_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac6bae35447bae3e0a501cf20e7c83b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c5aba90b67d1ce8e05276aadbcaa77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga40c5aba90b67d1ce8e05276aadbcaa77">SYSB_QSPI_ARB_REG_AHB_CMAC_PRIO_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga40c5aba90b67d1ce8e05276aadbcaa77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e938fff0eb54ec879d7cdd4b4e4f3c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3e938fff0eb54ec879d7cdd4b4e4f3c3">TIMER_TIMER_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga3e938fff0eb54ec879d7cdd4b4e4f3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c57311c4755c1f6f90865d3ef911eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8c57311c4755c1f6f90865d3ef911eda">TIMER_TIMER_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:ga8c57311c4755c1f6f90865d3ef911eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb4f7178a694a74bddf799c8809fdf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaddb4f7178a694a74bddf799c8809fdf4">TIMER_TIMER_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaddb4f7178a694a74bddf799c8809fdf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfdba061f20033fa47d53f7c703f8097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacfdba061f20033fa47d53f7c703f8097">TIMER_TIMER_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:gacfdba061f20033fa47d53f7c703f8097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546b8a7117573c6690af59ea8c220a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga546b8a7117573c6690af59ea8c220a66">TIMER_TIMER_CAPTURE_GPIO3_REG_TIM_CAPTURE_GPIO3_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga546b8a7117573c6690af59ea8c220a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dd11bbffc52521ec87b08927783eda9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6dd11bbffc52521ec87b08927783eda9">TIMER_TIMER_CAPTURE_GPIO3_REG_TIM_CAPTURE_GPIO3_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:ga6dd11bbffc52521ec87b08927783eda9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf621a97e545377904c8e582b0e79f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2cf621a97e545377904c8e582b0e79f8">TIMER_TIMER_CAPTURE_GPIO4_REG_TIM_CAPTURE_GPIO4_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga2cf621a97e545377904c8e582b0e79f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e29935387b17cb39a4dfaabcf51c38b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5e29935387b17cb39a4dfaabcf51c38b">TIMER_TIMER_CAPTURE_GPIO4_REG_TIM_CAPTURE_GPIO4_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:ga5e29935387b17cb39a4dfaabcf51c38b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e61d8ad4e7277c4e716017463109775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8e61d8ad4e7277c4e716017463109775">TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO4_EVENT_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga8e61d8ad4e7277c4e716017463109775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c4130f489f21fa6f4d98c8c1af50c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga08c4130f489f21fa6f4d98c8c1af50c6">TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO4_EVENT_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga08c4130f489f21fa6f4d98c8c1af50c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901798c8cc1112158241fbbcc61c4230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga901798c8cc1112158241fbbcc61c4230">TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO3_EVENT_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga901798c8cc1112158241fbbcc61c4230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4705c386320578bbfc4cb1d7dd24010b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4705c386320578bbfc4cb1d7dd24010b">TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO3_EVENT_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga4705c386320578bbfc4cb1d7dd24010b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1fcbd3bc0589d6d8605222eafe2918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3c1fcbd3bc0589d6d8605222eafe2918">TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO2_EVENT_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga3c1fcbd3bc0589d6d8605222eafe2918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad990e32a35fac5bd6bd8e8493e1c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9ad990e32a35fac5bd6bd8e8493e1c56">TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO2_EVENT_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga9ad990e32a35fac5bd6bd8e8493e1c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfaf91dc51ee9a352eb13bc80453c50b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabfaf91dc51ee9a352eb13bc80453c50b">TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO1_EVENT_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gabfaf91dc51ee9a352eb13bc80453c50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950989adac076df48011d6bdb2610a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga950989adac076df48011d6bdb2610a07">TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO1_EVENT_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga950989adac076df48011d6bdb2610a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca58fa2c83e1017b6a0a3230601b2df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacca58fa2c83e1017b6a0a3230601b2df">TIMER_TIMER_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gacca58fa2c83e1017b6a0a3230601b2df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14acd3d4964b3c7e792990f1ba8b0374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga14acd3d4964b3c7e792990f1ba8b0374">TIMER_TIMER_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga14acd3d4964b3c7e792990f1ba8b0374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280f84524020bcb53f14a3aa1252846d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga280f84524020bcb53f14a3aa1252846d">TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO4_IRQ_EN_Pos</a>&#160;&#160;&#160;(14UL)</td></tr>
<tr class="separator:ga280f84524020bcb53f14a3aa1252846d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19653b5d7ba860c78ab4962b7e1e63d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac19653b5d7ba860c78ab4962b7e1e63d">TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO4_IRQ_EN_Msk</a>&#160;&#160;&#160;(0x4000UL)</td></tr>
<tr class="separator:gac19653b5d7ba860c78ab4962b7e1e63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga774a36b97b0365d502e1c2d55eb30a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga774a36b97b0365d502e1c2d55eb30a24">TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO3_IRQ_EN_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga774a36b97b0365d502e1c2d55eb30a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f4096d68e59ce6fc53ea3d037448c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5f4096d68e59ce6fc53ea3d037448c6e">TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO3_IRQ_EN_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:ga5f4096d68e59ce6fc53ea3d037448c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec518e2b3f28b221041880c2439e7961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaec518e2b3f28b221041880c2439e7961">TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO2_IRQ_EN_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:gaec518e2b3f28b221041880c2439e7961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c91614ce81523bae80ad593d4a2b60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7c91614ce81523bae80ad593d4a2b60d">TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO2_IRQ_EN_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:ga7c91614ce81523bae80ad593d4a2b60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f7425b37449da60e484569ccb0afdce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4f7425b37449da60e484569ccb0afdce">TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO1_IRQ_EN_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga4f7425b37449da60e484569ccb0afdce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a80bda5e4064a79ff24c03f4a9d981e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1a80bda5e4064a79ff24c03f4a9d981e">TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO1_IRQ_EN_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:ga1a80bda5e4064a79ff24c03f4a9d981e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc99fb7bacee93b637cba557d6d4797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadfc99fb7bacee93b637cba557d6d4797">TIMER_TIMER_CTRL_REG_TIM_IN4_EVENT_FALL_EN_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gadfc99fb7bacee93b637cba557d6d4797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045205df58f337301d376f33df4f20cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga045205df58f337301d376f33df4f20cb">TIMER_TIMER_CTRL_REG_TIM_IN4_EVENT_FALL_EN_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga045205df58f337301d376f33df4f20cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab4ca932b6ddb131d410d42b923c035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7ab4ca932b6ddb131d410d42b923c035">TIMER_TIMER_CTRL_REG_TIM_IN3_EVENT_FALL_EN_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga7ab4ca932b6ddb131d410d42b923c035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6fe97b5090cba92a0db4114afdd2d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabb6fe97b5090cba92a0db4114afdd2d0">TIMER_TIMER_CTRL_REG_TIM_IN3_EVENT_FALL_EN_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gabb6fe97b5090cba92a0db4114afdd2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08cb7cd36213b9feeff703834676d979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga08cb7cd36213b9feeff703834676d979">TIMER_TIMER_CTRL_REG_TIM_CLK_EN_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga08cb7cd36213b9feeff703834676d979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec44fdcac0fa74b5a84602e8001e983"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9ec44fdcac0fa74b5a84602e8001e983">TIMER_TIMER_CTRL_REG_TIM_CLK_EN_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga9ec44fdcac0fa74b5a84602e8001e983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga244ba16c7fc8eb1b8fb2d1249fb32b50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga244ba16c7fc8eb1b8fb2d1249fb32b50">TIMER_TIMER_CTRL_REG_TIM_SYS_CLK_EN_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga244ba16c7fc8eb1b8fb2d1249fb32b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40368b8e174e26d16fb2db1740915800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga40368b8e174e26d16fb2db1740915800">TIMER_TIMER_CTRL_REG_TIM_SYS_CLK_EN_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga40368b8e174e26d16fb2db1740915800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4053c82ce7658f9e520ec0a658b13df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa4053c82ce7658f9e520ec0a658b13df">TIMER_TIMER_CTRL_REG_TIM_FREE_RUN_MODE_EN_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gaa4053c82ce7658f9e520ec0a658b13df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa60aab07f1fef2f6a567bbfc50d2baf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa60aab07f1fef2f6a567bbfc50d2baf9">TIMER_TIMER_CTRL_REG_TIM_FREE_RUN_MODE_EN_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:gaa60aab07f1fef2f6a567bbfc50d2baf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec4e9f2ede42a80ab1d8d361e8b4ee04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaec4e9f2ede42a80ab1d8d361e8b4ee04">TIMER_TIMER_CTRL_REG_TIM_IRQ_EN_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gaec4e9f2ede42a80ab1d8d361e8b4ee04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50714a32d7581a6ec55cf10ec46234c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga50714a32d7581a6ec55cf10ec46234c5">TIMER_TIMER_CTRL_REG_TIM_IRQ_EN_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga50714a32d7581a6ec55cf10ec46234c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8096ef57b019a174bd7b154f1ef4d34e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8096ef57b019a174bd7b154f1ef4d34e">TIMER_TIMER_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga8096ef57b019a174bd7b154f1ef4d34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0da63a7a4f8a54c6d9116ceb2809eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1f0da63a7a4f8a54c6d9116ceb2809eb">TIMER_TIMER_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga1f0da63a7a4f8a54c6d9116ceb2809eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbaf7c74913de8e863265d84f664c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9fbaf7c74913de8e863265d84f664c1d">TIMER_TIMER_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga9fbaf7c74913de8e863265d84f664c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad169657e5686f9e238d17460cdbf73f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad169657e5686f9e238d17460cdbf73f8">TIMER_TIMER_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gad169657e5686f9e238d17460cdbf73f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560e27909ac199acec66d7de1c8d2d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga560e27909ac199acec66d7de1c8d2d2f">TIMER_TIMER_CTRL_REG_TIM_COUNT_DOWN_EN_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga560e27909ac199acec66d7de1c8d2d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2072653ce9dfdfbf6f63894fc21c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3a2072653ce9dfdfbf6f63894fc21c76">TIMER_TIMER_CTRL_REG_TIM_COUNT_DOWN_EN_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga3a2072653ce9dfdfbf6f63894fc21c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed021921c066c1a1847ec53b18b61e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaed021921c066c1a1847ec53b18b61e3e">TIMER_TIMER_CTRL_REG_TIM_ONESHOT_MODE_EN_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gaed021921c066c1a1847ec53b18b61e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751c71b74bbe854e3bcbf000354ac06a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga751c71b74bbe854e3bcbf000354ac06a">TIMER_TIMER_CTRL_REG_TIM_ONESHOT_MODE_EN_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga751c71b74bbe854e3bcbf000354ac06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c17a26b39bb9576f408b1d0b6c49607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5c17a26b39bb9576f408b1d0b6c49607">TIMER_TIMER_CTRL_REG_TIM_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5c17a26b39bb9576f408b1d0b6c49607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1c4734f62da8744cff54acecba449a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4e1c4734f62da8744cff54acecba449a">TIMER_TIMER_CTRL_REG_TIM_EN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga4e1c4734f62da8744cff54acecba449a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8aef2b632f99e0e74040292b41b6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadf8aef2b632f99e0e74040292b41b6e6">TIMER_TIMER_GPIO1_CONF_REG_TIM_GPIO1_CONF_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gadf8aef2b632f99e0e74040292b41b6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16282d0d56c2a7078c1bcb00eb01d2cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga16282d0d56c2a7078c1bcb00eb01d2cf">TIMER_TIMER_GPIO1_CONF_REG_TIM_GPIO1_CONF_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga16282d0d56c2a7078c1bcb00eb01d2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa762915df330870e60e67972c22c20b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa762915df330870e60e67972c22c20b3">TIMER_TIMER_GPIO2_CONF_REG_TIM_GPIO2_CONF_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaa762915df330870e60e67972c22c20b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0a77bbbed8d163cd2a4e96f637225ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa0a77bbbed8d163cd2a4e96f637225ca">TIMER_TIMER_GPIO2_CONF_REG_TIM_GPIO2_CONF_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:gaa0a77bbbed8d163cd2a4e96f637225ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a199743bfd76e938f1bfbcc82752e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8a199743bfd76e938f1bfbcc82752e21">TIMER_TIMER_GPIO3_CONF_REG_TIM_GPIO3_CONF_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga8a199743bfd76e938f1bfbcc82752e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181f5464b498f9dbe86b2fac80451436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga181f5464b498f9dbe86b2fac80451436">TIMER_TIMER_GPIO3_CONF_REG_TIM_GPIO3_CONF_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga181f5464b498f9dbe86b2fac80451436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbff749d40daea70da3ad8a54473e9f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabbff749d40daea70da3ad8a54473e9f7">TIMER_TIMER_GPIO4_CONF_REG_TIM_GPIO4_CONF_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gabbff749d40daea70da3ad8a54473e9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694fdffba20a20426a69f2fb461cf1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga694fdffba20a20426a69f2fb461cf1b8">TIMER_TIMER_GPIO4_CONF_REG_TIM_GPIO4_CONF_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga694fdffba20a20426a69f2fb461cf1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga054656bb3c2d5e7bf4ec60846608c329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga054656bb3c2d5e7bf4ec60846608c329">TIMER_TIMER_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga054656bb3c2d5e7bf4ec60846608c329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fb4c13e43be3300fde5d76e7c5a580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae1fb4c13e43be3300fde5d76e7c5a580">TIMER_TIMER_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Msk</a>&#160;&#160;&#160;(0x1fUL)</td></tr>
<tr class="separator:gae1fb4c13e43be3300fde5d76e7c5a580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc86ee532c40d8d5364828ea99acc25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2bc86ee532c40d8d5364828ea99acc25">TIMER_TIMER_PWM_CTRL_REG_TIM_PWM_DC_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga2bc86ee532c40d8d5364828ea99acc25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1307aed9bb8d2ffb54449418a7e557dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1307aed9bb8d2ffb54449418a7e557dc">TIMER_TIMER_PWM_CTRL_REG_TIM_PWM_DC_Msk</a>&#160;&#160;&#160;(0xffff0000UL)</td></tr>
<tr class="separator:ga1307aed9bb8d2ffb54449418a7e557dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b2e2d25b62b9b040fba41d6ec037e40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7b2e2d25b62b9b040fba41d6ec037e40">TIMER_TIMER_PWM_CTRL_REG_TIM_PWM_FREQ_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga7b2e2d25b62b9b040fba41d6ec037e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c44b50eaa471d9c7d265a781a86ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga39c44b50eaa471d9c7d265a781a86ca1">TIMER_TIMER_PWM_CTRL_REG_TIM_PWM_FREQ_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga39c44b50eaa471d9c7d265a781a86ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab42951c1083fe877c17caf0a0e2cd74a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab42951c1083fe877c17caf0a0e2cd74a">TIMER_TIMER_SETTINGS_REG_TIM_PRESCALER_Pos</a>&#160;&#160;&#160;(24UL)</td></tr>
<tr class="separator:gab42951c1083fe877c17caf0a0e2cd74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2d3b6230ac9c76e8012fbeb67c87643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac2d3b6230ac9c76e8012fbeb67c87643">TIMER_TIMER_SETTINGS_REG_TIM_PRESCALER_Msk</a>&#160;&#160;&#160;(0x1f000000UL)</td></tr>
<tr class="separator:gac2d3b6230ac9c76e8012fbeb67c87643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c0abff29f71e16d6ed887dfae9d9ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga54c0abff29f71e16d6ed887dfae9d9ea">TIMER_TIMER_SETTINGS_REG_TIM_RELOAD_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga54c0abff29f71e16d6ed887dfae9d9ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc909de4d56a13b3b21ca6749c08eeb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadc909de4d56a13b3b21ca6749c08eeb7">TIMER_TIMER_SETTINGS_REG_TIM_RELOAD_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:gadc909de4d56a13b3b21ca6749c08eeb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c3dfabd212b06d38254b18f97cc7258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6c3dfabd212b06d38254b18f97cc7258">TIMER_TIMER_SHOTWIDTH_REG_TIM_SHOTWIDTH_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga6c3dfabd212b06d38254b18f97cc7258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf59a10213077e444f052ecc0954bf94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf59a10213077e444f052ecc0954bf94d">TIMER_TIMER_SHOTWIDTH_REG_TIM_SHOTWIDTH_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:gaf59a10213077e444f052ecc0954bf94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a6589aac86806f7246d97fc767f94be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6a6589aac86806f7246d97fc767f94be">TIMER_TIMER_STATUS_REG_TIM_IN4_STATE_Pos</a>&#160;&#160;&#160;(13UL)</td></tr>
<tr class="separator:ga6a6589aac86806f7246d97fc767f94be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47a4638d3fd426cbed0f0d170e58b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab47a4638d3fd426cbed0f0d170e58b65">TIMER_TIMER_STATUS_REG_TIM_IN4_STATE_Msk</a>&#160;&#160;&#160;(0x2000UL)</td></tr>
<tr class="separator:gab47a4638d3fd426cbed0f0d170e58b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10bed3ea6be87a759815ef8265dc3ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga10bed3ea6be87a759815ef8265dc3ab1">TIMER_TIMER_STATUS_REG_TIM_IN3_STATE_Pos</a>&#160;&#160;&#160;(12UL)</td></tr>
<tr class="separator:ga10bed3ea6be87a759815ef8265dc3ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a9439d604ef71b553ce5f0d691a94cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9a9439d604ef71b553ce5f0d691a94cf">TIMER_TIMER_STATUS_REG_TIM_IN3_STATE_Msk</a>&#160;&#160;&#160;(0x1000UL)</td></tr>
<tr class="separator:ga9a9439d604ef71b553ce5f0d691a94cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6e38668fa11209b8480bbc6872509c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8f6e38668fa11209b8480bbc6872509c">TIMER_TIMER_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga8f6e38668fa11209b8480bbc6872509c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eedc42ec38c23bbd5e1f009de496258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2eedc42ec38c23bbd5e1f009de496258">TIMER_TIMER_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:ga2eedc42ec38c23bbd5e1f009de496258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a4d26a5d996db79bfb3fcfd738c7eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0a4d26a5d996db79bfb3fcfd738c7eef">TIMER_TIMER_STATUS_REG_TIM_PWM_BUSY_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga0a4d26a5d996db79bfb3fcfd738c7eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22faf22491c1f5a05107f111f2c795f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga22faf22491c1f5a05107f111f2c795f3">TIMER_TIMER_STATUS_REG_TIM_PWM_BUSY_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga22faf22491c1f5a05107f111f2c795f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07ae948d9f4bacbd7284b4cf6f13454c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga07ae948d9f4bacbd7284b4cf6f13454c">TIMER_TIMER_STATUS_REG_TIM_TIMER_BUSY_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga07ae948d9f4bacbd7284b4cf6f13454c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17a58534f4b9b752b8a7e7b5ca7e4bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa17a58534f4b9b752b8a7e7b5ca7e4bf">TIMER_TIMER_STATUS_REG_TIM_TIMER_BUSY_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gaa17a58534f4b9b752b8a7e7b5ca7e4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40f7a5faaed498db88b08ede5798078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad40f7a5faaed498db88b08ede5798078">TIMER_TIMER_STATUS_REG_TIM_IRQ_STATUS_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gad40f7a5faaed498db88b08ede5798078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c5af78625736271ddeac1f0a65ca189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3c5af78625736271ddeac1f0a65ca189">TIMER_TIMER_STATUS_REG_TIM_IRQ_STATUS_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga3c5af78625736271ddeac1f0a65ca189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf776e156b3887d9c2550cdfd110ee136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf776e156b3887d9c2550cdfd110ee136">TIMER_TIMER_STATUS_REG_TIM_GPIO4_EVENT_PENDING_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gaf776e156b3887d9c2550cdfd110ee136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d723adf282dfe617f61a22e7bf994cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9d723adf282dfe617f61a22e7bf994cd">TIMER_TIMER_STATUS_REG_TIM_GPIO4_EVENT_PENDING_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga9d723adf282dfe617f61a22e7bf994cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d165b94a4b521c17a5bfffae922201d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8d165b94a4b521c17a5bfffae922201d">TIMER_TIMER_STATUS_REG_TIM_GPIO3_EVENT_PENDING_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga8d165b94a4b521c17a5bfffae922201d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c088c89dfdc6b39a7737cc1e19077d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6c088c89dfdc6b39a7737cc1e19077d7">TIMER_TIMER_STATUS_REG_TIM_GPIO3_EVENT_PENDING_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga6c088c89dfdc6b39a7737cc1e19077d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1d05183e794561ad63ca005f6fcaeae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa1d05183e794561ad63ca005f6fcaeae">TIMER_TIMER_STATUS_REG_TIM_GPIO2_EVENT_PENDING_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gaa1d05183e794561ad63ca005f6fcaeae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dbf09aecb218c9cb07d9346b539dc49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2dbf09aecb218c9cb07d9346b539dc49">TIMER_TIMER_STATUS_REG_TIM_GPIO2_EVENT_PENDING_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga2dbf09aecb218c9cb07d9346b539dc49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a6e9cf1946027ebe9c770472d49dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga30a6e9cf1946027ebe9c770472d49dc4">TIMER_TIMER_STATUS_REG_TIM_GPIO1_EVENT_PENDING_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga30a6e9cf1946027ebe9c770472d49dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ee0e208ea2e4efe7bd12d7242a600e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9ee0e208ea2e4efe7bd12d7242a600e6">TIMER_TIMER_STATUS_REG_TIM_GPIO1_EVENT_PENDING_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga9ee0e208ea2e4efe7bd12d7242a600e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac948b6557101e533e61fbde6525b2cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac948b6557101e533e61fbde6525b2cf4">TIMER_TIMER_STATUS_REG_TIM_ONESHOT_PHASE_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gac948b6557101e533e61fbde6525b2cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8c5249e8bbd6b4edae5e8d1762228d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadf8c5249e8bbd6b4edae5e8d1762228d">TIMER_TIMER_STATUS_REG_TIM_ONESHOT_PHASE_Msk</a>&#160;&#160;&#160;(0xcUL)</td></tr>
<tr class="separator:gadf8c5249e8bbd6b4edae5e8d1762228d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37ff5f1739cf79f60fa20188ece37a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga37ff5f1739cf79f60fa20188ece37a15">TIMER_TIMER_STATUS_REG_TIM_IN2_STATE_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga37ff5f1739cf79f60fa20188ece37a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e8203de05938ca164cad44adf36b34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga53e8203de05938ca164cad44adf36b34">TIMER_TIMER_STATUS_REG_TIM_IN2_STATE_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga53e8203de05938ca164cad44adf36b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f76a4bb2ff82386530c061a6573d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa4f76a4bb2ff82386530c061a6573d09">TIMER_TIMER_STATUS_REG_TIM_IN1_STATE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaa4f76a4bb2ff82386530c061a6573d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb26b3f8aef14a8cbe98eb49528e6493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeb26b3f8aef14a8cbe98eb49528e6493">TIMER_TIMER_STATUS_REG_TIM_IN1_STATE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gaeb26b3f8aef14a8cbe98eb49528e6493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3769874a0c6339c67900427c5c404692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3769874a0c6339c67900427c5c404692">TIMER_TIMER_TIMER_VAL_REG_TIM_TIMER_VALUE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga3769874a0c6339c67900427c5c404692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga642916eed2794a148dd498e62508614c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga642916eed2794a148dd498e62508614c">TIMER_TIMER_TIMER_VAL_REG_TIM_TIMER_VALUE_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:ga642916eed2794a148dd498e62508614c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad58598832fb8149e8abdfdc1cbb66d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad58598832fb8149e8abdfdc1cbb66d4e">TIMER2_TIMER2_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad58598832fb8149e8abdfdc1cbb66d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647854e8f1a9faed1d5eab1a0ec2b638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga647854e8f1a9faed1d5eab1a0ec2b638">TIMER2_TIMER2_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:ga647854e8f1a9faed1d5eab1a0ec2b638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8d780319ad8bd7ddfc17de19912988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3f8d780319ad8bd7ddfc17de19912988">TIMER2_TIMER2_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga3f8d780319ad8bd7ddfc17de19912988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b70edb6dd146d45d368de16722b6324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4b70edb6dd146d45d368de16722b6324">TIMER2_TIMER2_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:ga4b70edb6dd146d45d368de16722b6324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c54aa6bfede8965747c9cacf4f62bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga93c54aa6bfede8965747c9cacf4f62bf">TIMER2_TIMER2_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga93c54aa6bfede8965747c9cacf4f62bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756570ff87e6e04cd1b82075f88d1cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga756570ff87e6e04cd1b82075f88d1cec">TIMER2_TIMER2_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga756570ff87e6e04cd1b82075f88d1cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7408c7853cfc93966aa63fae240b09a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab7408c7853cfc93966aa63fae240b09a">TIMER2_TIMER2_CTRL_REG_TIM_CLK_EN_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gab7408c7853cfc93966aa63fae240b09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c8cf786d2b150eacd3df53a4e2494d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga37c8cf786d2b150eacd3df53a4e2494d">TIMER2_TIMER2_CTRL_REG_TIM_CLK_EN_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga37c8cf786d2b150eacd3df53a4e2494d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f765887a82b865d4f4ad9f39e2c981e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0f765887a82b865d4f4ad9f39e2c981e">TIMER2_TIMER2_CTRL_REG_TIM_SYS_CLK_EN_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga0f765887a82b865d4f4ad9f39e2c981e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f0a0a20af9ef933cdea87c409532de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga98f0a0a20af9ef933cdea87c409532de">TIMER2_TIMER2_CTRL_REG_TIM_SYS_CLK_EN_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga98f0a0a20af9ef933cdea87c409532de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc8f0b030f4789791614648bbbb1651e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafc8f0b030f4789791614648bbbb1651e">TIMER2_TIMER2_CTRL_REG_TIM_FREE_RUN_MODE_EN_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gafc8f0b030f4789791614648bbbb1651e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17cabed3ae3c960138669d4b106c20d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf17cabed3ae3c960138669d4b106c20d">TIMER2_TIMER2_CTRL_REG_TIM_FREE_RUN_MODE_EN_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:gaf17cabed3ae3c960138669d4b106c20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a33c60ff13df02ab42b1f9a66524e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5a33c60ff13df02ab42b1f9a66524e1a">TIMER2_TIMER2_CTRL_REG_TIM_IRQ_EN_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga5a33c60ff13df02ab42b1f9a66524e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3905019971b65f51e269921d70ffbb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac3905019971b65f51e269921d70ffbb5">TIMER2_TIMER2_CTRL_REG_TIM_IRQ_EN_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gac3905019971b65f51e269921d70ffbb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5abb77ac16f05f86b31d1e93076431d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae5abb77ac16f05f86b31d1e93076431d">TIMER2_TIMER2_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gae5abb77ac16f05f86b31d1e93076431d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab670e8bb15d7562319d4a031e9e376bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab670e8bb15d7562319d4a031e9e376bc">TIMER2_TIMER2_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:gab670e8bb15d7562319d4a031e9e376bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5290cf42499c5e3fde41b52bb47f9336"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5290cf42499c5e3fde41b52bb47f9336">TIMER2_TIMER2_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga5290cf42499c5e3fde41b52bb47f9336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58ad3c88530cb15d111891ef91ea8a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga58ad3c88530cb15d111891ef91ea8a43">TIMER2_TIMER2_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga58ad3c88530cb15d111891ef91ea8a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd7dd098f46332f18cd5c2cc788f2f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8bd7dd098f46332f18cd5c2cc788f2f1">TIMER2_TIMER2_CTRL_REG_TIM_COUNT_DOWN_EN_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga8bd7dd098f46332f18cd5c2cc788f2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524317090196580772f070eed7edbfbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga524317090196580772f070eed7edbfbf">TIMER2_TIMER2_CTRL_REG_TIM_COUNT_DOWN_EN_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga524317090196580772f070eed7edbfbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c7ee890715a38dace6f471138fc2a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa3c7ee890715a38dace6f471138fc2a7">TIMER2_TIMER2_CTRL_REG_TIM_ONESHOT_MODE_EN_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gaa3c7ee890715a38dace6f471138fc2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57bb304a686e080d6e48a833e2bb3a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga57bb304a686e080d6e48a833e2bb3a16">TIMER2_TIMER2_CTRL_REG_TIM_ONESHOT_MODE_EN_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga57bb304a686e080d6e48a833e2bb3a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d06f1cbb72ef6028f897335ea570d48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7d06f1cbb72ef6028f897335ea570d48">TIMER2_TIMER2_CTRL_REG_TIM_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga7d06f1cbb72ef6028f897335ea570d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11211d158e1b3fb75e9880fe89aaaf31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga11211d158e1b3fb75e9880fe89aaaf31">TIMER2_TIMER2_CTRL_REG_TIM_EN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga11211d158e1b3fb75e9880fe89aaaf31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad228fa228d7a00f36048725870092afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad228fa228d7a00f36048725870092afe">TIMER2_TIMER2_GPIO1_CONF_REG_TIM_GPIO1_CONF_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad228fa228d7a00f36048725870092afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014af296f30dbeed2422c0f10fe3fc29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga014af296f30dbeed2422c0f10fe3fc29">TIMER2_TIMER2_GPIO1_CONF_REG_TIM_GPIO1_CONF_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga014af296f30dbeed2422c0f10fe3fc29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga084df176c0fe4966937fcc8949e25acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga084df176c0fe4966937fcc8949e25acc">TIMER2_TIMER2_GPIO2_CONF_REG_TIM_GPIO2_CONF_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga084df176c0fe4966937fcc8949e25acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga805b6d0011bdad158f4cb5ff4c19cbf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga805b6d0011bdad158f4cb5ff4c19cbf9">TIMER2_TIMER2_GPIO2_CONF_REG_TIM_GPIO2_CONF_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga805b6d0011bdad158f4cb5ff4c19cbf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga263748e6a48160693c290b5128e6852b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga263748e6a48160693c290b5128e6852b">TIMER2_TIMER2_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga263748e6a48160693c290b5128e6852b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15334dbf8a68227f24c03e96219011e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga15334dbf8a68227f24c03e96219011e5">TIMER2_TIMER2_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Msk</a>&#160;&#160;&#160;(0x1fUL)</td></tr>
<tr class="separator:ga15334dbf8a68227f24c03e96219011e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67209f960bb383354b22dc1327a048bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga67209f960bb383354b22dc1327a048bf">TIMER2_TIMER2_PWM_CTRL_REG_TIM_PWM_DC_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga67209f960bb383354b22dc1327a048bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5048eb018b526c58e5b33d2aa1f20bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae5048eb018b526c58e5b33d2aa1f20bb">TIMER2_TIMER2_PWM_CTRL_REG_TIM_PWM_DC_Msk</a>&#160;&#160;&#160;(0xffff0000UL)</td></tr>
<tr class="separator:gae5048eb018b526c58e5b33d2aa1f20bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52457bbdafef113597f59de7de98c7e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga52457bbdafef113597f59de7de98c7e1">TIMER2_TIMER2_PWM_CTRL_REG_TIM_PWM_FREQ_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga52457bbdafef113597f59de7de98c7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10ce9b7716c92f7dcebfca2813ca1429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga10ce9b7716c92f7dcebfca2813ca1429">TIMER2_TIMER2_PWM_CTRL_REG_TIM_PWM_FREQ_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga10ce9b7716c92f7dcebfca2813ca1429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a457b070bfa3c555c32e90678a7fc74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0a457b070bfa3c555c32e90678a7fc74">TIMER2_TIMER2_SETTINGS_REG_TIM_PRESCALER_Pos</a>&#160;&#160;&#160;(24UL)</td></tr>
<tr class="separator:ga0a457b070bfa3c555c32e90678a7fc74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf498308292301ba04f076c169d0680bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf498308292301ba04f076c169d0680bc">TIMER2_TIMER2_SETTINGS_REG_TIM_PRESCALER_Msk</a>&#160;&#160;&#160;(0x1f000000UL)</td></tr>
<tr class="separator:gaf498308292301ba04f076c169d0680bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga642ec0ebd309c158189e23c66104b39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga642ec0ebd309c158189e23c66104b39f">TIMER2_TIMER2_SETTINGS_REG_TIM_RELOAD_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga642ec0ebd309c158189e23c66104b39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa903a0431821eb57b2c329e3aff97e5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa903a0431821eb57b2c329e3aff97e5c">TIMER2_TIMER2_SETTINGS_REG_TIM_RELOAD_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:gaa903a0431821eb57b2c329e3aff97e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga428c2cadc2a5230de94523c215d0abfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga428c2cadc2a5230de94523c215d0abfc">TIMER2_TIMER2_SHOTWIDTH_REG_TIM_SHOTWIDTH_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga428c2cadc2a5230de94523c215d0abfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62b7c7463c46aedbd5abee2341a247a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga62b7c7463c46aedbd5abee2341a247a1">TIMER2_TIMER2_SHOTWIDTH_REG_TIM_SHOTWIDTH_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:ga62b7c7463c46aedbd5abee2341a247a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d11bf33c456e8e6a901cadd9a8c5a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga21d11bf33c456e8e6a901cadd9a8c5a1">TIMER2_TIMER2_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga21d11bf33c456e8e6a901cadd9a8c5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga366174f7738146ab676c2c36bdf156a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga366174f7738146ab676c2c36bdf156a5">TIMER2_TIMER2_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:ga366174f7738146ab676c2c36bdf156a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8799d7fc5c9d2524f6234a02e378e989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8799d7fc5c9d2524f6234a02e378e989">TIMER2_TIMER2_STATUS_REG_TIM_PWM_BUSY_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga8799d7fc5c9d2524f6234a02e378e989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c3d786071feebbc7fdb2f02df235ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9c3d786071feebbc7fdb2f02df235ab2">TIMER2_TIMER2_STATUS_REG_TIM_PWM_BUSY_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga9c3d786071feebbc7fdb2f02df235ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60cd58de50d18f169c3d859b689512e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga60cd58de50d18f169c3d859b689512e6">TIMER2_TIMER2_STATUS_REG_TIM_TIMER_BUSY_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga60cd58de50d18f169c3d859b689512e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac02c886f3bd4178b5b9f34daad1f931d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac02c886f3bd4178b5b9f34daad1f931d">TIMER2_TIMER2_STATUS_REG_TIM_TIMER_BUSY_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gac02c886f3bd4178b5b9f34daad1f931d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae54cef8dcc3f9077e071adee6a665d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0ae54cef8dcc3f9077e071adee6a665d">TIMER2_TIMER2_STATUS_REG_TIM_IRQ_STATUS_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga0ae54cef8dcc3f9077e071adee6a665d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4294d2564dc670d32807a17c91a9ac2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4294d2564dc670d32807a17c91a9ac2d">TIMER2_TIMER2_STATUS_REG_TIM_IRQ_STATUS_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga4294d2564dc670d32807a17c91a9ac2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7075cf83cf80446c1558abd1eb2e811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab7075cf83cf80446c1558abd1eb2e811">TIMER2_TIMER2_STATUS_REG_TIM_ONESHOT_PHASE_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gab7075cf83cf80446c1558abd1eb2e811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49d5c2021be281153a3c0a7577408159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga49d5c2021be281153a3c0a7577408159">TIMER2_TIMER2_STATUS_REG_TIM_ONESHOT_PHASE_Msk</a>&#160;&#160;&#160;(0xcUL)</td></tr>
<tr class="separator:ga49d5c2021be281153a3c0a7577408159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7cad77a38eff86d7eb8023900474863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf7cad77a38eff86d7eb8023900474863">TIMER2_TIMER2_STATUS_REG_TIM_IN2_STATE_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gaf7cad77a38eff86d7eb8023900474863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a4bf442955243817ed31dfebc5e8ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae0a4bf442955243817ed31dfebc5e8ab">TIMER2_TIMER2_STATUS_REG_TIM_IN2_STATE_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gae0a4bf442955243817ed31dfebc5e8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae79f56c2f8c347b931aed3732ffe0025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae79f56c2f8c347b931aed3732ffe0025">TIMER2_TIMER2_STATUS_REG_TIM_IN1_STATE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gae79f56c2f8c347b931aed3732ffe0025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67669d5510235ee9d6e11b78ec55f1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga67669d5510235ee9d6e11b78ec55f1e4">TIMER2_TIMER2_STATUS_REG_TIM_IN1_STATE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga67669d5510235ee9d6e11b78ec55f1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1cff50cef36bc45f9201146ebcd7510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad1cff50cef36bc45f9201146ebcd7510">TIMER2_TIMER2_TIMER_VAL_REG_TIM_TIMER_VALUE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad1cff50cef36bc45f9201146ebcd7510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ef597eb2332b31f3ef0201b907713d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga97ef597eb2332b31f3ef0201b907713d">TIMER2_TIMER2_TIMER_VAL_REG_TIM_TIMER_VALUE_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:ga97ef597eb2332b31f3ef0201b907713d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4933a79441a5c4a1b1e35f494bc2b27e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4933a79441a5c4a1b1e35f494bc2b27e">TIMER3_TIMER3_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga4933a79441a5c4a1b1e35f494bc2b27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4eb2032ba650c335582af4d3ee03634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa4eb2032ba650c335582af4d3ee03634">TIMER3_TIMER3_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:gaa4eb2032ba650c335582af4d3ee03634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4bf4f1f33ab56f1d4d40de26230f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaee4bf4f1f33ab56f1d4d40de26230f0d">TIMER3_TIMER3_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaee4bf4f1f33ab56f1d4d40de26230f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad148e0569f6bc2ecde78da62df31bda9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad148e0569f6bc2ecde78da62df31bda9">TIMER3_TIMER3_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:gad148e0569f6bc2ecde78da62df31bda9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d244ded78b6eaf32308b572a219ffe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5d244ded78b6eaf32308b572a219ffe6">TIMER3_TIMER3_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga5d244ded78b6eaf32308b572a219ffe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b0f2e50c7eb928bfd3fcc6b445c2f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga19b0f2e50c7eb928bfd3fcc6b445c2f5">TIMER3_TIMER3_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga19b0f2e50c7eb928bfd3fcc6b445c2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5581269713dd11c6c11017ed105e9e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad5581269713dd11c6c11017ed105e9e3">TIMER3_TIMER3_CTRL_REG_TIM_CLK_EN_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gad5581269713dd11c6c11017ed105e9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f518e68aaed9229945226fa190da61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga81f518e68aaed9229945226fa190da61">TIMER3_TIMER3_CTRL_REG_TIM_CLK_EN_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga81f518e68aaed9229945226fa190da61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b17dc72d648b0220b5f05bc77b05d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa6b17dc72d648b0220b5f05bc77b05d3">TIMER3_TIMER3_CTRL_REG_TIM_SYS_CLK_EN_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gaa6b17dc72d648b0220b5f05bc77b05d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8339bd27009d6053d4d913e924eefe43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8339bd27009d6053d4d913e924eefe43">TIMER3_TIMER3_CTRL_REG_TIM_SYS_CLK_EN_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga8339bd27009d6053d4d913e924eefe43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e62bde889fff8e83bc49ecee53dea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga67e62bde889fff8e83bc49ecee53dea5">TIMER3_TIMER3_CTRL_REG_TIM_FREE_RUN_MODE_EN_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga67e62bde889fff8e83bc49ecee53dea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a7409f2697f60e420ee49a058565240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3a7409f2697f60e420ee49a058565240">TIMER3_TIMER3_CTRL_REG_TIM_FREE_RUN_MODE_EN_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga3a7409f2697f60e420ee49a058565240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43cfbecb7531d6d14cb6cd30705abe0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga43cfbecb7531d6d14cb6cd30705abe0d">TIMER3_TIMER3_CTRL_REG_TIM_IRQ_EN_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga43cfbecb7531d6d14cb6cd30705abe0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19051470152870a5ad7b3e2e6cc2f3c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga19051470152870a5ad7b3e2e6cc2f3c3">TIMER3_TIMER3_CTRL_REG_TIM_IRQ_EN_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga19051470152870a5ad7b3e2e6cc2f3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa37684d72e6e42f6af2bd7a05c618b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa37684d72e6e42f6af2bd7a05c618b4b">TIMER3_TIMER3_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gaa37684d72e6e42f6af2bd7a05c618b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b67e10e5a76b76f9e7429ebe540ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga77b67e10e5a76b76f9e7429ebe540ee8">TIMER3_TIMER3_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga77b67e10e5a76b76f9e7429ebe540ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d77f4af0b44119f025e1cd2e823a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga47d77f4af0b44119f025e1cd2e823a02">TIMER3_TIMER3_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga47d77f4af0b44119f025e1cd2e823a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74ff6cb0429903d3de5908729ac69c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga74ff6cb0429903d3de5908729ac69c68">TIMER3_TIMER3_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga74ff6cb0429903d3de5908729ac69c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac90b906d10faab1cf0d30bd648f44359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac90b906d10faab1cf0d30bd648f44359">TIMER3_TIMER3_CTRL_REG_TIM_COUNT_DOWN_EN_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gac90b906d10faab1cf0d30bd648f44359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a6eda688450bedd695f50e5477365e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac2a6eda688450bedd695f50e5477365e">TIMER3_TIMER3_CTRL_REG_TIM_COUNT_DOWN_EN_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gac2a6eda688450bedd695f50e5477365e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f532eee7811cf79c5dcc9be6b6ad67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac3f532eee7811cf79c5dcc9be6b6ad67">TIMER3_TIMER3_CTRL_REG_TIM_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac3f532eee7811cf79c5dcc9be6b6ad67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7aac16dc016d4ad66167fc74894421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacc7aac16dc016d4ad66167fc74894421">TIMER3_TIMER3_CTRL_REG_TIM_EN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gacc7aac16dc016d4ad66167fc74894421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd8c8e1fb75b862fe24eee4ef51ac87f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadd8c8e1fb75b862fe24eee4ef51ac87f">TIMER3_TIMER3_GPIO1_CONF_REG_TIM_GPIO1_CONF_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gadd8c8e1fb75b862fe24eee4ef51ac87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7233b0f2f1431bfe0a35f45b613519b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7233b0f2f1431bfe0a35f45b613519b0">TIMER3_TIMER3_GPIO1_CONF_REG_TIM_GPIO1_CONF_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga7233b0f2f1431bfe0a35f45b613519b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab792f0629b793b5b372609abe889be64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab792f0629b793b5b372609abe889be64">TIMER3_TIMER3_GPIO2_CONF_REG_TIM_GPIO2_CONF_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gab792f0629b793b5b372609abe889be64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7846a3d38169f3ec3bb2b212dc603480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7846a3d38169f3ec3bb2b212dc603480">TIMER3_TIMER3_GPIO2_CONF_REG_TIM_GPIO2_CONF_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga7846a3d38169f3ec3bb2b212dc603480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b6519cce713b6aab077ce7effae8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga15b6519cce713b6aab077ce7effae8b8">TIMER3_TIMER3_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga15b6519cce713b6aab077ce7effae8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae42ce3d2ff11df95e2fcb9f7ca23ff0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae42ce3d2ff11df95e2fcb9f7ca23ff0a">TIMER3_TIMER3_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Msk</a>&#160;&#160;&#160;(0x1fUL)</td></tr>
<tr class="separator:gae42ce3d2ff11df95e2fcb9f7ca23ff0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab15336d7859e0f064831939e3067f004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab15336d7859e0f064831939e3067f004">TIMER3_TIMER3_PWM_CTRL_REG_TIM_PWM_DC_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:gab15336d7859e0f064831939e3067f004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63ed8964ec413fc2ccc00b763ff436f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga63ed8964ec413fc2ccc00b763ff436f1">TIMER3_TIMER3_PWM_CTRL_REG_TIM_PWM_DC_Msk</a>&#160;&#160;&#160;(0xffff0000UL)</td></tr>
<tr class="separator:ga63ed8964ec413fc2ccc00b763ff436f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce3bf2ef75bf998c00e8257eb3deead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2ce3bf2ef75bf998c00e8257eb3deead">TIMER3_TIMER3_PWM_CTRL_REG_TIM_PWM_FREQ_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga2ce3bf2ef75bf998c00e8257eb3deead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74bf68410f29bf6526d058674c03ad44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga74bf68410f29bf6526d058674c03ad44">TIMER3_TIMER3_PWM_CTRL_REG_TIM_PWM_FREQ_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga74bf68410f29bf6526d058674c03ad44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa040ef1db53fdb3544ada5154d42822e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa040ef1db53fdb3544ada5154d42822e">TIMER3_TIMER3_SETTINGS_REG_TIM_PRESCALER_Pos</a>&#160;&#160;&#160;(24UL)</td></tr>
<tr class="separator:gaa040ef1db53fdb3544ada5154d42822e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42c232b5a1ef47c04063911cb0232cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf42c232b5a1ef47c04063911cb0232cb">TIMER3_TIMER3_SETTINGS_REG_TIM_PRESCALER_Msk</a>&#160;&#160;&#160;(0x1f000000UL)</td></tr>
<tr class="separator:gaf42c232b5a1ef47c04063911cb0232cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891d4e0e7c099be728585752d03a2eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga891d4e0e7c099be728585752d03a2eb9">TIMER3_TIMER3_SETTINGS_REG_TIM_RELOAD_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga891d4e0e7c099be728585752d03a2eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50f0e79be6641b3d99bd45b5b4721b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga50f0e79be6641b3d99bd45b5b4721b78">TIMER3_TIMER3_SETTINGS_REG_TIM_RELOAD_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:ga50f0e79be6641b3d99bd45b5b4721b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9846f2d1e8a8686e3113a4871276bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf9846f2d1e8a8686e3113a4871276bb4">TIMER3_TIMER3_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:gaf9846f2d1e8a8686e3113a4871276bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d8226e23027e4d59a9495a3538470a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa0d8226e23027e4d59a9495a3538470a">TIMER3_TIMER3_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:gaa0d8226e23027e4d59a9495a3538470a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3122ed38462f7391adbded551f4db045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3122ed38462f7391adbded551f4db045">TIMER3_TIMER3_STATUS_REG_TIM_PWM_BUSY_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:ga3122ed38462f7391adbded551f4db045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0accef13fcdcbf7435cc45fb974b2221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0accef13fcdcbf7435cc45fb974b2221">TIMER3_TIMER3_STATUS_REG_TIM_PWM_BUSY_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga0accef13fcdcbf7435cc45fb974b2221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3536821dec8cf04a808fcb3a07956e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3536821dec8cf04a808fcb3a07956e3d">TIMER3_TIMER3_STATUS_REG_TIM_TIMER_BUSY_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga3536821dec8cf04a808fcb3a07956e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da321a3a72ef3e710eff8f0fad11ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7da321a3a72ef3e710eff8f0fad11ff5">TIMER3_TIMER3_STATUS_REG_TIM_TIMER_BUSY_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:ga7da321a3a72ef3e710eff8f0fad11ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e752a5fbcff9fcbf132f279bceec30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga70e752a5fbcff9fcbf132f279bceec30">TIMER3_TIMER3_STATUS_REG_TIM_IRQ_STATUS_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga70e752a5fbcff9fcbf132f279bceec30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c895cb9ebb206b6aa8f19728f7e33a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0c895cb9ebb206b6aa8f19728f7e33a6">TIMER3_TIMER3_STATUS_REG_TIM_IRQ_STATUS_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga0c895cb9ebb206b6aa8f19728f7e33a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad44030d4772b2e3d56bb83cd0873d74c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad44030d4772b2e3d56bb83cd0873d74c">TIMER3_TIMER3_STATUS_REG_TIM_ONESHOT_PHASE_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gad44030d4772b2e3d56bb83cd0873d74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d1949907328578c9d751f9b828053b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad3d1949907328578c9d751f9b828053b">TIMER3_TIMER3_STATUS_REG_TIM_ONESHOT_PHASE_Msk</a>&#160;&#160;&#160;(0xcUL)</td></tr>
<tr class="separator:gad3d1949907328578c9d751f9b828053b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced9eb9193cde8afeac9abcc852f8671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaced9eb9193cde8afeac9abcc852f8671">TIMER3_TIMER3_STATUS_REG_TIM_IN2_STATE_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gaced9eb9193cde8afeac9abcc852f8671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243c1125166921729e86bd99e931afb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga243c1125166921729e86bd99e931afb9">TIMER3_TIMER3_STATUS_REG_TIM_IN2_STATE_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga243c1125166921729e86bd99e931afb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a7a4317f65e48c5279fbb5e0c75822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa9a7a4317f65e48c5279fbb5e0c75822">TIMER3_TIMER3_STATUS_REG_TIM_IN1_STATE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaa9a7a4317f65e48c5279fbb5e0c75822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f491da79d9630d4b2190f9330eb17a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga57f491da79d9630d4b2190f9330eb17a">TIMER3_TIMER3_STATUS_REG_TIM_IN1_STATE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga57f491da79d9630d4b2190f9330eb17a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49769f98a580950fcc6c56059bfafd97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga49769f98a580950fcc6c56059bfafd97">TIMER3_TIMER3_TIMER_VAL_REG_TIM_TIMER_VALUE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga49769f98a580950fcc6c56059bfafd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab391e2283c20044f542d291312b11898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab391e2283c20044f542d291312b11898">TIMER3_TIMER3_TIMER_VAL_REG_TIM_TIMER_VALUE_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:gab391e2283c20044f542d291312b11898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f0f8ed080965b99e8b84e89edf8646a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2f0f8ed080965b99e8b84e89edf8646a">TIMER4_TIMER4_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga2f0f8ed080965b99e8b84e89edf8646a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35f8db3559179daab1260de08cf7032b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga35f8db3559179daab1260de08cf7032b">TIMER4_TIMER4_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:ga35f8db3559179daab1260de08cf7032b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50426f12ff53f73d266d8de1ec7b37ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga50426f12ff53f73d266d8de1ec7b37ce">TIMER4_TIMER4_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga50426f12ff53f73d266d8de1ec7b37ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d6d31808af9276b98753bc3cde39ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf5d6d31808af9276b98753bc3cde39ca">TIMER4_TIMER4_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:gaf5d6d31808af9276b98753bc3cde39ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b6fc1f0e3d8b2e78c3d129c5f500d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9b6fc1f0e3d8b2e78c3d129c5f500d26">TIMER4_TIMER4_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga9b6fc1f0e3d8b2e78c3d129c5f500d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga332f1ea5c91f01aec65fa862e812a287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga332f1ea5c91f01aec65fa862e812a287">TIMER4_TIMER4_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga332f1ea5c91f01aec65fa862e812a287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc23d524062008ffef9399c7e1656a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4fc23d524062008ffef9399c7e1656a3">TIMER4_TIMER4_CTRL_REG_TIM_CLK_EN_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga4fc23d524062008ffef9399c7e1656a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e45dc69108daaf6b8eb9324ed1c2b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1e45dc69108daaf6b8eb9324ed1c2b83">TIMER4_TIMER4_CTRL_REG_TIM_CLK_EN_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga1e45dc69108daaf6b8eb9324ed1c2b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1dbbcf5013dc70d0c1d5831322ce48b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac1dbbcf5013dc70d0c1d5831322ce48b">TIMER4_TIMER4_CTRL_REG_TIM_SYS_CLK_EN_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gac1dbbcf5013dc70d0c1d5831322ce48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e88669832edd6ab8d886e045cb5b91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0e88669832edd6ab8d886e045cb5b91d">TIMER4_TIMER4_CTRL_REG_TIM_SYS_CLK_EN_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga0e88669832edd6ab8d886e045cb5b91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa27fed189bba6477886a3ca95bef17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabaa27fed189bba6477886a3ca95bef17">TIMER4_TIMER4_CTRL_REG_TIM_FREE_RUN_MODE_EN_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gabaa27fed189bba6477886a3ca95bef17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9edab06dacabfaa8e927481fcf4d2995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9edab06dacabfaa8e927481fcf4d2995">TIMER4_TIMER4_CTRL_REG_TIM_FREE_RUN_MODE_EN_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga9edab06dacabfaa8e927481fcf4d2995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31dcdfff83eae81bdf96a3ddde3d0b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga31dcdfff83eae81bdf96a3ddde3d0b0e">TIMER4_TIMER4_CTRL_REG_TIM_IRQ_EN_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga31dcdfff83eae81bdf96a3ddde3d0b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b38bc884707c7a1bb38e5c6a480783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga77b38bc884707c7a1bb38e5c6a480783">TIMER4_TIMER4_CTRL_REG_TIM_IRQ_EN_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga77b38bc884707c7a1bb38e5c6a480783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga862fb77e09b3c133dafe2a49a5fd79f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga862fb77e09b3c133dafe2a49a5fd79f3">TIMER4_TIMER4_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga862fb77e09b3c133dafe2a49a5fd79f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e4a0ee3e03b6d7f47ca594ffee5730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac5e4a0ee3e03b6d7f47ca594ffee5730">TIMER4_TIMER4_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:gac5e4a0ee3e03b6d7f47ca594ffee5730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f650b3e9a4195ca8041c8661bd794f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga61f650b3e9a4195ca8041c8661bd794f">TIMER4_TIMER4_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga61f650b3e9a4195ca8041c8661bd794f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabffd81683057c88cf5f46ea43366ce84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabffd81683057c88cf5f46ea43366ce84">TIMER4_TIMER4_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gabffd81683057c88cf5f46ea43366ce84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a426842933a84021396313c46c64673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8a426842933a84021396313c46c64673">TIMER4_TIMER4_CTRL_REG_TIM_COUNT_DOWN_EN_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga8a426842933a84021396313c46c64673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906061c895f2f4f782ecc2265641cdc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga906061c895f2f4f782ecc2265641cdc3">TIMER4_TIMER4_CTRL_REG_TIM_COUNT_DOWN_EN_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga906061c895f2f4f782ecc2265641cdc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393638e0d0e3e8dd60b7d667311caac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga393638e0d0e3e8dd60b7d667311caac5">TIMER4_TIMER4_CTRL_REG_TIM_EN_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga393638e0d0e3e8dd60b7d667311caac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0502589bd052883505bc6ffa25868d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae0502589bd052883505bc6ffa25868d1">TIMER4_TIMER4_CTRL_REG_TIM_EN_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gae0502589bd052883505bc6ffa25868d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda8e0d9b7d0c5bcb51baf60752446a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabda8e0d9b7d0c5bcb51baf60752446a9">TIMER4_TIMER4_GPIO1_CONF_REG_TIM_GPIO1_CONF_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gabda8e0d9b7d0c5bcb51baf60752446a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b6f51315983a07ccbd44e58dd45093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae2b6f51315983a07ccbd44e58dd45093">TIMER4_TIMER4_GPIO1_CONF_REG_TIM_GPIO1_CONF_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:gae2b6f51315983a07ccbd44e58dd45093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e3f3d3b1311fc1dc51555e61f91d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga07e3f3d3b1311fc1dc51555e61f91d0a">TIMER4_TIMER4_GPIO2_CONF_REG_TIM_GPIO2_CONF_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga07e3f3d3b1311fc1dc51555e61f91d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga927257809d36a02d754f88057d4c2a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga927257809d36a02d754f88057d4c2a93">TIMER4_TIMER4_GPIO2_CONF_REG_TIM_GPIO2_CONF_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:ga927257809d36a02d754f88057d4c2a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e923d7ee527af18cd1ef2e8b6be93d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8e923d7ee527af18cd1ef2e8b6be93d3">TIMER4_TIMER4_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga8e923d7ee527af18cd1ef2e8b6be93d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4e6e7a6b9ae9053c355690d4990a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaac4e6e7a6b9ae9053c355690d4990a2e">TIMER4_TIMER4_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Msk</a>&#160;&#160;&#160;(0x1fUL)</td></tr>
<tr class="separator:gaac4e6e7a6b9ae9053c355690d4990a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga939e08133608602e818464518d75c59c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga939e08133608602e818464518d75c59c">TIMER4_TIMER4_PWM_CTRL_REG_TIM_PWM_DC_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga939e08133608602e818464518d75c59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd467bf8fbdfad11eb4ce26675175c19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacd467bf8fbdfad11eb4ce26675175c19">TIMER4_TIMER4_PWM_CTRL_REG_TIM_PWM_DC_Msk</a>&#160;&#160;&#160;(0xffff0000UL)</td></tr>
<tr class="separator:gacd467bf8fbdfad11eb4ce26675175c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28bbf344922f9bce5827226a3b4be84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad28bbf344922f9bce5827226a3b4be84">TIMER4_TIMER4_PWM_CTRL_REG_TIM_PWM_FREQ_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad28bbf344922f9bce5827226a3b4be84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c34f957089582d0bdbc6263af33dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab9c34f957089582d0bdbc6263af33dc6">TIMER4_TIMER4_PWM_CTRL_REG_TIM_PWM_FREQ_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gab9c34f957089582d0bdbc6263af33dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71436b57951fafea6fa63277b7228310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga71436b57951fafea6fa63277b7228310">TIMER4_TIMER4_SETTINGS_REG_TIM_PRESCALER_Pos</a>&#160;&#160;&#160;(24UL)</td></tr>
<tr class="separator:ga71436b57951fafea6fa63277b7228310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4fdd48396456af0919e1363e658abed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa4fdd48396456af0919e1363e658abed">TIMER4_TIMER4_SETTINGS_REG_TIM_PRESCALER_Msk</a>&#160;&#160;&#160;(0x1f000000UL)</td></tr>
<tr class="separator:gaa4fdd48396456af0919e1363e658abed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaeee4491e5864e375936ff56060b1ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabaeee4491e5864e375936ff56060b1ea">TIMER4_TIMER4_SETTINGS_REG_TIM_RELOAD_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gabaeee4491e5864e375936ff56060b1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c9d47a7b97c8ef150776839b07d3141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7c9d47a7b97c8ef150776839b07d3141">TIMER4_TIMER4_SETTINGS_REG_TIM_RELOAD_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:ga7c9d47a7b97c8ef150776839b07d3141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d40013074f397b7249d1a8eabbc4bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7d40013074f397b7249d1a8eabbc4bee">TIMER4_TIMER4_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga7d40013074f397b7249d1a8eabbc4bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d26898898127542555baed751608b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga27d26898898127542555baed751608b4">TIMER4_TIMER4_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:ga27d26898898127542555baed751608b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac256a32acd589b8117df731d314a4d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac256a32acd589b8117df731d314a4d7b">TIMER4_TIMER4_STATUS_REG_TIM_PWM_BUSY_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gac256a32acd589b8117df731d314a4d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b5c9d8fc6306970f9e298c08f2ced2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga50b5c9d8fc6306970f9e298c08f2ced2">TIMER4_TIMER4_STATUS_REG_TIM_PWM_BUSY_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga50b5c9d8fc6306970f9e298c08f2ced2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3eccbc0df2a59ac9717611f6eec52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadf3eccbc0df2a59ac9717611f6eec52f">TIMER4_TIMER4_STATUS_REG_TIM_TIMER_BUSY_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:gadf3eccbc0df2a59ac9717611f6eec52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3bf582b7d45667e78f59176f857bb5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf3bf582b7d45667e78f59176f857bb5c">TIMER4_TIMER4_STATUS_REG_TIM_TIMER_BUSY_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gaf3bf582b7d45667e78f59176f857bb5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b04224a0b1e8bd8da33be87ade02f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga33b04224a0b1e8bd8da33be87ade02f6">TIMER4_TIMER4_STATUS_REG_TIM_IRQ_STATUS_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga33b04224a0b1e8bd8da33be87ade02f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c5dc635e478f4e44ffe2ef6cf0bf11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga06c5dc635e478f4e44ffe2ef6cf0bf11">TIMER4_TIMER4_STATUS_REG_TIM_IRQ_STATUS_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga06c5dc635e478f4e44ffe2ef6cf0bf11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63d828fb5ab4253612029551ae0b3ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac63d828fb5ab4253612029551ae0b3ea">TIMER4_TIMER4_STATUS_REG_TIM_ONESHOT_PHASE_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gac63d828fb5ab4253612029551ae0b3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6465c1bdb924d050ec3a38b81e0abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6f6465c1bdb924d050ec3a38b81e0abc">TIMER4_TIMER4_STATUS_REG_TIM_ONESHOT_PHASE_Msk</a>&#160;&#160;&#160;(0xcUL)</td></tr>
<tr class="separator:ga6f6465c1bdb924d050ec3a38b81e0abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b8658ee746cf53699abee03aa0def1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga74b8658ee746cf53699abee03aa0def1">TIMER4_TIMER4_STATUS_REG_TIM_IN2_STATE_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga74b8658ee746cf53699abee03aa0def1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b441f90c43446c56015e41f2041872a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6b441f90c43446c56015e41f2041872a">TIMER4_TIMER4_STATUS_REG_TIM_IN2_STATE_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga6b441f90c43446c56015e41f2041872a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93551fadc9171f321434168d614e72e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga93551fadc9171f321434168d614e72e4">TIMER4_TIMER4_STATUS_REG_TIM_IN1_STATE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga93551fadc9171f321434168d614e72e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf72b8454258ff0f975ce153e5d404a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaf72b8454258ff0f975ce153e5d404a6">TIMER4_TIMER4_STATUS_REG_TIM_IN1_STATE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gaaf72b8454258ff0f975ce153e5d404a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae195dc1d67bfcbe9205844115ef17866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae195dc1d67bfcbe9205844115ef17866">TIMER4_TIMER4_TIMER_VAL_REG_TIM_TIMER_VALUE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gae195dc1d67bfcbe9205844115ef17866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeddd7d53d27a27b240a804b92e46aeca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeddd7d53d27a27b240a804b92e46aeca">TIMER4_TIMER4_TIMER_VAL_REG_TIM_TIMER_VALUE_Msk</a>&#160;&#160;&#160;(0xffffffUL)</td></tr>
<tr class="separator:gaeddd7d53d27a27b240a804b92e46aeca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9705bfc09d8bbfaf0b69372dd994b7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9705bfc09d8bbfaf0b69372dd994b7f8">UART_UART_CTR_REG_UART_CTR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga9705bfc09d8bbfaf0b69372dd994b7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5149403f656105eca978c2c17550b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0a5149403f656105eca978c2c17550b1">UART_UART_CTR_REG_UART_CTR_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga0a5149403f656105eca978c2c17550b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8ce0f5d8a2a8f4bc5168b22c422366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8e8ce0f5d8a2a8f4bc5168b22c422366">UART_UART_DLF_REG_UART_DLF_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga8e8ce0f5d8a2a8f4bc5168b22c422366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4495809f4b518c468e0ed6985580ba2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4495809f4b518c468e0ed6985580ba2a">UART_UART_DLF_REG_UART_DLF_Msk</a>&#160;&#160;&#160;(0xfUL)</td></tr>
<tr class="separator:ga4495809f4b518c468e0ed6985580ba2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff7d18c3cee34d09548cf0b0e41d20d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaff7d18c3cee34d09548cf0b0e41d20d0">UART_UART_DMASA_REG_UART_DMASA_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaff7d18c3cee34d09548cf0b0e41d20d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc65953a14444bfcc489ba6413ce3c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabc65953a14444bfcc489ba6413ce3c63">UART_UART_DMASA_REG_UART_DMASA_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gabc65953a14444bfcc489ba6413ce3c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd470fdff80e63988cb36f58ddaa63da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafd470fdff80e63988cb36f58ddaa63da">UART_UART_HTX_REG_UART_HALT_TX_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gafd470fdff80e63988cb36f58ddaa63da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf49f6954b99e5d5be883aedb2812448e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf49f6954b99e5d5be883aedb2812448e">UART_UART_HTX_REG_UART_HALT_TX_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gaf49f6954b99e5d5be883aedb2812448e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b4cea57169560205c84a6dfd27b93a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga58b4cea57169560205c84a6dfd27b93a">UART_UART_IER_DLH_REG_PTIME_DLH7_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga58b4cea57169560205c84a6dfd27b93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648ae7e667c43ba535f01cd459bc3e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga648ae7e667c43ba535f01cd459bc3e93">UART_UART_IER_DLH_REG_PTIME_DLH7_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga648ae7e667c43ba535f01cd459bc3e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac585f857fcc8c04538b5eab1a5d544ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac585f857fcc8c04538b5eab1a5d544ca">UART_UART_IER_DLH_REG_DLH6_5_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gac585f857fcc8c04538b5eab1a5d544ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa7c8615cd94094611ff49811f26241d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaa7c8615cd94094611ff49811f26241d">UART_UART_IER_DLH_REG_DLH6_5_Msk</a>&#160;&#160;&#160;(0x60UL)</td></tr>
<tr class="separator:gaaa7c8615cd94094611ff49811f26241d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70071301d50ffa4a5c47af178b469b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga70071301d50ffa4a5c47af178b469b7d">UART_UART_IER_DLH_REG_ELCOLR_DLH4_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga70071301d50ffa4a5c47af178b469b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ee2fdf4d9fc17345b8d612d9465d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga87ee2fdf4d9fc17345b8d612d9465d47">UART_UART_IER_DLH_REG_ELCOLR_DLH4_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga87ee2fdf4d9fc17345b8d612d9465d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7978f2e887b9f71fe0646a4a7ad3b3e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7978f2e887b9f71fe0646a4a7ad3b3e3">UART_UART_IER_DLH_REG_EDSSI_DLH3_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga7978f2e887b9f71fe0646a4a7ad3b3e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a4ea019e78c78578678738fa3158e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga09a4ea019e78c78578678738fa3158e8">UART_UART_IER_DLH_REG_EDSSI_DLH3_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga09a4ea019e78c78578678738fa3158e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee5d4ce70528cad11744ba9138f5408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5ee5d4ce70528cad11744ba9138f5408">UART_UART_IER_DLH_REG_ELSI_DLH2_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga5ee5d4ce70528cad11744ba9138f5408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6893fbf87889ffbb558a0670972475c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab6893fbf87889ffbb558a0670972475c">UART_UART_IER_DLH_REG_ELSI_DLH2_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gab6893fbf87889ffbb558a0670972475c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeffa1e64d60e6790b16eaa8bef0d9e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabeffa1e64d60e6790b16eaa8bef0d9e6">UART_UART_IER_DLH_REG_ETBEI_DLH1_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gabeffa1e64d60e6790b16eaa8bef0d9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f05c6d3450726c334a1c16bb6ba3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga53f05c6d3450726c334a1c16bb6ba3c0">UART_UART_IER_DLH_REG_ETBEI_DLH1_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga53f05c6d3450726c334a1c16bb6ba3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d6913a1628974c386e34af26e22bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga88d6913a1628974c386e34af26e22bb8">UART_UART_IER_DLH_REG_ERBFI_DLH0_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga88d6913a1628974c386e34af26e22bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa584223a7cad9a94903fabd7b24c9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3fa584223a7cad9a94903fabd7b24c9c">UART_UART_IER_DLH_REG_ERBFI_DLH0_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga3fa584223a7cad9a94903fabd7b24c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga358689a4b767b32087a122b7f8ac2e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga358689a4b767b32087a122b7f8ac2e0c">UART_UART_IIR_FCR_REG_IIR_FCR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga358689a4b767b32087a122b7f8ac2e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e0a190d7b689704e8c7bba61a3c0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga89e0a190d7b689704e8c7bba61a3c0f2">UART_UART_IIR_FCR_REG_IIR_FCR_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga89e0a190d7b689704e8c7bba61a3c0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d519d5ff1747682a49be112388f5a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad2d519d5ff1747682a49be112388f5a6">UART_UART_LCR_REG_UART_DLAB_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gad2d519d5ff1747682a49be112388f5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32b6efdeb3312edf37e8b7794a06534d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga32b6efdeb3312edf37e8b7794a06534d">UART_UART_LCR_REG_UART_DLAB_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga32b6efdeb3312edf37e8b7794a06534d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd6624c09410a47ede237db4f0f5390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabbd6624c09410a47ede237db4f0f5390">UART_UART_LCR_REG_UART_BC_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gabbd6624c09410a47ede237db4f0f5390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b9f61ea56d27a1ff4312e663e0e5a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga91b9f61ea56d27a1ff4312e663e0e5a6">UART_UART_LCR_REG_UART_BC_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga91b9f61ea56d27a1ff4312e663e0e5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa91597989adf9c8fa879237a1adbc61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaa91597989adf9c8fa879237a1adbc61">UART_UART_LCR_REG_UART_EPS_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gaaa91597989adf9c8fa879237a1adbc61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c57b738c3db4442a91555e089a93bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga59c57b738c3db4442a91555e089a93bd">UART_UART_LCR_REG_UART_EPS_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga59c57b738c3db4442a91555e089a93bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099d7b3d1510c2aeba2c9e1f0d91c9aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga099d7b3d1510c2aeba2c9e1f0d91c9aa">UART_UART_LCR_REG_UART_PEN_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga099d7b3d1510c2aeba2c9e1f0d91c9aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6d870a264042b081e6d4e91495f1be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab6d870a264042b081e6d4e91495f1be7">UART_UART_LCR_REG_UART_PEN_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gab6d870a264042b081e6d4e91495f1be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72938fb71970fab9aa5666dfb8eda842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga72938fb71970fab9aa5666dfb8eda842">UART_UART_LCR_REG_UART_STOP_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga72938fb71970fab9aa5666dfb8eda842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91bb0a57079a27ca1abb15522bbdb8b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga91bb0a57079a27ca1abb15522bbdb8b4">UART_UART_LCR_REG_UART_STOP_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga91bb0a57079a27ca1abb15522bbdb8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88cd78d4ac3fb3b17e168c79ba87f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa88cd78d4ac3fb3b17e168c79ba87f8f">UART_UART_LCR_REG_UART_DLS_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaa88cd78d4ac3fb3b17e168c79ba87f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14655154d2f61836c15279ce56a24cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga14655154d2f61836c15279ce56a24cd0">UART_UART_LCR_REG_UART_DLS_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga14655154d2f61836c15279ce56a24cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f778678f6d8c5f5e3af99f54148254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga61f778678f6d8c5f5e3af99f54148254">UART_UART_LSR_REG_UART_RFE_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga61f778678f6d8c5f5e3af99f54148254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fe921c01a944f4780ae6137951aef27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7fe921c01a944f4780ae6137951aef27">UART_UART_LSR_REG_UART_RFE_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga7fe921c01a944f4780ae6137951aef27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae91dab6a503b2022de84ed562e891bab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae91dab6a503b2022de84ed562e891bab">UART_UART_LSR_REG_UART_TEMT_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gae91dab6a503b2022de84ed562e891bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e0aa3ff9a2384f3ffc462f38884aa3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1e0aa3ff9a2384f3ffc462f38884aa3e">UART_UART_LSR_REG_UART_TEMT_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga1e0aa3ff9a2384f3ffc462f38884aa3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0781269d1a470b3ed6550dcb0e1f6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac0781269d1a470b3ed6550dcb0e1f6d6">UART_UART_LSR_REG_UART_THRE_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gac0781269d1a470b3ed6550dcb0e1f6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97af65a26bf3f22660c0030bbbcf4c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae97af65a26bf3f22660c0030bbbcf4c2">UART_UART_LSR_REG_UART_THRE_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gae97af65a26bf3f22660c0030bbbcf4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0733043f3414b7e8a4c3505d5daed13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa0733043f3414b7e8a4c3505d5daed13">UART_UART_LSR_REG_UART_BI_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gaa0733043f3414b7e8a4c3505d5daed13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a857efaa52f9314e5bb7c6c6f26f09a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7a857efaa52f9314e5bb7c6c6f26f09a">UART_UART_LSR_REG_UART_BI_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga7a857efaa52f9314e5bb7c6c6f26f09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32384e784226c446805301b195219ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga32384e784226c446805301b195219ff9">UART_UART_LSR_REG_UART_FE_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga32384e784226c446805301b195219ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f44c11ba66f32ed8ee1f36ceb117d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4f44c11ba66f32ed8ee1f36ceb117d49">UART_UART_LSR_REG_UART_FE_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga4f44c11ba66f32ed8ee1f36ceb117d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb68dc8bf2d891daf4bafa41b4f77b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacb68dc8bf2d891daf4bafa41b4f77b5a">UART_UART_LSR_REG_UART_PE_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gacb68dc8bf2d891daf4bafa41b4f77b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aebfdec9a30c9dff588b91a155a3a9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1aebfdec9a30c9dff588b91a155a3a9e">UART_UART_LSR_REG_UART_PE_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga1aebfdec9a30c9dff588b91a155a3a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab27c41e27177b67a6d4a9ee8a970f150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab27c41e27177b67a6d4a9ee8a970f150">UART_UART_LSR_REG_UART_OE_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gab27c41e27177b67a6d4a9ee8a970f150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06a32f281e6f690590a0f51009be4c72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga06a32f281e6f690590a0f51009be4c72">UART_UART_LSR_REG_UART_OE_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga06a32f281e6f690590a0f51009be4c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga719cad0fccb7ea71b38fa9bda1f171c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga719cad0fccb7ea71b38fa9bda1f171c2">UART_UART_LSR_REG_UART_DR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga719cad0fccb7ea71b38fa9bda1f171c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6321c4541d74aaa954d7d7f549f0d15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6321c4541d74aaa954d7d7f549f0d15a">UART_UART_LSR_REG_UART_DR_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga6321c4541d74aaa954d7d7f549f0d15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd1b745e83399a0e1e145bc894d4cd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0fd1b745e83399a0e1e145bc894d4cd3">UART_UART_MCR_REG_UART_LB_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga0fd1b745e83399a0e1e145bc894d4cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad5bec00b5bf35b1bb45cd725a27e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3ad5bec00b5bf35b1bb45cd725a27e96">UART_UART_MCR_REG_UART_LB_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga3ad5bec00b5bf35b1bb45cd725a27e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3333b2f3b9046d064027ff27a11027d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad3333b2f3b9046d064027ff27a11027d">UART_UART_RBR_THR_DLL_REG_RBR_THR_DLL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad3333b2f3b9046d064027ff27a11027d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7253ea1b56b6406da0c39890f2271ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa7253ea1b56b6406da0c39890f2271ec">UART_UART_RBR_THR_DLL_REG_RBR_THR_DLL_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gaa7253ea1b56b6406da0c39890f2271ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eda6eac70a9ead967e2628015f07129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3eda6eac70a9ead967e2628015f07129">UART_UART_RFL_REG_UART_RECEIVE_FIFO_LEVEL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga3eda6eac70a9ead967e2628015f07129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa181222d32a2f602b8096051bffe233d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa181222d32a2f602b8096051bffe233d">UART_UART_RFL_REG_UART_RECEIVE_FIFO_LEVEL_Msk</a>&#160;&#160;&#160;(0x1fUL)</td></tr>
<tr class="separator:gaa181222d32a2f602b8096051bffe233d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284f346748a68206e8c52c936b4f6d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga284f346748a68206e8c52c936b4f6d1c">UART_UART_SBCR_REG_UART_SHADOW_BREAK_CONTROL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga284f346748a68206e8c52c936b4f6d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b917b9cc06446c1ece0524e5aa734b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf0b917b9cc06446c1ece0524e5aa734b">UART_UART_SBCR_REG_UART_SHADOW_BREAK_CONTROL_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gaf0b917b9cc06446c1ece0524e5aa734b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02bc934fab665972b6734f35e6ff91a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga02bc934fab665972b6734f35e6ff91a0">UART_UART_SCR_REG_UART_SCRATCH_PAD_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga02bc934fab665972b6734f35e6ff91a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe40ab64f8cc7239e6f244d84a78eaad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafe40ab64f8cc7239e6f244d84a78eaad">UART_UART_SCR_REG_UART_SCRATCH_PAD_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gafe40ab64f8cc7239e6f244d84a78eaad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f0dc460462827d519dc3407f8d52d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8f0dc460462827d519dc3407f8d52d33">UART_UART_SDMAM_REG_UART_SHADOW_DMA_MODE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga8f0dc460462827d519dc3407f8d52d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a2b22e4f6dc00668da7e210c84e5e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6a2b22e4f6dc00668da7e210c84e5e2c">UART_UART_SDMAM_REG_UART_SHADOW_DMA_MODE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga6a2b22e4f6dc00668da7e210c84e5e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b30607c9d711fbea8afcd03fc790b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8b30607c9d711fbea8afcd03fc790b88">UART_UART_SFE_REG_UART_SHADOW_FIFO_ENABLE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga8b30607c9d711fbea8afcd03fc790b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafac5aaf87c30d67677a473cbc2b79b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafac5aaf87c30d67677a473cbc2b79b94">UART_UART_SFE_REG_UART_SHADOW_FIFO_ENABLE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gafac5aaf87c30d67677a473cbc2b79b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d5b78e1db472b5da4d29b5a98c20c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae9d5b78e1db472b5da4d29b5a98c20c0">UART_UART_SRBR_STHR0_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gae9d5b78e1db472b5da4d29b5a98c20c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa403ea2175f8c759c9a179562fcd4d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa403ea2175f8c759c9a179562fcd4d93">UART_UART_SRBR_STHR0_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gaa403ea2175f8c759c9a179562fcd4d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33dae50db368a74759acbb4713a6aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac33dae50db368a74759acbb4713a6aa1">UART_UART_SRBR_STHR10_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac33dae50db368a74759acbb4713a6aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326738c5492dbfdf372aabbb16c2c5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga326738c5492dbfdf372aabbb16c2c5d8">UART_UART_SRBR_STHR10_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga326738c5492dbfdf372aabbb16c2c5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0af8b929338b60a7a2ac8de26006f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae0af8b929338b60a7a2ac8de26006f75">UART_UART_SRBR_STHR11_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gae0af8b929338b60a7a2ac8de26006f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc0934d4c1c7aa0a6cd517361b5ccf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3dc0934d4c1c7aa0a6cd517361b5ccf7">UART_UART_SRBR_STHR11_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga3dc0934d4c1c7aa0a6cd517361b5ccf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca149f5fe4582aee0fc1cc92c7d51026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaca149f5fe4582aee0fc1cc92c7d51026">UART_UART_SRBR_STHR12_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaca149f5fe4582aee0fc1cc92c7d51026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac81564fbfe1f2f5dee364ea731826686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac81564fbfe1f2f5dee364ea731826686">UART_UART_SRBR_STHR12_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gac81564fbfe1f2f5dee364ea731826686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d69f9efe1e36ef353568999e59b6275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6d69f9efe1e36ef353568999e59b6275">UART_UART_SRBR_STHR13_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga6d69f9efe1e36ef353568999e59b6275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58862a1439152d8107df5bf3b4f99a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga58862a1439152d8107df5bf3b4f99a99">UART_UART_SRBR_STHR13_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga58862a1439152d8107df5bf3b4f99a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c90eeae10af6af46f08a955e61d0c21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6c90eeae10af6af46f08a955e61d0c21">UART_UART_SRBR_STHR14_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga6c90eeae10af6af46f08a955e61d0c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadecfbaa59b6e293643e9307606fb8a49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadecfbaa59b6e293643e9307606fb8a49">UART_UART_SRBR_STHR14_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gadecfbaa59b6e293643e9307606fb8a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f1ac12d48228c00f3993dd6de863d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga02f1ac12d48228c00f3993dd6de863d3">UART_UART_SRBR_STHR15_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga02f1ac12d48228c00f3993dd6de863d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ede15ecc4cb660c283f14f9b172960c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1ede15ecc4cb660c283f14f9b172960c">UART_UART_SRBR_STHR15_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga1ede15ecc4cb660c283f14f9b172960c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d308f2e8e9b7e0934d132f19fb09eb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7d308f2e8e9b7e0934d132f19fb09eb4">UART_UART_SRBR_STHR1_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga7d308f2e8e9b7e0934d132f19fb09eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4b778f93af3c4a450720dd490eb903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaca4b778f93af3c4a450720dd490eb903">UART_UART_SRBR_STHR1_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gaca4b778f93af3c4a450720dd490eb903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8109fa13c6ccefc90e60e9df69e17c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadb8109fa13c6ccefc90e60e9df69e17c">UART_UART_SRBR_STHR2_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gadb8109fa13c6ccefc90e60e9df69e17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7f3457465df28824c58dd791ef286c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa7f3457465df28824c58dd791ef286c4">UART_UART_SRBR_STHR2_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gaa7f3457465df28824c58dd791ef286c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72979585bb7d705912f5f67d3ae12ace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga72979585bb7d705912f5f67d3ae12ace">UART_UART_SRBR_STHR3_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga72979585bb7d705912f5f67d3ae12ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc09d048418c740538f9fc99dd296d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9cc09d048418c740538f9fc99dd296d0">UART_UART_SRBR_STHR3_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga9cc09d048418c740538f9fc99dd296d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71871abc689d49cbec91ad8e674b53b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf71871abc689d49cbec91ad8e674b53b">UART_UART_SRBR_STHR4_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaf71871abc689d49cbec91ad8e674b53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3fb120a31172cf05a3d1788676132c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4d3fb120a31172cf05a3d1788676132c">UART_UART_SRBR_STHR4_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga4d3fb120a31172cf05a3d1788676132c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a49a53ba975cc4da1cae40d004084c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4a49a53ba975cc4da1cae40d004084c9">UART_UART_SRBR_STHR5_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga4a49a53ba975cc4da1cae40d004084c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea10881c7cee1223f8835b43d7f3d10c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaea10881c7cee1223f8835b43d7f3d10c">UART_UART_SRBR_STHR5_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gaea10881c7cee1223f8835b43d7f3d10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecb57d5488231dc110037f4a63841085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaecb57d5488231dc110037f4a63841085">UART_UART_SRBR_STHR6_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaecb57d5488231dc110037f4a63841085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83921e3d639dab6c2e09deb490391d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga83921e3d639dab6c2e09deb490391d42">UART_UART_SRBR_STHR6_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga83921e3d639dab6c2e09deb490391d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35317cce43bd3973afe7a1c3df80ecfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga35317cce43bd3973afe7a1c3df80ecfc">UART_UART_SRBR_STHR7_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga35317cce43bd3973afe7a1c3df80ecfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga033f391a20385e7d7bfd42e6ff508677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga033f391a20385e7d7bfd42e6ff508677">UART_UART_SRBR_STHR7_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga033f391a20385e7d7bfd42e6ff508677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f59a9ce31b6d8b72e73761f2b0223d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7f59a9ce31b6d8b72e73761f2b0223d0">UART_UART_SRBR_STHR8_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga7f59a9ce31b6d8b72e73761f2b0223d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1c5e2fb07ac8191e8cd73d03e39aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3b1c5e2fb07ac8191e8cd73d03e39aa4">UART_UART_SRBR_STHR8_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga3b1c5e2fb07ac8191e8cd73d03e39aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa111d177d5878e440bba3f7a2d79579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafa111d177d5878e440bba3f7a2d79579">UART_UART_SRBR_STHR9_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gafa111d177d5878e440bba3f7a2d79579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ce901d532694e26d06ef65f5730722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae5ce901d532694e26d06ef65f5730722">UART_UART_SRBR_STHR9_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gae5ce901d532694e26d06ef65f5730722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d01d823300d898c565e8d04e19cd345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7d01d823300d898c565e8d04e19cd345">UART_UART_SRR_REG_UART_XFR_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga7d01d823300d898c565e8d04e19cd345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe8700099fece75fddf51a7fba695f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafe8700099fece75fddf51a7fba695f6b">UART_UART_SRR_REG_UART_XFR_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gafe8700099fece75fddf51a7fba695f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2f3a8e31e7d20f732e035210b59dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0e2f3a8e31e7d20f732e035210b59dd6">UART_UART_SRR_REG_UART_RFR_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga0e2f3a8e31e7d20f732e035210b59dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5056b9b82c363d2b79221fd1c13f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gada5056b9b82c363d2b79221fd1c13f6c">UART_UART_SRR_REG_UART_RFR_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gada5056b9b82c363d2b79221fd1c13f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91c44a74dfc42691bde1a329dfb422a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga91c44a74dfc42691bde1a329dfb422a4">UART_UART_SRR_REG_UART_UR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga91c44a74dfc42691bde1a329dfb422a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14411ce1640d21748524f5617d2f0ad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga14411ce1640d21748524f5617d2f0ad4">UART_UART_SRR_REG_UART_UR_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga14411ce1640d21748524f5617d2f0ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b87fd218165265532f88d00ed1baf98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9b87fd218165265532f88d00ed1baf98">UART_UART_SRT_REG_UART_SHADOW_RCVR_TRIGGER_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga9b87fd218165265532f88d00ed1baf98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga063a6fa8445e34aa678d05238701279c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga063a6fa8445e34aa678d05238701279c">UART_UART_SRT_REG_UART_SHADOW_RCVR_TRIGGER_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga063a6fa8445e34aa678d05238701279c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be4d2757f3b99f0244c822cdf6bc9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9be4d2757f3b99f0244c822cdf6bc9c7">UART_UART_STET_REG_UART_SHADOW_TX_EMPTY_TRIGGER_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga9be4d2757f3b99f0244c822cdf6bc9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284512bba70815a0ba964a07639b99c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga284512bba70815a0ba964a07639b99c5">UART_UART_STET_REG_UART_SHADOW_TX_EMPTY_TRIGGER_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga284512bba70815a0ba964a07639b99c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2064ecce67488e044123e5d83a29cd62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2064ecce67488e044123e5d83a29cd62">UART_UART_TFL_REG_UART_TRANSMIT_FIFO_LEVEL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga2064ecce67488e044123e5d83a29cd62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb12a522d258f53e14543f38edd4321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5eb12a522d258f53e14543f38edd4321">UART_UART_TFL_REG_UART_TRANSMIT_FIFO_LEVEL_Msk</a>&#160;&#160;&#160;(0x1fUL)</td></tr>
<tr class="separator:ga5eb12a522d258f53e14543f38edd4321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1db4908de026292be5db604e0eaa7d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa1db4908de026292be5db604e0eaa7d0">UART_UART_UCV_REG_UART_UCV_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaa1db4908de026292be5db604e0eaa7d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106be663d6128117010c8fdb7c6c96b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga106be663d6128117010c8fdb7c6c96b8">UART_UART_UCV_REG_UART_UCV_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga106be663d6128117010c8fdb7c6c96b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db314fcd3bd4ccc60d774b7b9d86c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5db314fcd3bd4ccc60d774b7b9d86c6a">UART_UART_USR_REG_UART_RFF_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga5db314fcd3bd4ccc60d774b7b9d86c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga475892638fd3faf17f012680f2e03c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga475892638fd3faf17f012680f2e03c4d">UART_UART_USR_REG_UART_RFF_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga475892638fd3faf17f012680f2e03c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3566c821d6a1f5a8a193e55a3c50b1cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3566c821d6a1f5a8a193e55a3c50b1cc">UART_UART_USR_REG_UART_RFNE_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga3566c821d6a1f5a8a193e55a3c50b1cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga561a7e5860f5aa7186a7c6274a4bdab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga561a7e5860f5aa7186a7c6274a4bdab4">UART_UART_USR_REG_UART_RFNE_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga561a7e5860f5aa7186a7c6274a4bdab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1408371ae07cff911ff8536e863ddc90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1408371ae07cff911ff8536e863ddc90">UART_UART_USR_REG_UART_TFE_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga1408371ae07cff911ff8536e863ddc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa2dd302a6f47af1f63bfcf8c7808dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeaa2dd302a6f47af1f63bfcf8c7808dd">UART_UART_USR_REG_UART_TFE_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gaeaa2dd302a6f47af1f63bfcf8c7808dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dd293d0335e87346699d8a3fb2b226c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8dd293d0335e87346699d8a3fb2b226c">UART_UART_USR_REG_UART_TFNF_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga8dd293d0335e87346699d8a3fb2b226c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb811fccb7290fc71446695b53333991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaeb811fccb7290fc71446695b53333991">UART_UART_USR_REG_UART_TFNF_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gaeb811fccb7290fc71446695b53333991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafefde09e07b805b1515255adca70fa32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafefde09e07b805b1515255adca70fa32">UART_UART_USR_REG_UART_BUSY_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gafefde09e07b805b1515255adca70fa32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34222bc6ab8e41194663d25d07060b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga34222bc6ab8e41194663d25d07060b78">UART_UART_USR_REG_UART_BUSY_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga34222bc6ab8e41194663d25d07060b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad373621fc1de4f41543d5afd6e217651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad373621fc1de4f41543d5afd6e217651">UART2_UART2_CONFIG_REG_ISO7816_SCRATCH_PAD_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:gad373621fc1de4f41543d5afd6e217651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1497981a08723d221446dfa28cd64952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1497981a08723d221446dfa28cd64952">UART2_UART2_CONFIG_REG_ISO7816_SCRATCH_PAD_Msk</a>&#160;&#160;&#160;(0xf8UL)</td></tr>
<tr class="separator:ga1497981a08723d221446dfa28cd64952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7442e5750195bb99f0012bdf3baa1db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad7442e5750195bb99f0012bdf3baa1db">UART2_UART2_CONFIG_REG_ISO7816_ENABLE_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gad7442e5750195bb99f0012bdf3baa1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddfd84fc53caf771a41a21541a994a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaddfd84fc53caf771a41a21541a994a8d">UART2_UART2_CONFIG_REG_ISO7816_ENABLE_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gaddfd84fc53caf771a41a21541a994a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675079fffd1e5b4a4b0280caaac73b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga675079fffd1e5b4a4b0280caaac73b19">UART2_UART2_CONFIG_REG_ISO7816_ERR_SIG_EN_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga675079fffd1e5b4a4b0280caaac73b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84bc05341482f8a107d4326bb1456f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga84bc05341482f8a107d4326bb1456f61">UART2_UART2_CONFIG_REG_ISO7816_ERR_SIG_EN_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga84bc05341482f8a107d4326bb1456f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60432872793e938e643a53b53b27fa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga60432872793e938e643a53b53b27fa9d">UART2_UART2_CONFIG_REG_ISO7816_CONVENTION_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga60432872793e938e643a53b53b27fa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3fd2122dd0fd58e089937139887df14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac3fd2122dd0fd58e089937139887df14">UART2_UART2_CONFIG_REG_ISO7816_CONVENTION_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gac3fd2122dd0fd58e089937139887df14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ea729acd9e6f9c63e3d530587d801e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga16ea729acd9e6f9c63e3d530587d801e">UART2_UART2_CTRL_REG_ISO7816_AUTO_GT_Pos</a>&#160;&#160;&#160;(11UL)</td></tr>
<tr class="separator:ga16ea729acd9e6f9c63e3d530587d801e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c242a889d5a7fd1f2d21e0365c16a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2c242a889d5a7fd1f2d21e0365c16a27">UART2_UART2_CTRL_REG_ISO7816_AUTO_GT_Msk</a>&#160;&#160;&#160;(0x800UL)</td></tr>
<tr class="separator:ga2c242a889d5a7fd1f2d21e0365c16a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae86a351fe1a30ef03af2a8cce0371e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaae86a351fe1a30ef03af2a8cce0371e1">UART2_UART2_CTRL_REG_ISO7816_ERR_TX_VALUE_IRQMASK_Pos</a>&#160;&#160;&#160;(10UL)</td></tr>
<tr class="separator:gaae86a351fe1a30ef03af2a8cce0371e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a8df00fc8d5da2f4196d7d09a660c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6a8df00fc8d5da2f4196d7d09a660c05">UART2_UART2_CTRL_REG_ISO7816_ERR_TX_VALUE_IRQMASK_Msk</a>&#160;&#160;&#160;(0x400UL)</td></tr>
<tr class="separator:ga6a8df00fc8d5da2f4196d7d09a660c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca65c1d57d5c34e54b8a7abca43b617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6ca65c1d57d5c34e54b8a7abca43b617">UART2_UART2_CTRL_REG_ISO7816_ERR_TX_TIME_IRQMASK_Pos</a>&#160;&#160;&#160;(9UL)</td></tr>
<tr class="separator:ga6ca65c1d57d5c34e54b8a7abca43b617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d48a16691d295e945f4091f3953646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa6d48a16691d295e945f4091f3953646">UART2_UART2_CTRL_REG_ISO7816_ERR_TX_TIME_IRQMASK_Msk</a>&#160;&#160;&#160;(0x200UL)</td></tr>
<tr class="separator:gaa6d48a16691d295e945f4091f3953646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63d6a3cccf217f83d5cf6956b9231822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga63d6a3cccf217f83d5cf6956b9231822">UART2_UART2_CTRL_REG_ISO7816_TIM_EXPIRED_IRQMASK_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga63d6a3cccf217f83d5cf6956b9231822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0820f9931567f57be9cba336793a24bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0820f9931567f57be9cba336793a24bf">UART2_UART2_CTRL_REG_ISO7816_TIM_EXPIRED_IRQMASK_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga0820f9931567f57be9cba336793a24bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb6cb2a4c4e4a0f739d98579249edede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafb6cb2a4c4e4a0f739d98579249edede">UART2_UART2_CTRL_REG_ISO7816_CLK_STATUS_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:gafb6cb2a4c4e4a0f739d98579249edede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2189b3f137305e0ae29e5cce47860184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2189b3f137305e0ae29e5cce47860184">UART2_UART2_CTRL_REG_ISO7816_CLK_STATUS_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga2189b3f137305e0ae29e5cce47860184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga346053030a700c32f2b92931c48bee8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga346053030a700c32f2b92931c48bee8f">UART2_UART2_CTRL_REG_ISO7816_CLK_LEVEL_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga346053030a700c32f2b92931c48bee8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac10481c2203ab5d9c59f3edd9f570cd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac10481c2203ab5d9c59f3edd9f570cd9">UART2_UART2_CTRL_REG_ISO7816_CLK_LEVEL_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:gac10481c2203ab5d9c59f3edd9f570cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3d10a0a684a5b285e1e8713d257fce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3f3d10a0a684a5b285e1e8713d257fce">UART2_UART2_CTRL_REG_ISO7816_CLK_EN_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga3f3d10a0a684a5b285e1e8713d257fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d60c389064ee4543d7a1a66bae42e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga01d60c389064ee4543d7a1a66bae42e7">UART2_UART2_CTRL_REG_ISO7816_CLK_EN_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga01d60c389064ee4543d7a1a66bae42e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42122006848d31bd118e858e44471d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga42122006848d31bd118e858e44471d51">UART2_UART2_CTRL_REG_ISO7816_CLK_DIV_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga42122006848d31bd118e858e44471d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf21574dadf5f3153102d48185d70f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaecf21574dadf5f3153102d48185d70f3">UART2_UART2_CTRL_REG_ISO7816_CLK_DIV_Msk</a>&#160;&#160;&#160;(0x1fUL)</td></tr>
<tr class="separator:gaecf21574dadf5f3153102d48185d70f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedee61e096fd5af8af9681accb8c830d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaedee61e096fd5af8af9681accb8c830d">UART2_UART2_CTR_REG_UART_CTR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaedee61e096fd5af8af9681accb8c830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga513b90bd3d19ffcbeade8066cf39d3f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga513b90bd3d19ffcbeade8066cf39d3f6">UART2_UART2_CTR_REG_UART_CTR_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga513b90bd3d19ffcbeade8066cf39d3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga755b24af1dc912572b6035858894d50c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga755b24af1dc912572b6035858894d50c">UART2_UART2_DLF_REG_UART_DLF_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga755b24af1dc912572b6035858894d50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a8ff8f0baee0d23c7630a6734c6f93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf2a8ff8f0baee0d23c7630a6734c6f93">UART2_UART2_DLF_REG_UART_DLF_Msk</a>&#160;&#160;&#160;(0xfUL)</td></tr>
<tr class="separator:gaf2a8ff8f0baee0d23c7630a6734c6f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e7e918dd7cddfaddfc844e60b32819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga33e7e918dd7cddfaddfc844e60b32819">UART2_UART2_DMASA_REG_UART_DMASA_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga33e7e918dd7cddfaddfc844e60b32819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d45a59b80793f493657ddcc8cee94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga31d45a59b80793f493657ddcc8cee94d">UART2_UART2_DMASA_REG_UART_DMASA_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga31d45a59b80793f493657ddcc8cee94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fdf98da7c696e28f38ffc7f27e521ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3fdf98da7c696e28f38ffc7f27e521ae">UART2_UART2_ERR_CTRL_REG_ISO7816_ERR_PULSE_WIDTH_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga3fdf98da7c696e28f38ffc7f27e521ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac77e0fda738d5ab72f7f61bb923c141a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac77e0fda738d5ab72f7f61bb923c141a">UART2_UART2_ERR_CTRL_REG_ISO7816_ERR_PULSE_WIDTH_Msk</a>&#160;&#160;&#160;(0x1f0UL)</td></tr>
<tr class="separator:gac77e0fda738d5ab72f7f61bb923c141a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0668ed2e3ac5d5dc6ae5372da63a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7e0668ed2e3ac5d5dc6ae5372da63a01">UART2_UART2_ERR_CTRL_REG_ISO7816_ERR_PULSE_OFFSET_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga7e0668ed2e3ac5d5dc6ae5372da63a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872afacd9ee3feb313e09453f9592789"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga872afacd9ee3feb313e09453f9592789">UART2_UART2_ERR_CTRL_REG_ISO7816_ERR_PULSE_OFFSET_Msk</a>&#160;&#160;&#160;(0xfUL)</td></tr>
<tr class="separator:ga872afacd9ee3feb313e09453f9592789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e00873d57a38949236e37f665b5251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga00e00873d57a38949236e37f665b5251">UART2_UART2_HTX_REG_UART_HALT_TX_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga00e00873d57a38949236e37f665b5251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab793818350cfd10189be42e9eb0c246c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab793818350cfd10189be42e9eb0c246c">UART2_UART2_HTX_REG_UART_HALT_TX_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gab793818350cfd10189be42e9eb0c246c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe110c8c87d5082e9ba7023a2837d6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3fe110c8c87d5082e9ba7023a2837d6e">UART2_UART2_IER_DLH_REG_PTIME_DLH7_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga3fe110c8c87d5082e9ba7023a2837d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a09f94d2720b6eead44bd73e1a664be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3a09f94d2720b6eead44bd73e1a664be">UART2_UART2_IER_DLH_REG_PTIME_DLH7_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga3a09f94d2720b6eead44bd73e1a664be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77efceffa844411d70d0fa6be861a769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga77efceffa844411d70d0fa6be861a769">UART2_UART2_IER_DLH_REG_DLH6_5_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga77efceffa844411d70d0fa6be861a769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80790bfb9bf5a1bd9122cd23581e11d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad80790bfb9bf5a1bd9122cd23581e11d">UART2_UART2_IER_DLH_REG_DLH6_5_Msk</a>&#160;&#160;&#160;(0x60UL)</td></tr>
<tr class="separator:gad80790bfb9bf5a1bd9122cd23581e11d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2ac2b6f454259ad076da342b8c9426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9c2ac2b6f454259ad076da342b8c9426">UART2_UART2_IER_DLH_REG_ELCOLR_DLH4_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga9c2ac2b6f454259ad076da342b8c9426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56b8de9281207b58c8ebad0a23e39619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga56b8de9281207b58c8ebad0a23e39619">UART2_UART2_IER_DLH_REG_ELCOLR_DLH4_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga56b8de9281207b58c8ebad0a23e39619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d78960ce81e04377046c2850fd785de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2d78960ce81e04377046c2850fd785de">UART2_UART2_IER_DLH_REG_EDSSI_DLH3_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga2d78960ce81e04377046c2850fd785de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e56a912ba651b24ef5c9451d273a39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga55e56a912ba651b24ef5c9451d273a39">UART2_UART2_IER_DLH_REG_EDSSI_DLH3_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga55e56a912ba651b24ef5c9451d273a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337d87d6ed2a5529d3b46cc7174c3fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga337d87d6ed2a5529d3b46cc7174c3fbb">UART2_UART2_IER_DLH_REG_ELSI_DLH2_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga337d87d6ed2a5529d3b46cc7174c3fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd970c2ff38d6235e3e5ffd174be5bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadd970c2ff38d6235e3e5ffd174be5bd8">UART2_UART2_IER_DLH_REG_ELSI_DLH2_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gadd970c2ff38d6235e3e5ffd174be5bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5ecfe81fb014ee1938dc4676c66f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9a5ecfe81fb014ee1938dc4676c66f8a">UART2_UART2_IER_DLH_REG_ETBEI_DLH1_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga9a5ecfe81fb014ee1938dc4676c66f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908d5a47b96ef44d25ffef0dffbcc65d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga908d5a47b96ef44d25ffef0dffbcc65d">UART2_UART2_IER_DLH_REG_ETBEI_DLH1_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga908d5a47b96ef44d25ffef0dffbcc65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4bcd21f3782fd763979f4650008a20f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad4bcd21f3782fd763979f4650008a20f">UART2_UART2_IER_DLH_REG_ERBFI_DLH0_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad4bcd21f3782fd763979f4650008a20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb3d75d5e176abf960520a4338814d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5bb3d75d5e176abf960520a4338814d6">UART2_UART2_IER_DLH_REG_ERBFI_DLH0_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga5bb3d75d5e176abf960520a4338814d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b64f25970f7132e94d3ab3d73f0973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf6b64f25970f7132e94d3ab3d73f0973">UART2_UART2_IIR_FCR_REG_IIR_FCR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaf6b64f25970f7132e94d3ab3d73f0973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8e792320cf7fd764f437b7888140bbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae8e792320cf7fd764f437b7888140bbc">UART2_UART2_IIR_FCR_REG_IIR_FCR_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gae8e792320cf7fd764f437b7888140bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51cce19914dd56a29c9d4918cb9f89b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga51cce19914dd56a29c9d4918cb9f89b6">UART2_UART2_IRQ_STATUS_REG_ISO7816_ERR_TX_VALUE_IRQ_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga51cce19914dd56a29c9d4918cb9f89b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2bc7e1ce418ab5ac1102ca5203ae23d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad2bc7e1ce418ab5ac1102ca5203ae23d">UART2_UART2_IRQ_STATUS_REG_ISO7816_ERR_TX_VALUE_IRQ_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gad2bc7e1ce418ab5ac1102ca5203ae23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f478e293bef6af3019b5852ea0766ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7f478e293bef6af3019b5852ea0766ee">UART2_UART2_IRQ_STATUS_REG_ISO7816_ERR_TX_TIME_IRQ_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:ga7f478e293bef6af3019b5852ea0766ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d727085f2c8f002062c64bfdc3daafe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7d727085f2c8f002062c64bfdc3daafe">UART2_UART2_IRQ_STATUS_REG_ISO7816_ERR_TX_TIME_IRQ_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga7d727085f2c8f002062c64bfdc3daafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6d392245f331d997a8b4e5c3fcd38a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9e6d392245f331d997a8b4e5c3fcd38a">UART2_UART2_IRQ_STATUS_REG_ISO7816_TIM_EXPIRED_IRQ_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga9e6d392245f331d997a8b4e5c3fcd38a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f51b33ad28dfb9e01805157c2e916a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1f51b33ad28dfb9e01805157c2e916a4">UART2_UART2_IRQ_STATUS_REG_ISO7816_TIM_EXPIRED_IRQ_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga1f51b33ad28dfb9e01805157c2e916a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc6cc6a4042dee97533e026d470ba92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4dc6cc6a4042dee97533e026d470ba92">UART2_UART2_LCR_EXT_UART_TRANSMIT_MODE_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga4dc6cc6a4042dee97533e026d470ba92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae28d9b79b1f4c8c53ac93022d7e175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadae28d9b79b1f4c8c53ac93022d7e175">UART2_UART2_LCR_EXT_UART_TRANSMIT_MODE_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gadae28d9b79b1f4c8c53ac93022d7e175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fecf91d83c3e8e9741ddbe8a075368b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0fecf91d83c3e8e9741ddbe8a075368b">UART2_UART2_LCR_EXT_UART_SEND_ADDR_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga0fecf91d83c3e8e9741ddbe8a075368b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga576cebc0e1672decec99820559cf471f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga576cebc0e1672decec99820559cf471f">UART2_UART2_LCR_EXT_UART_SEND_ADDR_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga576cebc0e1672decec99820559cf471f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf209f3e6609870c9871e38b640e5a2e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf209f3e6609870c9871e38b640e5a2e3">UART2_UART2_LCR_EXT_UART_ADDR_MATCH_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gaf209f3e6609870c9871e38b640e5a2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4360a3f588bc7ecdda20d08036270a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafb4360a3f588bc7ecdda20d08036270a">UART2_UART2_LCR_EXT_UART_ADDR_MATCH_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gafb4360a3f588bc7ecdda20d08036270a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc53f6013a40f11011450867f87ec121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gacc53f6013a40f11011450867f87ec121">UART2_UART2_LCR_EXT_UART_DLS_E_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gacc53f6013a40f11011450867f87ec121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7090216fce8c80012ac12c5200e6b4b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7090216fce8c80012ac12c5200e6b4b8">UART2_UART2_LCR_EXT_UART_DLS_E_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga7090216fce8c80012ac12c5200e6b4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dd4901d360c9190b8986bb76d3678e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1dd4901d360c9190b8986bb76d3678e2">UART2_UART2_LCR_REG_UART_DLAB_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga1dd4901d360c9190b8986bb76d3678e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga705ac48bd472b66c9bba4e1eaddc6354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga705ac48bd472b66c9bba4e1eaddc6354">UART2_UART2_LCR_REG_UART_DLAB_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga705ac48bd472b66c9bba4e1eaddc6354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa372f27fd47f649f27cb6d0bb5b08d7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa372f27fd47f649f27cb6d0bb5b08d7f">UART2_UART2_LCR_REG_UART_BC_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gaa372f27fd47f649f27cb6d0bb5b08d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9697b03ba0c986d39dfabc1cc6d8c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac9697b03ba0c986d39dfabc1cc6d8c14">UART2_UART2_LCR_REG_UART_BC_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:gac9697b03ba0c986d39dfabc1cc6d8c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c1b00c4fca45236eead00509022652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga48c1b00c4fca45236eead00509022652">UART2_UART2_LCR_REG_UART_SP_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga48c1b00c4fca45236eead00509022652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da84f617b9d8e0de11898dd38aa2572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1da84f617b9d8e0de11898dd38aa2572">UART2_UART2_LCR_REG_UART_SP_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:ga1da84f617b9d8e0de11898dd38aa2572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b24615f259c37016506710e8de7b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga86b24615f259c37016506710e8de7b1d">UART2_UART2_LCR_REG_UART_EPS_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga86b24615f259c37016506710e8de7b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4a32dd665351720cf3d4348b5847cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3c4a32dd665351720cf3d4348b5847cc">UART2_UART2_LCR_REG_UART_EPS_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga3c4a32dd665351720cf3d4348b5847cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe957715917f635c047a38a8a97079d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5fe957715917f635c047a38a8a97079d">UART2_UART2_LCR_REG_UART_PEN_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga5fe957715917f635c047a38a8a97079d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc42d636e63a51cc3264bed702ccab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabcc42d636e63a51cc3264bed702ccab3">UART2_UART2_LCR_REG_UART_PEN_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gabcc42d636e63a51cc3264bed702ccab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a67053dccf97e3ab0828e779a6240f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga02a67053dccf97e3ab0828e779a6240f">UART2_UART2_LCR_REG_UART_STOP_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga02a67053dccf97e3ab0828e779a6240f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ffb9d24ed0ac0f1eca1ef01afd9ea57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2ffb9d24ed0ac0f1eca1ef01afd9ea57">UART2_UART2_LCR_REG_UART_STOP_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:ga2ffb9d24ed0ac0f1eca1ef01afd9ea57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e6570404db5b6b47cd604d32d7238e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga41e6570404db5b6b47cd604d32d7238e">UART2_UART2_LCR_REG_UART_DLS_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga41e6570404db5b6b47cd604d32d7238e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dc8d0d1179f2ff9c93fa1e570702a7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5dc8d0d1179f2ff9c93fa1e570702a7a">UART2_UART2_LCR_REG_UART_DLS_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga5dc8d0d1179f2ff9c93fa1e570702a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40b8c210db4cf4cfcc2aca72f879450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab40b8c210db4cf4cfcc2aca72f879450">UART2_UART2_LSR_REG_UART_ADDR_RCVD_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:gab40b8c210db4cf4cfcc2aca72f879450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e48c8eac61a951d58067a4841abcf47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1e48c8eac61a951d58067a4841abcf47">UART2_UART2_LSR_REG_UART_ADDR_RCVD_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga1e48c8eac61a951d58067a4841abcf47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb189f32ae3ffbe211daf4d5c7aef36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9fb189f32ae3ffbe211daf4d5c7aef36">UART2_UART2_LSR_REG_UART_RFE_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga9fb189f32ae3ffbe211daf4d5c7aef36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6213426440d39b360a6c84aba7c0cbe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6213426440d39b360a6c84aba7c0cbe6">UART2_UART2_LSR_REG_UART_RFE_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga6213426440d39b360a6c84aba7c0cbe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e514496892e01dbd08bb162d373d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf0e514496892e01dbd08bb162d373d15">UART2_UART2_LSR_REG_UART_TEMT_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:gaf0e514496892e01dbd08bb162d373d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4826d93a153537331c4b22ce15181f45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga4826d93a153537331c4b22ce15181f45">UART2_UART2_LSR_REG_UART_TEMT_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga4826d93a153537331c4b22ce15181f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134c74ac056a394a999b82f29bb45454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga134c74ac056a394a999b82f29bb45454">UART2_UART2_LSR_REG_UART_THRE_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:ga134c74ac056a394a999b82f29bb45454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad91d457057bf7d6dbb954903cda22a91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad91d457057bf7d6dbb954903cda22a91">UART2_UART2_LSR_REG_UART_THRE_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gad91d457057bf7d6dbb954903cda22a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae7e295932eb0587eeb5a1bc6172bd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafae7e295932eb0587eeb5a1bc6172bd7">UART2_UART2_LSR_REG_UART_BI_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gafae7e295932eb0587eeb5a1bc6172bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27027f1c9d0dd08732f6ffd0c32dace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac27027f1c9d0dd08732f6ffd0c32dace">UART2_UART2_LSR_REG_UART_BI_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:gac27027f1c9d0dd08732f6ffd0c32dace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c3d243ef0b765c80b90c12519378a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1c3d243ef0b765c80b90c12519378a3f">UART2_UART2_LSR_REG_UART_FE_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga1c3d243ef0b765c80b90c12519378a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4595eed4e23267402feeb30c8de435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaad4595eed4e23267402feeb30c8de435">UART2_UART2_LSR_REG_UART_FE_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:gaad4595eed4e23267402feeb30c8de435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf393027bf9eaefefdd2d5c85d08b93de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf393027bf9eaefefdd2d5c85d08b93de">UART2_UART2_LSR_REG_UART_PE_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:gaf393027bf9eaefefdd2d5c85d08b93de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f33626174bf51f04c79fefc5914f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa6f33626174bf51f04c79fefc5914f86">UART2_UART2_LSR_REG_UART_PE_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gaa6f33626174bf51f04c79fefc5914f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86cdd58ab6263a3f863b09419524cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa86cdd58ab6263a3f863b09419524cdf">UART2_UART2_LSR_REG_UART_OE_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gaa86cdd58ab6263a3f863b09419524cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf72ff5fa11ea653d84a420775681cd5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf72ff5fa11ea653d84a420775681cd5d">UART2_UART2_LSR_REG_UART_OE_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gaf72ff5fa11ea653d84a420775681cd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec65131e6a0cfa88a73d21d6f196be04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaec65131e6a0cfa88a73d21d6f196be04">UART2_UART2_LSR_REG_UART_DR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaec65131e6a0cfa88a73d21d6f196be04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33a080ced0013836500c613e82eddce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac33a080ced0013836500c613e82eddce">UART2_UART2_LSR_REG_UART_DR_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gac33a080ced0013836500c613e82eddce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7c0da3eeeca42bcce48106f889def0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf7c0da3eeeca42bcce48106f889def0e">UART2_UART2_MCR_REG_UART_AFCE_Pos</a>&#160;&#160;&#160;(5UL)</td></tr>
<tr class="separator:gaf7c0da3eeeca42bcce48106f889def0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab78b9ba3a379e786b96e90cc348993a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab78b9ba3a379e786b96e90cc348993a5">UART2_UART2_MCR_REG_UART_AFCE_Msk</a>&#160;&#160;&#160;(0x20UL)</td></tr>
<tr class="separator:gab78b9ba3a379e786b96e90cc348993a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ab4adf5fdfe0edd6def2beb2fe8679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad6ab4adf5fdfe0edd6def2beb2fe8679">UART2_UART2_MCR_REG_UART_LB_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gad6ab4adf5fdfe0edd6def2beb2fe8679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae13ed0801d9fc53367436a7cb4ad35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1ae13ed0801d9fc53367436a7cb4ad35">UART2_UART2_MCR_REG_UART_LB_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga1ae13ed0801d9fc53367436a7cb4ad35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad26d8447c3f349ea32fee1eadbb22dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad26d8447c3f349ea32fee1eadbb22dd6">UART2_UART2_MCR_REG_UART_RTS_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gad26d8447c3f349ea32fee1eadbb22dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2f863f873d4bf56816d9749975cb89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gada2f863f873d4bf56816d9749975cb89">UART2_UART2_MCR_REG_UART_RTS_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gada2f863f873d4bf56816d9749975cb89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab15e00d27ea8ad8e34be4aefa3a21391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab15e00d27ea8ad8e34be4aefa3a21391">UART2_UART2_MSR_REG_UART_CTS_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:gab15e00d27ea8ad8e34be4aefa3a21391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5acaa0698f68146f64677874c6720b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5acaa0698f68146f64677874c6720b57">UART2_UART2_MSR_REG_UART_CTS_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:ga5acaa0698f68146f64677874c6720b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e14c3503d74bcf084feaaa92263d843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1e14c3503d74bcf084feaaa92263d843">UART2_UART2_MSR_REG_UART_DCTS_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga1e14c3503d74bcf084feaaa92263d843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc6376460673fdc93d1f6e1829928fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3dc6376460673fdc93d1f6e1829928fc">UART2_UART2_MSR_REG_UART_DCTS_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga3dc6376460673fdc93d1f6e1829928fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5fdeb5680da2923a1bd73b6983e9b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7b5fdeb5680da2923a1bd73b6983e9b9">UART2_UART2_RAR_REG_UART_RAR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga7b5fdeb5680da2923a1bd73b6983e9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312b4a8e0eed6638b5b8b792c531fb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga312b4a8e0eed6638b5b8b792c531fb0d">UART2_UART2_RAR_REG_UART_RAR_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga312b4a8e0eed6638b5b8b792c531fb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga457a3fb6839307549c9fed0c997f49b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga457a3fb6839307549c9fed0c997f49b3">UART2_UART2_RBR_THR_DLL_REG_RBR_THR_9BIT_Pos</a>&#160;&#160;&#160;(8UL)</td></tr>
<tr class="separator:ga457a3fb6839307549c9fed0c997f49b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f707a12fc68e90d2d215b649f256cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga64f707a12fc68e90d2d215b649f256cf">UART2_UART2_RBR_THR_DLL_REG_RBR_THR_9BIT_Msk</a>&#160;&#160;&#160;(0x100UL)</td></tr>
<tr class="separator:ga64f707a12fc68e90d2d215b649f256cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fcd393c2ff91106558dc808b719f5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2fcd393c2ff91106558dc808b719f5ab">UART2_UART2_RBR_THR_DLL_REG_RBR_THR_DLL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga2fcd393c2ff91106558dc808b719f5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84602635f433473a812500d2fae848bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga84602635f433473a812500d2fae848bf">UART2_UART2_RBR_THR_DLL_REG_RBR_THR_DLL_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga84602635f433473a812500d2fae848bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d887c1a0931ca37ef2a534a4424f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga35d887c1a0931ca37ef2a534a4424f4e">UART2_UART2_RFL_REG_UART_RECEIVE_FIFO_LEVEL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga35d887c1a0931ca37ef2a534a4424f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebee9fe7dec8eb705d6e025ce1684239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaebee9fe7dec8eb705d6e025ce1684239">UART2_UART2_RFL_REG_UART_RECEIVE_FIFO_LEVEL_Msk</a>&#160;&#160;&#160;(0x1fUL)</td></tr>
<tr class="separator:gaebee9fe7dec8eb705d6e025ce1684239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee878018f997cbde12d04f69c826038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1ee878018f997cbde12d04f69c826038">UART2_UART2_SBCR_REG_UART_SHADOW_BREAK_CONTROL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga1ee878018f997cbde12d04f69c826038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2ae649a5ebcebc86c57a141ced0bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9c2ae649a5ebcebc86c57a141ced0bfe">UART2_UART2_SBCR_REG_UART_SHADOW_BREAK_CONTROL_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga9c2ae649a5ebcebc86c57a141ced0bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0837f58c8d6b1da4c3a7e2bf2652d45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0837f58c8d6b1da4c3a7e2bf2652d45d">UART2_UART2_SDMAM_REG_UART_SHADOW_DMA_MODE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga0837f58c8d6b1da4c3a7e2bf2652d45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98b76e6ea93de33fd1cd15f79088b748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga98b76e6ea93de33fd1cd15f79088b748">UART2_UART2_SDMAM_REG_UART_SHADOW_DMA_MODE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga98b76e6ea93de33fd1cd15f79088b748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e8a3d901ac50b874d92ef00e0393c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga97e8a3d901ac50b874d92ef00e0393c5">UART2_UART2_SFE_REG_UART_SHADOW_FIFO_ENABLE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga97e8a3d901ac50b874d92ef00e0393c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920b15ecd4a4c5a217bb49db5d9bf81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga920b15ecd4a4c5a217bb49db5d9bf81b">UART2_UART2_SFE_REG_UART_SHADOW_FIFO_ENABLE_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga920b15ecd4a4c5a217bb49db5d9bf81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03f3f19e06bf328ff89055ecd85d633a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga03f3f19e06bf328ff89055ecd85d633a">UART2_UART2_SRBR_STHR0_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga03f3f19e06bf328ff89055ecd85d633a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47cb71b4f8f787686114c7a4e7c6fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab47cb71b4f8f787686114c7a4e7c6fc8">UART2_UART2_SRBR_STHR0_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gab47cb71b4f8f787686114c7a4e7c6fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2647da32bd7561ee6480844edea63b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2647da32bd7561ee6480844edea63b07">UART2_UART2_SRBR_STHR10_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga2647da32bd7561ee6480844edea63b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22db381fc4e18b6c4a8b8e46371f7655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga22db381fc4e18b6c4a8b8e46371f7655">UART2_UART2_SRBR_STHR10_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga22db381fc4e18b6c4a8b8e46371f7655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cc151d3b695e9e6d34060254b425e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0cc151d3b695e9e6d34060254b425e3d">UART2_UART2_SRBR_STHR11_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga0cc151d3b695e9e6d34060254b425e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab9857c78376bb825d8efa2233ebe503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaab9857c78376bb825d8efa2233ebe503">UART2_UART2_SRBR_STHR11_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gaab9857c78376bb825d8efa2233ebe503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60ddb8448e4850d63ad5e274f897bbf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga60ddb8448e4850d63ad5e274f897bbf8">UART2_UART2_SRBR_STHR12_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga60ddb8448e4850d63ad5e274f897bbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04185364f6906d52e72589046902062f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga04185364f6906d52e72589046902062f">UART2_UART2_SRBR_STHR12_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga04185364f6906d52e72589046902062f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaad09fc60cac9d2cca41b093750bee3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaad09fc60cac9d2cca41b093750bee3c">UART2_UART2_SRBR_STHR13_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaaad09fc60cac9d2cca41b093750bee3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04a952ba22a3b555153b7c54cea1d292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga04a952ba22a3b555153b7c54cea1d292">UART2_UART2_SRBR_STHR13_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga04a952ba22a3b555153b7c54cea1d292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f88de66c1089d1f475b9fa6c624ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac5f88de66c1089d1f475b9fa6c624ed0">UART2_UART2_SRBR_STHR14_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gac5f88de66c1089d1f475b9fa6c624ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e997836e1f8763a8800f0cd7c375a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1e997836e1f8763a8800f0cd7c375a75">UART2_UART2_SRBR_STHR14_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga1e997836e1f8763a8800f0cd7c375a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d5544a5224f6e6300d1f7668113f45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad4d5544a5224f6e6300d1f7668113f45">UART2_UART2_SRBR_STHR15_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad4d5544a5224f6e6300d1f7668113f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59efa2a9a93991245b8688cf882d3114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga59efa2a9a93991245b8688cf882d3114">UART2_UART2_SRBR_STHR15_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga59efa2a9a93991245b8688cf882d3114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c5f54d810fc2b814fdceb9b44cafebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0c5f54d810fc2b814fdceb9b44cafebb">UART2_UART2_SRBR_STHR1_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga0c5f54d810fc2b814fdceb9b44cafebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa16a5b8ac2b8f157456cf6dd919d2714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa16a5b8ac2b8f157456cf6dd919d2714">UART2_UART2_SRBR_STHR1_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gaa16a5b8ac2b8f157456cf6dd919d2714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5bf03ad278716b8426e08c38fb811be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab5bf03ad278716b8426e08c38fb811be">UART2_UART2_SRBR_STHR2_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gab5bf03ad278716b8426e08c38fb811be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8814471d15e1a8b736bcdff6b5d424f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8814471d15e1a8b736bcdff6b5d424f9">UART2_UART2_SRBR_STHR2_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga8814471d15e1a8b736bcdff6b5d424f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga686f502191cbb522bcec6bfa5b9e67a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga686f502191cbb522bcec6bfa5b9e67a4">UART2_UART2_SRBR_STHR3_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga686f502191cbb522bcec6bfa5b9e67a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd0abd8a411fcf3f46bc450008f0b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafbd0abd8a411fcf3f46bc450008f0b1d">UART2_UART2_SRBR_STHR3_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gafbd0abd8a411fcf3f46bc450008f0b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3080ebaa9452500e233843dcf438e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab3080ebaa9452500e233843dcf438e22">UART2_UART2_SRBR_STHR4_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gab3080ebaa9452500e233843dcf438e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b5d9529ae7754f4424b3ad01bb7e71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8b5d9529ae7754f4424b3ad01bb7e71e">UART2_UART2_SRBR_STHR4_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga8b5d9529ae7754f4424b3ad01bb7e71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67729a91ddb9dd680849f04dd92be385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga67729a91ddb9dd680849f04dd92be385">UART2_UART2_SRBR_STHR5_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga67729a91ddb9dd680849f04dd92be385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafddd7aa8f3c5e1cecf8d76f29fdeafc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafddd7aa8f3c5e1cecf8d76f29fdeafc1">UART2_UART2_SRBR_STHR5_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gafddd7aa8f3c5e1cecf8d76f29fdeafc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd045e6396435d69863155b7caf5f77e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadd045e6396435d69863155b7caf5f77e">UART2_UART2_SRBR_STHR6_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gadd045e6396435d69863155b7caf5f77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceaa4d3b67c033d69003fd6aa7d4eb71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaceaa4d3b67c033d69003fd6aa7d4eb71">UART2_UART2_SRBR_STHR6_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gaceaa4d3b67c033d69003fd6aa7d4eb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace550f71761a7e418f863414b1283aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gace550f71761a7e418f863414b1283aa3">UART2_UART2_SRBR_STHR7_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gace550f71761a7e418f863414b1283aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fe913015fcb5eaccb810ff10ddad60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga95fe913015fcb5eaccb810ff10ddad60">UART2_UART2_SRBR_STHR7_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga95fe913015fcb5eaccb810ff10ddad60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29152113300d6deb8c042b9fb12d776c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga29152113300d6deb8c042b9fb12d776c">UART2_UART2_SRBR_STHR8_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga29152113300d6deb8c042b9fb12d776c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9209552d17100ba5d8e2440aadc66aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9209552d17100ba5d8e2440aadc66aa1">UART2_UART2_SRBR_STHR8_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga9209552d17100ba5d8e2440aadc66aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae20ff40cb807c2004007737b0c82bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaae20ff40cb807c2004007737b0c82bd1">UART2_UART2_SRBR_STHR9_REG_SRBR_STHRx_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaae20ff40cb807c2004007737b0c82bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ccdb37b6207ff5cf79f8005e7cb63a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa4ccdb37b6207ff5cf79f8005e7cb63a">UART2_UART2_SRBR_STHR9_REG_SRBR_STHRx_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:gaa4ccdb37b6207ff5cf79f8005e7cb63a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe57ac606f50acdeae974458e5fe905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9fe57ac606f50acdeae974458e5fe905">UART2_UART2_SRR_REG_UART_XFR_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga9fe57ac606f50acdeae974458e5fe905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf9b66c58e93729d1bbdb51503d3b3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaaf9b66c58e93729d1bbdb51503d3b3d9">UART2_UART2_SRR_REG_UART_XFR_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gaaf9b66c58e93729d1bbdb51503d3b3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac169ecf385146a522a41d8f2578cf4cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac169ecf385146a522a41d8f2578cf4cd">UART2_UART2_SRR_REG_UART_RFR_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gac169ecf385146a522a41d8f2578cf4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2142f5d1e54184dc5f5d3271f7b53e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga2142f5d1e54184dc5f5d3271f7b53e04">UART2_UART2_SRR_REG_UART_RFR_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:ga2142f5d1e54184dc5f5d3271f7b53e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f45a87a1500c6eeb61c40fc699249b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf6f45a87a1500c6eeb61c40fc699249b">UART2_UART2_SRR_REG_UART_UR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaf6f45a87a1500c6eeb61c40fc699249b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6a1bd4797c2fc008d3cb4fb399b667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0d6a1bd4797c2fc008d3cb4fb399b667">UART2_UART2_SRR_REG_UART_UR_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga0d6a1bd4797c2fc008d3cb4fb399b667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661bc8b2555c3a3b90742c4dfb4a4b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga661bc8b2555c3a3b90742c4dfb4a4b63">UART2_UART2_SRTS_REG_UART_SHADOW_REQUEST_TO_SEND_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga661bc8b2555c3a3b90742c4dfb4a4b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49cb1ebda9280f9a68a34cc33f33fd60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga49cb1ebda9280f9a68a34cc33f33fd60">UART2_UART2_SRTS_REG_UART_SHADOW_REQUEST_TO_SEND_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:ga49cb1ebda9280f9a68a34cc33f33fd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb01fd85c9a9541e3ef6d436a37bf2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaceb01fd85c9a9541e3ef6d436a37bf2c">UART2_UART2_SRT_REG_UART_SHADOW_RCVR_TRIGGER_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaceb01fd85c9a9541e3ef6d436a37bf2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f291882e90b9cdfea034e915c9f9ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga1f291882e90b9cdfea034e915c9f9ff4">UART2_UART2_SRT_REG_UART_SHADOW_RCVR_TRIGGER_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:ga1f291882e90b9cdfea034e915c9f9ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab7e2200281d908c7711bab6304c61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8ab7e2200281d908c7711bab6304c61d">UART2_UART2_STET_REG_UART_SHADOW_TX_EMPTY_TRIGGER_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga8ab7e2200281d908c7711bab6304c61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf969c4fc87efeb3775aa518d0be2a8c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf969c4fc87efeb3775aa518d0be2a8c3">UART2_UART2_STET_REG_UART_SHADOW_TX_EMPTY_TRIGGER_Msk</a>&#160;&#160;&#160;(0x3UL)</td></tr>
<tr class="separator:gaf969c4fc87efeb3775aa518d0be2a8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad45288640300636fd0b61aef5e6e3de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad45288640300636fd0b61aef5e6e3de9">UART2_UART2_TAR_REG_UART_TAR_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad45288640300636fd0b61aef5e6e3de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e17b8f7c9c6b2b84bf42b20c0be0291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3e17b8f7c9c6b2b84bf42b20c0be0291">UART2_UART2_TAR_REG_UART_TAR_Msk</a>&#160;&#160;&#160;(0xffUL)</td></tr>
<tr class="separator:ga3e17b8f7c9c6b2b84bf42b20c0be0291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae34af6a68ab9d28bc664e61f01b7cef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae34af6a68ab9d28bc664e61f01b7cef4">UART2_UART2_TFL_REG_UART_TRANSMIT_FIFO_LEVEL_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gae34af6a68ab9d28bc664e61f01b7cef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bdc922a0e1bdaa9c9319feea3a8dbed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6bdc922a0e1bdaa9c9319feea3a8dbed">UART2_UART2_TFL_REG_UART_TRANSMIT_FIFO_LEVEL_Msk</a>&#160;&#160;&#160;(0x1fUL)</td></tr>
<tr class="separator:ga6bdc922a0e1bdaa9c9319feea3a8dbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b186eb5ee6d4b68ffd2542da529859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga23b186eb5ee6d4b68ffd2542da529859">UART2_UART2_TIMER_REG_ISO7816_TIM_MODE_Pos</a>&#160;&#160;&#160;(17UL)</td></tr>
<tr class="separator:ga23b186eb5ee6d4b68ffd2542da529859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac66fe2c2e7a047c045e04b467a73d980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gac66fe2c2e7a047c045e04b467a73d980">UART2_UART2_TIMER_REG_ISO7816_TIM_MODE_Msk</a>&#160;&#160;&#160;(0x20000UL)</td></tr>
<tr class="separator:gac66fe2c2e7a047c045e04b467a73d980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b92ac0a1edc877f56b8f56977182efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3b92ac0a1edc877f56b8f56977182efa">UART2_UART2_TIMER_REG_ISO7816_TIM_EN_Pos</a>&#160;&#160;&#160;(16UL)</td></tr>
<tr class="separator:ga3b92ac0a1edc877f56b8f56977182efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d23e70f21dd601d5d80cc99fb3a7f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gae6d23e70f21dd601d5d80cc99fb3a7f1">UART2_UART2_TIMER_REG_ISO7816_TIM_EN_Msk</a>&#160;&#160;&#160;(0x10000UL)</td></tr>
<tr class="separator:gae6d23e70f21dd601d5d80cc99fb3a7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd1ca16729e806757559250fe9dae80a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gabd1ca16729e806757559250fe9dae80a">UART2_UART2_TIMER_REG_ISO7816_TIM_MAX_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gabd1ca16729e806757559250fe9dae80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb96b0819724465f11232073512dd2c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gadb96b0819724465f11232073512dd2c6">UART2_UART2_TIMER_REG_ISO7816_TIM_MAX_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gadb96b0819724465f11232073512dd2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16fe1a63d109bf10f345041791e6318f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga16fe1a63d109bf10f345041791e6318f">UART2_UART2_UCV_REG_UART_UCV_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga16fe1a63d109bf10f345041791e6318f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44576db7a9d8c8bd724cc2f6733d05de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga44576db7a9d8c8bd724cc2f6733d05de">UART2_UART2_UCV_REG_UART_UCV_Msk</a>&#160;&#160;&#160;(0xffffffffUL)</td></tr>
<tr class="separator:ga44576db7a9d8c8bd724cc2f6733d05de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e576a1199a5ca13a01dd43bd7ba34f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0e576a1199a5ca13a01dd43bd7ba34f9">UART2_UART2_USR_REG_UART_RFF_Pos</a>&#160;&#160;&#160;(4UL)</td></tr>
<tr class="separator:ga0e576a1199a5ca13a01dd43bd7ba34f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf647b2790947b0223410c16c4fd7ab88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf647b2790947b0223410c16c4fd7ab88">UART2_UART2_USR_REG_UART_RFF_Msk</a>&#160;&#160;&#160;(0x10UL)</td></tr>
<tr class="separator:gaf647b2790947b0223410c16c4fd7ab88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9985324cef901fae2f15eb3d7ced9854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9985324cef901fae2f15eb3d7ced9854">UART2_UART2_USR_REG_UART_RFNE_Pos</a>&#160;&#160;&#160;(3UL)</td></tr>
<tr class="separator:ga9985324cef901fae2f15eb3d7ced9854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be8612ad54b9cb52cc50fa2a9aa9822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga9be8612ad54b9cb52cc50fa2a9aa9822">UART2_UART2_USR_REG_UART_RFNE_Msk</a>&#160;&#160;&#160;(0x8UL)</td></tr>
<tr class="separator:ga9be8612ad54b9cb52cc50fa2a9aa9822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga200ef7622085803c96f6988226e474f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga200ef7622085803c96f6988226e474f3">UART2_UART2_USR_REG_UART_TFE_Pos</a>&#160;&#160;&#160;(2UL)</td></tr>
<tr class="separator:ga200ef7622085803c96f6988226e474f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd7cdcb13b7c116d4421c8fd3b42664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaffd7cdcb13b7c116d4421c8fd3b42664">UART2_UART2_USR_REG_UART_TFE_Msk</a>&#160;&#160;&#160;(0x4UL)</td></tr>
<tr class="separator:gaffd7cdcb13b7c116d4421c8fd3b42664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada92a45d822769fd29339b1f3a314497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gada92a45d822769fd29339b1f3a314497">UART2_UART2_USR_REG_UART_TFNF_Pos</a>&#160;&#160;&#160;(1UL)</td></tr>
<tr class="separator:gada92a45d822769fd29339b1f3a314497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab814fb685d3b73ac09dde29f32e210d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab814fb685d3b73ac09dde29f32e210d6">UART2_UART2_USR_REG_UART_TFNF_Msk</a>&#160;&#160;&#160;(0x2UL)</td></tr>
<tr class="separator:gab814fb685d3b73ac09dde29f32e210d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade75b87a884e2304b758c418e3875436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gade75b87a884e2304b758c418e3875436">UART2_UART2_USR_REG_UART_BUSY_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gade75b87a884e2304b758c418e3875436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46686f10bd00f5bcbde0bc8a30d9c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad46686f10bd00f5bcbde0bc8a30d9c9a">UART2_UART2_USR_REG_UART_BUSY_Msk</a>&#160;&#160;&#160;(0x1UL)</td></tr>
<tr class="separator:gad46686f10bd00f5bcbde0bc8a30d9c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafced850fe7235a40b04373490c19e81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafced850fe7235a40b04373490c19e81b">WAKEUP_WKUP_CLEAR_P0_REG_WKUP_CLEAR_P0_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gafced850fe7235a40b04373490c19e81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a47775099c6b65b4da0ce45d9505e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga91a47775099c6b65b4da0ce45d9505e4">WAKEUP_WKUP_CLEAR_P0_REG_WKUP_CLEAR_P0_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga91a47775099c6b65b4da0ce45d9505e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18771880ab20511d1dc40702c85a921c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga18771880ab20511d1dc40702c85a921c">WAKEUP_WKUP_CLEAR_P1_REG_WKUP_CLEAR_P1_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga18771880ab20511d1dc40702c85a921c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7f00b917d3475ea75292e29bb37729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafd7f00b917d3475ea75292e29bb37729">WAKEUP_WKUP_CLEAR_P1_REG_WKUP_CLEAR_P1_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gafd7f00b917d3475ea75292e29bb37729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300076911d19375c4dec747454d2f457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga300076911d19375c4dec747454d2f457">WAKEUP_WKUP_CTRL_REG_WKUP_ENABLE_IRQ_Pos</a>&#160;&#160;&#160;(7UL)</td></tr>
<tr class="separator:ga300076911d19375c4dec747454d2f457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe3e36707671e8894393ee806c99a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga0fe3e36707671e8894393ee806c99a61">WAKEUP_WKUP_CTRL_REG_WKUP_ENABLE_IRQ_Msk</a>&#160;&#160;&#160;(0x80UL)</td></tr>
<tr class="separator:ga0fe3e36707671e8894393ee806c99a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303ba5641d7f2588b87585489c9b80bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga303ba5641d7f2588b87585489c9b80bd">WAKEUP_WKUP_CTRL_REG_WKUP_SFT_KEYHIT_Pos</a>&#160;&#160;&#160;(6UL)</td></tr>
<tr class="separator:ga303ba5641d7f2588b87585489c9b80bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587840af7d585e373d9383214ea08af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga587840af7d585e373d9383214ea08af9">WAKEUP_WKUP_CTRL_REG_WKUP_SFT_KEYHIT_Msk</a>&#160;&#160;&#160;(0x40UL)</td></tr>
<tr class="separator:ga587840af7d585e373d9383214ea08af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe6d384a4f51193e9ab5a6c51f3369f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaafe6d384a4f51193e9ab5a6c51f3369f">WAKEUP_WKUP_CTRL_REG_WKUP_DEB_VALUE_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaafe6d384a4f51193e9ab5a6c51f3369f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca194e9017602e53facb3df675f08bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaca194e9017602e53facb3df675f08bf0">WAKEUP_WKUP_CTRL_REG_WKUP_DEB_VALUE_Msk</a>&#160;&#160;&#160;(0x3fUL)</td></tr>
<tr class="separator:gaca194e9017602e53facb3df675f08bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga540e89ec8fa22f6b7012a14354df133a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga540e89ec8fa22f6b7012a14354df133a">WAKEUP_WKUP_POL_P0_REG_WKUP_POL_P0_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga540e89ec8fa22f6b7012a14354df133a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f9206076f3cbcaab5d02d44adf8aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga95f9206076f3cbcaab5d02d44adf8aa1">WAKEUP_WKUP_POL_P0_REG_WKUP_POL_P0_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga95f9206076f3cbcaab5d02d44adf8aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8992687d529ab25b00e87b1abdbdda2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gad8992687d529ab25b00e87b1abdbdda2">WAKEUP_WKUP_POL_P1_REG_WKUP_POL_P1_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gad8992687d529ab25b00e87b1abdbdda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35af97e22df3ad5a45ffcfc4c37d2366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga35af97e22df3ad5a45ffcfc4c37d2366">WAKEUP_WKUP_POL_P1_REG_WKUP_POL_P1_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga35af97e22df3ad5a45ffcfc4c37d2366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41aef29543ab68e42cb436f2179d83f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gab41aef29543ab68e42cb436f2179d83f">WAKEUP_WKUP_RESET_IRQ_REG_WKUP_IRQ_RST_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gab41aef29543ab68e42cb436f2179d83f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa057f13fd5674f3ede156a64c7dd825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gafa057f13fd5674f3ede156a64c7dd825">WAKEUP_WKUP_RESET_IRQ_REG_WKUP_IRQ_RST_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gafa057f13fd5674f3ede156a64c7dd825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa76445fd2f1876c21e944a478f13f476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa76445fd2f1876c21e944a478f13f476">WAKEUP_WKUP_SEL1_GPIO_P0_REG_WKUP_SEL1_GPIO_P0_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaa76445fd2f1876c21e944a478f13f476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b3e3bb43a3b26c5e490dc7614029c46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga8b3e3bb43a3b26c5e490dc7614029c46">WAKEUP_WKUP_SEL1_GPIO_P0_REG_WKUP_SEL1_GPIO_P0_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga8b3e3bb43a3b26c5e490dc7614029c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a3c911291075a106358ed770eae717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa4a3c911291075a106358ed770eae717">WAKEUP_WKUP_SEL1_GPIO_P1_REG_WKUP_SEL1_GPIO_P1_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaa4a3c911291075a106358ed770eae717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14807137c3f7659979610e7c84813761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga14807137c3f7659979610e7c84813761">WAKEUP_WKUP_SEL1_GPIO_P1_REG_WKUP_SEL1_GPIO_P1_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga14807137c3f7659979610e7c84813761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0587c0c2a4e2fa49de0832fce830395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaf0587c0c2a4e2fa49de0832fce830395">WAKEUP_WKUP_SELECT_P0_REG_WKUP_SELECT_P0_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaf0587c0c2a4e2fa49de0832fce830395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98763e77001ce891b28beea6099fad3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga98763e77001ce891b28beea6099fad3f">WAKEUP_WKUP_SELECT_P0_REG_WKUP_SELECT_P0_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga98763e77001ce891b28beea6099fad3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb4668a76c2b50c6a844a335d256b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga6cb4668a76c2b50c6a844a335d256b1d">WAKEUP_WKUP_SELECT_P1_REG_WKUP_SELECT_P1_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga6cb4668a76c2b50c6a844a335d256b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c06cc44ae19e3c325f4fa394a1f8bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga5c06cc44ae19e3c325f4fa394a1f8bd9">WAKEUP_WKUP_SELECT_P1_REG_WKUP_SELECT_P1_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga5c06cc44ae19e3c325f4fa394a1f8bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b1b3426386a006aa347e6dc61fa338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaa6b1b3426386a006aa347e6dc61fa338">WAKEUP_WKUP_SEL_GPIO_P0_REG_WKUP_SEL_GPIO_P0_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaa6b1b3426386a006aa347e6dc61fa338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c27c27cfe32d5ef78533c9993166c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga40c27c27cfe32d5ef78533c9993166c4">WAKEUP_WKUP_SEL_GPIO_P0_REG_WKUP_SEL_GPIO_P0_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga40c27c27cfe32d5ef78533c9993166c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadf50ee7ee0af7d92e4953526e718bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaadf50ee7ee0af7d92e4953526e718bd9">WAKEUP_WKUP_SEL_GPIO_P1_REG_WKUP_SEL_GPIO_P1_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:gaadf50ee7ee0af7d92e4953526e718bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0c17cfc8f156b3c71770005a7f9ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga7e0c17cfc8f156b3c71770005a7f9ee9">WAKEUP_WKUP_SEL_GPIO_P1_REG_WKUP_SEL_GPIO_P1_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga7e0c17cfc8f156b3c71770005a7f9ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72cdf811ce9df400f376225bbff4140a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga72cdf811ce9df400f376225bbff4140a">WAKEUP_WKUP_STATUS_P0_REG_WKUP_STAT_P0_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga72cdf811ce9df400f376225bbff4140a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef3162228458d6fab6c49f5d6a78a465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#gaef3162228458d6fab6c49f5d6a78a465">WAKEUP_WKUP_STATUS_P0_REG_WKUP_STAT_P0_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:gaef3162228458d6fab6c49f5d6a78a465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6c5c9a559e21861b087aa2456b3b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga3d6c5c9a559e21861b087aa2456b3b02">WAKEUP_WKUP_STATUS_P1_REG_WKUP_STAT_P1_Pos</a>&#160;&#160;&#160;(0UL)</td></tr>
<tr class="separator:ga3d6c5c9a559e21861b087aa2456b3b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga628708aaeeba34abea065ee99c30800c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___pos_mask__peripherals.html#ga628708aaeeba34abea065ee99c30800c">WAKEUP_WKUP_STATUS_P1_REG_WKUP_STAT_P1_Msk</a>&#160;&#160;&#160;(0xffffUL)</td></tr>
<tr class="separator:ga628708aaeeba34abea065ee99c30800c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Peripheral Device Register Mask Positioning. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gae8e610542c19bd7a203329c018422056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8e610542c19bd7a203329c018422056">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CLRIRQ_REG_CRYPTO_CLRIRQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CLRIRQ_REG_CRYPTO_CLRIRQ_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_CLRIRQ (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac0a61fa7ae2c1dda39d40f8b208315be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0a61fa7ae2c1dda39d40f8b208315be">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CLRIRQ_REG_CRYPTO_CLRIRQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CLRIRQ_REG_CRYPTO_CLRIRQ_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_CLRIRQ (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga7e2b3023a7e305cdd2406cb486d876a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e2b3023a7e305cdd2406cb486d876a6">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CTRL_REG_CRYPTO_AES_KEXP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_AES_KEXP_Msk&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_AES_KEXP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6bcf1535d5090121f0cd18f9eea083f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bcf1535d5090121f0cd18f9eea083f9">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CTRL_REG_CRYPTO_AES_KEXP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_AES_KEXP_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_AES_KEXP (Bit 16) <br  />
 </p>

</div>
</div>
<a id="gaa5d38497fc58c2159a1f11689541199b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5d38497fc58c2159a1f11689541199b">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CTRL_REG_CRYPTO_AES_KEY_SZ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_AES_KEY_SZ_Msk&#160;&#160;&#160;(0x60UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_AES_KEY_SZ (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga6603b62190d29e9ec52b96209f365cff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6603b62190d29e9ec52b96209f365cff">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CTRL_REG_CRYPTO_AES_KEY_SZ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_AES_KEY_SZ_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_AES_KEY_SZ (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gaae605f427cd7312c946fc078ec4b5ef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae605f427cd7312c946fc078ec4b5ef4">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ALG_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ALG_MD_Msk&#160;&#160;&#160;(0xcUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_ALG_MD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gab88e27e0468af929455e6e17a10174fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab88e27e0468af929455e6e17a10174fa">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ALG_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ALG_MD_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_ALG_MD (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga37b1377d11032aa11c7ae22d7ced660a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37b1377d11032aa11c7ae22d7ced660a">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ALG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ALG_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_ALG (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga56f09770a9505bcadea5df273da92350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56f09770a9505bcadea5df273da92350">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ALG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ALG_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_ALG (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga9aaa520e43f3319f43e92b9299ba4522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9aaa520e43f3319f43e92b9299ba4522">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ENCDEC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ENCDEC_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_ENCDEC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6bf82bdfe70fa9e2957e2f77104161bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bf82bdfe70fa9e2957e2f77104161bf">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ENCDEC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_ENCDEC_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_ENCDEC (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga31b9f2193537a5d390581a6b82755bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31b9f2193537a5d390581a6b82755bb5">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CTRL_REG_CRYPTO_HASH_OUT_LEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_HASH_OUT_LEN_Msk&#160;&#160;&#160;(0x7c00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_HASH_OUT_LEN (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="gacc2c798e09126f76bf7dda5039f7dd00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc2c798e09126f76bf7dda5039f7dd00">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CTRL_REG_CRYPTO_HASH_OUT_LEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_HASH_OUT_LEN_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_HASH_OUT_LEN (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gaed99aac65da1feb707a7e37feb342cb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed99aac65da1feb707a7e37feb342cb5">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CTRL_REG_CRYPTO_HASH_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_HASH_SEL_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_HASH_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2da5fd116da9f6e797f10d4d33f1c9d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2da5fd116da9f6e797f10d4d33f1c9d5">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CTRL_REG_CRYPTO_HASH_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_HASH_SEL_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_HASH_SEL (Bit 9) <br  />
 </p>

</div>
</div>
<a id="gac6442efdd4d055fe8ffe2296e761999c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6442efdd4d055fe8ffe2296e761999c">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CTRL_REG_CRYPTO_IRQ_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_IRQ_EN_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_IRQ_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3167fe505209e84f315ecb2ee6788545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3167fe505209e84f315ecb2ee6788545">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CTRL_REG_CRYPTO_IRQ_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_IRQ_EN_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_IRQ_EN (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga15042cdb74b0987d11a61093f45d1ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15042cdb74b0987d11a61093f45d1ce2">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CTRL_REG_CRYPTO_MORE_IN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_MORE_IN_Msk&#160;&#160;&#160;(0x8000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_MORE_IN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa99ee265356de6bc7be70c18ee68cad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa99ee265356de6bc7be70c18ee68cad5">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CTRL_REG_CRYPTO_MORE_IN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_MORE_IN_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_MORE_IN (Bit 15) <br  />
 </p>

</div>
</div>
<a id="ga069522c629e23f36d506e3db89fa62b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga069522c629e23f36d506e3db89fa62b5">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CTRL_REG_CRYPTO_OUT_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_OUT_MD_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_OUT_MD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1a2c6790578c066e1e65dacad70b80de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a2c6790578c066e1e65dacad70b80de">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_CTRL_REG_CRYPTO_OUT_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_CTRL_REG_CRYPTO_OUT_MD_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_OUT_MD (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga1b292e5b4169ccc45d9b3955cea97046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b292e5b4169ccc45d9b3955cea97046">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_DEST_ADDR_REG_CRYPTO_DEST_ADDR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_DEST_ADDR_REG_CRYPTO_DEST_ADDR_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_DEST_ADDR (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gab16a9f23236fd5cff510a8ed79dd7685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab16a9f23236fd5cff510a8ed79dd7685">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_DEST_ADDR_REG_CRYPTO_DEST_ADDR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_DEST_ADDR_REG_CRYPTO_DEST_ADDR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_DEST_ADDR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga059ab450b37eafe39129d6e7597e4cff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga059ab450b37eafe39129d6e7597e4cff">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_FETCH_ADDR_REG_CRYPTO_FETCH_ADDR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_FETCH_ADDR_REG_CRYPTO_FETCH_ADDR_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_FETCH_ADDR (Bitfield-Mask: 0xffffffff) </p>

</div>
</div>
<a id="ga5c9235488bc1364095279bd7eda7a8af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c9235488bc1364095279bd7eda7a8af">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_FETCH_ADDR_REG_CRYPTO_FETCH_ADDR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_FETCH_ADDR_REG_CRYPTO_FETCH_ADDR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_FETCH_ADDR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gacd66994c3ae0b47328a205c0662f73ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd66994c3ae0b47328a205c0662f73ba">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_KEYS_START_CRYPTO_KEY_X_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_KEYS_START_CRYPTO_KEY_X_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_KEY_X (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gaa03730957ad93aa3b4f4f43953eed18e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa03730957ad93aa3b4f4f43953eed18e">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_KEYS_START_CRYPTO_KEY_X_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_KEYS_START_CRYPTO_KEY_X_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_KEY_X (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga5e31ea349011a09d7d38d7050bfce90a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e31ea349011a09d7d38d7050bfce90a">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_LEN_REG_CRYPTO_LEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_LEN_REG_CRYPTO_LEN_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_LEN (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga374b42bccc29e7800a26177643ef24f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga374b42bccc29e7800a26177643ef24f0">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_LEN_REG_CRYPTO_LEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_LEN_REG_CRYPTO_LEN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_LEN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga87f6a6c0550720b175b2c6c24ed887ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87f6a6c0550720b175b2c6c24ed887ba">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_MREG0_REG_CRYPTO_MREG0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_MREG0_REG_CRYPTO_MREG0_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_MREG0 (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga1f6c024b7f2731eec6ed0ac99e38c0c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f6c024b7f2731eec6ed0ac99e38c0c7">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_MREG0_REG_CRYPTO_MREG0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_MREG0_REG_CRYPTO_MREG0_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_MREG0 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gae5fd95b28d5c955f4cecb0c8fe2d74d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5fd95b28d5c955f4cecb0c8fe2d74d6">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_MREG1_REG_CRYPTO_MREG1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_MREG1_REG_CRYPTO_MREG1_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_MREG1 (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gacf30635db4d28f830b8d4cc1abfbad57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf30635db4d28f830b8d4cc1abfbad57">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_MREG1_REG_CRYPTO_MREG1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_MREG1_REG_CRYPTO_MREG1_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_MREG1 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf617ec0fb9eba35e21df5ad9d5fe7958"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf617ec0fb9eba35e21df5ad9d5fe7958">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_MREG2_REG_CRYPTO_MREG2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_MREG2_REG_CRYPTO_MREG2_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_MREG2 (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga615feb41cbd5fe9cf15eae2bf1bf45cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga615feb41cbd5fe9cf15eae2bf1bf45cf">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_MREG2_REG_CRYPTO_MREG2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_MREG2_REG_CRYPTO_MREG2_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_MREG2 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa025c98e3477a2c49fa41ed88dfe82de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa025c98e3477a2c49fa41ed88dfe82de">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_MREG3_REG_CRYPTO_MREG3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_MREG3_REG_CRYPTO_MREG3_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_MREG3 (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga14624fda7eb481157df40b84645fb9d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14624fda7eb481157df40b84645fb9d4">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_MREG3_REG_CRYPTO_MREG3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_MREG3_REG_CRYPTO_MREG3_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_MREG3 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gad5ba4a204cdaccdaaf0c6fb68908697d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5ba4a204cdaccdaaf0c6fb68908697d">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_START_REG_CRYPTO_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_START_REG_CRYPTO_START_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_START (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8fe1599f5f6d4ffad722ebf40e5c420a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fe1599f5f6d4ffad722ebf40e5c420a">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_START_REG_CRYPTO_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_START_REG_CRYPTO_START_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_START (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga39b19e554f3565f965e666d69aa10467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39b19e554f3565f965e666d69aa10467">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_STATUS_REG_CRYPTO_INACTIVE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_STATUS_REG_CRYPTO_INACTIVE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_INACTIVE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga57e4231834181d2794c25be4008fe3e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57e4231834181d2794c25be4008fe3e5">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_STATUS_REG_CRYPTO_INACTIVE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_STATUS_REG_CRYPTO_INACTIVE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_INACTIVE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga2cbaa3c6d3584460ebb8bb9328781cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cbaa3c6d3584460ebb8bb9328781cd7">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_STATUS_REG_CRYPTO_IRQ_ST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_STATUS_REG_CRYPTO_IRQ_ST_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_IRQ_ST (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8bde6e3607d63c612889e4bb17cae73e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bde6e3607d63c612889e4bb17cae73e">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_STATUS_REG_CRYPTO_IRQ_ST_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_STATUS_REG_CRYPTO_IRQ_ST_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_IRQ_ST (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga294855aad5e9b4e158a913d1b8826bd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga294855aad5e9b4e158a913d1b8826bd4">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_STATUS_REG_CRYPTO_WAIT_FOR_IN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_STATUS_REG_CRYPTO_WAIT_FOR_IN_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_WAIT_FOR_IN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa566569301137f41d594613e964c6879"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa566569301137f41d594613e964c6879">&#9670;&nbsp;</a></span>AES_HASH_CRYPTO_STATUS_REG_CRYPTO_WAIT_FOR_IN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_HASH_CRYPTO_STATUS_REG_CRYPTO_WAIT_FOR_IN_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CRYPTO_WAIT_FOR_IN (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gaa87dcd1fb5174e6e7ed4edf0328b5739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa87dcd1fb5174e6e7ed4edf0328b5739">&#9670;&nbsp;</a></span>ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_CLR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_CLR_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_CAL_IRQ_CLR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7aa38353af2e19bafb6e9587d49e4316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7aa38353af2e19bafb6e9587d49e4316">&#9670;&nbsp;</a></span>ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_CLR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_CLR_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_CAL_IRQ_CLR (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gae0a980a76ece36e3847735d5ba0e4fec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0a980a76ece36e3847735d5ba0e4fec">&#9670;&nbsp;</a></span>ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_EN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_CAL_IRQ_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2df293e2d155d768545b02c105b5f137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2df293e2d155d768545b02c105b5f137">&#9670;&nbsp;</a></span>ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_CAL_IRQ_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga82501176fa8477a0136f2db04d4af5f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82501176fa8477a0136f2db04d4af5f4">&#9670;&nbsp;</a></span>ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_STATUS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_STATUS_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_CAL_IRQ_STATUS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad099014b9ce09dab1970ffff0438ad6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad099014b9ce09dab1970ffff0438ad6f">&#9670;&nbsp;</a></span>ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_STATUS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANAMISC_BIF_CLK_CAL_IRQ_REG_CLK_CAL_IRQ_STATUS_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_CAL_IRQ_STATUS (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga6e2e108f605afb865eebc4c0012707e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e2e108f605afb865eebc4c0012707e7">&#9670;&nbsp;</a></span>ANAMISC_BIF_CLK_REF_CNT_REG_REF_CNT_VAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANAMISC_BIF_CLK_REF_CNT_REG_REF_CNT_VAL_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REF_CNT_VAL (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gabd77030a340623e60152cbb743151b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd77030a340623e60152cbb743151b6c">&#9670;&nbsp;</a></span>ANAMISC_BIF_CLK_REF_CNT_REG_REF_CNT_VAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANAMISC_BIF_CLK_REF_CNT_REG_REF_CNT_VAL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REF_CNT_VAL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaedc3b66f0ee8d5feb267b8d306b8551e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedc3b66f0ee8d5feb267b8d306b8551e">&#9670;&nbsp;</a></span>ANAMISC_BIF_CLK_REF_SEL_REG_CAL_CLK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANAMISC_BIF_CLK_REF_SEL_REG_CAL_CLK_SEL_Msk&#160;&#160;&#160;(0xe0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAL_CLK_SEL (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga6ae0e83a3571973a4f9e05b3c09e159b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ae0e83a3571973a4f9e05b3c09e159b">&#9670;&nbsp;</a></span>ANAMISC_BIF_CLK_REF_SEL_REG_CAL_CLK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANAMISC_BIF_CLK_REF_SEL_REG_CAL_CLK_SEL_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAL_CLK_SEL (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga81099d0464abccf7f27f9c7d0f1aced7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81099d0464abccf7f27f9c7d0f1aced7">&#9670;&nbsp;</a></span>ANAMISC_BIF_CLK_REF_SEL_REG_EXT_CNT_EN_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANAMISC_BIF_CLK_REF_SEL_REG_EXT_CNT_EN_SEL_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXT_CNT_EN_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9a7fef3779be98a847b1f0d87e4eb9c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a7fef3779be98a847b1f0d87e4eb9c5">&#9670;&nbsp;</a></span>ANAMISC_BIF_CLK_REF_SEL_REG_EXT_CNT_EN_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANAMISC_BIF_CLK_REF_SEL_REG_EXT_CNT_EN_SEL_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EXT_CNT_EN_SEL (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga2209a654fbdeb7eaae1cbdaa573b96c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2209a654fbdeb7eaae1cbdaa573b96c3">&#9670;&nbsp;</a></span>ANAMISC_BIF_CLK_REF_SEL_REG_REF_CAL_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANAMISC_BIF_CLK_REF_SEL_REG_REF_CAL_START_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REF_CAL_START (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga54cdb93f4b8a50dd24228cb36743111b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54cdb93f4b8a50dd24228cb36743111b">&#9670;&nbsp;</a></span>ANAMISC_BIF_CLK_REF_SEL_REG_REF_CAL_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANAMISC_BIF_CLK_REF_SEL_REG_REF_CAL_START_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REF_CAL_START (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gabd3e87b393ccc05f87c54ef16f288cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd3e87b393ccc05f87c54ef16f288cb3">&#9670;&nbsp;</a></span>ANAMISC_BIF_CLK_REF_SEL_REG_REF_CLK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANAMISC_BIF_CLK_REF_SEL_REG_REF_CLK_SEL_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REF_CLK_SEL (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga1b631ad4db2d76a3803648d9bdeb8503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b631ad4db2d76a3803648d9bdeb8503">&#9670;&nbsp;</a></span>ANAMISC_BIF_CLK_REF_SEL_REG_REF_CLK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANAMISC_BIF_CLK_REF_SEL_REG_REF_CLK_SEL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REF_CLK_SEL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga74ef00a34805971c0985ae1ef2668547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74ef00a34805971c0985ae1ef2668547">&#9670;&nbsp;</a></span>ANAMISC_BIF_CLK_REF_VAL_REG_XTAL_CNT_VAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANAMISC_BIF_CLK_REF_VAL_REG_XTAL_CNT_VAL_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL_CNT_VAL (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gac54a325121f1d17aeee4ff0543082684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac54a325121f1d17aeee4ff0543082684">&#9670;&nbsp;</a></span>ANAMISC_BIF_CLK_REF_VAL_REG_XTAL_CNT_VAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANAMISC_BIF_CLK_REF_VAL_REG_XTAL_CNT_VAL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL_CNT_VAL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf13d53f6c8e2ffdb6f40282ccb8002e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf13d53f6c8e2ffdb6f40282ccb8002e1">&#9670;&nbsp;</a></span>CACHE_CACHE_CTRL2_REG_CACHE_CGEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_CTRL2_REG_CACHE_CGEN_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_CGEN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gabedb0b31d253dd6684661d45eb6a0f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabedb0b31d253dd6684661d45eb6a0f49">&#9670;&nbsp;</a></span>CACHE_CACHE_CTRL2_REG_CACHE_CGEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_CTRL2_REG_CACHE_CGEN_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_CGEN (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga2164b5dfdc8809a5781634cbdfd169c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2164b5dfdc8809a5781634cbdfd169c0">&#9670;&nbsp;</a></span>CACHE_CACHE_CTRL2_REG_CACHE_CWF_DISABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_CTRL2_REG_CACHE_CWF_DISABLE_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_CWF_DISABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad97a6e45e9d7f62d0b4d5a4c4c467c11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad97a6e45e9d7f62d0b4d5a4c4c467c11">&#9670;&nbsp;</a></span>CACHE_CACHE_CTRL2_REG_CACHE_CWF_DISABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_CTRL2_REG_CACHE_CWF_DISABLE_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_CWF_DISABLE (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga090e624acd044bb2079462bbc1d505e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga090e624acd044bb2079462bbc1d505e7">&#9670;&nbsp;</a></span>CACHE_CACHE_CTRL2_REG_CACHE_EF_LEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_CTRL2_REG_CACHE_EF_LEN_Msk&#160;&#160;&#160;(0x3fe0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_EF_LEN (Bitfield-Mask: 0x1ff) <br  />
 </p>

</div>
</div>
<a id="ga4c546049f1e100f06349cc1e6cd98fd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c546049f1e100f06349cc1e6cd98fd5">&#9670;&nbsp;</a></span>CACHE_CACHE_CTRL2_REG_CACHE_EF_LEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_CTRL2_REG_CACHE_EF_LEN_Pos&#160;&#160;&#160;(17UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_EF_LEN (Bit 17) <br  />
 </p>

</div>
</div>
<a id="ga443b68a3a572084dda120c4403e5f5ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga443b68a3a572084dda120c4403e5f5ff">&#9670;&nbsp;</a></span>CACHE_CACHE_CTRL2_REG_CACHE_FLUSH_DISABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_CTRL2_REG_CACHE_FLUSH_DISABLE_Msk&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_FLUSH_DISABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga25a011f526db0614897e18fe80a43e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25a011f526db0614897e18fe80a43e5b">&#9670;&nbsp;</a></span>CACHE_CACHE_CTRL2_REG_CACHE_FLUSH_DISABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_CTRL2_REG_CACHE_FLUSH_DISABLE_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_FLUSH_DISABLE (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga6845107af59322517515bebfc14b4eb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6845107af59322517515bebfc14b4eb8">&#9670;&nbsp;</a></span>CACHE_CACHE_CTRL2_REG_CACHE_LEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_CTRL2_REG_CACHE_LEN_Msk&#160;&#160;&#160;(0x1ffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_LEN (Bitfield-Mask: 0x1ff) <br  />
 </p>

</div>
</div>
<a id="ga0c7d42b2bd1ea39ee94c18bc19636973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c7d42b2bd1ea39ee94c18bc19636973">&#9670;&nbsp;</a></span>CACHE_CACHE_CTRL2_REG_CACHE_LEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_CTRL2_REG_CACHE_LEN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_LEN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga0acc9c9f4361dc246c84871be602b710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0acc9c9f4361dc246c84871be602b710">&#9670;&nbsp;</a></span>CACHE_CACHE_CTRL2_REG_CACHE_MHCLKEN_DISABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_CTRL2_REG_CACHE_MHCLKEN_DISABLE_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_MHCLKEN_DISABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gacebdcc3bc329e366ec4c3525bb8313eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacebdcc3bc329e366ec4c3525bb8313eb">&#9670;&nbsp;</a></span>CACHE_CACHE_CTRL2_REG_CACHE_MHCLKEN_DISABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_CTRL2_REG_CACHE_MHCLKEN_DISABLE_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_MHCLKEN_DISABLE (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga09c6cafcf563a5f11ecae7bff83dd600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09c6cafcf563a5f11ecae7bff83dd600">&#9670;&nbsp;</a></span>CACHE_CACHE_CTRL2_REG_CACHE_RAM_INIT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_CTRL2_REG_CACHE_RAM_INIT_Msk&#160;&#160;&#160;(0x8000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_RAM_INIT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1a8b9b22b285d35c60083765f3aa0886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a8b9b22b285d35c60083765f3aa0886">&#9670;&nbsp;</a></span>CACHE_CACHE_CTRL2_REG_CACHE_RAM_INIT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_CTRL2_REG_CACHE_RAM_INIT_Pos&#160;&#160;&#160;(27UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_RAM_INIT (Bit 27) <br  />
 </p>

</div>
</div>
<a id="gaa724dc808fbe2cbee7841f4d455b3d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa724dc808fbe2cbee7841f4d455b3d20">&#9670;&nbsp;</a></span>CACHE_CACHE_CTRL2_REG_CACHE_READY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_CTRL2_REG_CACHE_READY_Msk&#160;&#160;&#160;(0x10000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_READY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4639da136e86ed6706e40dcda004aa0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4639da136e86ed6706e40dcda004aa0e">&#9670;&nbsp;</a></span>CACHE_CACHE_CTRL2_REG_CACHE_READY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_CTRL2_REG_CACHE_READY_Pos&#160;&#160;&#160;(28UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_READY (Bit 28) <br  />
 </p>

</div>
</div>
<a id="gac23d4fdd153e02d8d9be01e00965a466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac23d4fdd153e02d8d9be01e00965a466">&#9670;&nbsp;</a></span>CACHE_CACHE_CTRL2_REG_CACHE_USE_FULL_DB_RANGE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_CTRL2_REG_CACHE_USE_FULL_DB_RANGE_Msk&#160;&#160;&#160;(0xc000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_USE_FULL_DB_RANGE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gab96d6c836b84c5265656df6595559339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab96d6c836b84c5265656df6595559339">&#9670;&nbsp;</a></span>CACHE_CACHE_CTRL2_REG_CACHE_USE_FULL_DB_RANGE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_CTRL2_REG_CACHE_USE_FULL_DB_RANGE_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_USE_FULL_DB_RANGE (Bit 14) <br  />
 </p>

</div>
</div>
<a id="gad8c4092ee9912b661387b53699eefc0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8c4092ee9912b661387b53699eefc0c">&#9670;&nbsp;</a></span>CACHE_CACHE_CTRL2_REG_CACHE_WEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_CTRL2_REG_CACHE_WEN_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_WEN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac7fb1ca1389722385ac63e37689d29c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7fb1ca1389722385ac63e37689d29c1">&#9670;&nbsp;</a></span>CACHE_CACHE_CTRL2_REG_CACHE_WEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_CTRL2_REG_CACHE_WEN_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_WEN (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga54840017cd7703e9fc8734103f6090cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54840017cd7703e9fc8734103f6090cd">&#9670;&nbsp;</a></span>CACHE_CACHE_EFLASH_REG_EFLASH_REGION_BASE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_EFLASH_REG_EFLASH_REGION_BASE_Msk&#160;&#160;&#160;(0xffff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFLASH_REGION_BASE (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga9be48c72f201d7d11c5a806524b4de04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9be48c72f201d7d11c5a806524b4de04">&#9670;&nbsp;</a></span>CACHE_CACHE_EFLASH_REG_EFLASH_REGION_BASE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_EFLASH_REG_EFLASH_REGION_BASE_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFLASH_REGION_BASE (Bit 16) <br  />
 </p>

</div>
</div>
<a id="gaba6fef0e3ffe77f0f5bdadaf24b5eed7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba6fef0e3ffe77f0f5bdadaf24b5eed7">&#9670;&nbsp;</a></span>CACHE_CACHE_EFLASH_REG_EFLASH_REGION_OFFSET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_EFLASH_REG_EFLASH_REGION_OFFSET_Msk&#160;&#160;&#160;(0xfff0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFLASH_REGION_OFFSET (Bitfield-Mask: 0xfff) <br  />
 </p>

</div>
</div>
<a id="ga3c694afb2e8e94a5561ee16ea39a3670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c694afb2e8e94a5561ee16ea39a3670">&#9670;&nbsp;</a></span>CACHE_CACHE_EFLASH_REG_EFLASH_REGION_OFFSET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_EFLASH_REG_EFLASH_REGION_OFFSET_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFLASH_REGION_OFFSET (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga9b529c592e0562595973e368e50dc757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b529c592e0562595973e368e50dc757">&#9670;&nbsp;</a></span>CACHE_CACHE_EFLASH_REG_EFLASH_REGION_SIZE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_EFLASH_REG_EFLASH_REGION_SIZE_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFLASH_REGION_SIZE (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga9eb96f3aa2f8f6c1ffde440f21a52e4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9eb96f3aa2f8f6c1ffde440f21a52e4f">&#9670;&nbsp;</a></span>CACHE_CACHE_EFLASH_REG_EFLASH_REGION_SIZE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_EFLASH_REG_EFLASH_REGION_SIZE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFLASH_REGION_SIZE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gae57b2d509a48e2fd37a12133c4001a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae57b2d509a48e2fd37a12133c4001a24">&#9670;&nbsp;</a></span>CACHE_CACHE_FLASH_REG_FLASH_REGION_BASE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_FLASH_REG_FLASH_REGION_BASE_Msk&#160;&#160;&#160;(0xffff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_REGION_BASE (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga4b2630a07e22479632d85af26cef9d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b2630a07e22479632d85af26cef9d15">&#9670;&nbsp;</a></span>CACHE_CACHE_FLASH_REG_FLASH_REGION_BASE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_FLASH_REG_FLASH_REGION_BASE_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_REGION_BASE (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga19d2036170801cc4785df5e465367442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19d2036170801cc4785df5e465367442">&#9670;&nbsp;</a></span>CACHE_CACHE_FLASH_REG_FLASH_REGION_OFFSET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_FLASH_REG_FLASH_REGION_OFFSET_Msk&#160;&#160;&#160;(0xfff0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_REGION_OFFSET (Bitfield-Mask: 0xfff) <br  />
 </p>

</div>
</div>
<a id="gac7b745cf1bf4a738711295f6dd8a5010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7b745cf1bf4a738711295f6dd8a5010">&#9670;&nbsp;</a></span>CACHE_CACHE_FLASH_REG_FLASH_REGION_OFFSET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_FLASH_REG_FLASH_REGION_OFFSET_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_REGION_OFFSET (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga7ef3a1a7af568fef6d244dfde967c7fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ef3a1a7af568fef6d244dfde967c7fc">&#9670;&nbsp;</a></span>CACHE_CACHE_FLASH_REG_FLASH_REGION_SIZE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_FLASH_REG_FLASH_REGION_SIZE_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_REGION_SIZE (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga365942010544e079717841b65b486c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga365942010544e079717841b65b486c24">&#9670;&nbsp;</a></span>CACHE_CACHE_FLASH_REG_FLASH_REGION_SIZE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_FLASH_REG_FLASH_REGION_SIZE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_REGION_SIZE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga55f187f749bfea4777041cd4d3acd0a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55f187f749bfea4777041cd4d3acd0a9">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_HITS_THRES_STATUS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_HITS_THRES_STATUS_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_IRQ_HITS_THRES_STATUS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab66471c62efe55abbf32d6f10f243da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab66471c62efe55abbf32d6f10f243da2">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_HITS_THRES_STATUS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_HITS_THRES_STATUS_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_IRQ_HITS_THRES_STATUS (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga5f33eedbbd346d2d865711050ebf1068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f33eedbbd346d2d865711050ebf1068">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_MASK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_MASK_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_IRQ_MASK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaeedfd1a36b55fdf8b13a3ae78c63cc29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeedfd1a36b55fdf8b13a3ae78c63cc29">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_MASK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_MASK_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_IRQ_MASK (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gae8410aaf5ca573358995d76f51fa2a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8410aaf5ca573358995d76f51fa2a1b">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_MISSES_THRES_STATUS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_MISSES_THRES_STATUS_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_IRQ_MISSES_THRES_STATUS (Bitfield-Mask: 0x01) </p>

</div>
</div>
<a id="ga3a1d0136a24531c06b73548f9129688e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a1d0136a24531c06b73548f9129688e">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_MISSES_THRES_STATUS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_MISSES_THRES_STATUS_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_IRQ_MISSES_THRES_STATUS (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga1859ca010f32f44dcb5bdccd7ebaff54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1859ca010f32f44dcb5bdccd7ebaff54">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_TINT_STATUS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_TINT_STATUS_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_IRQ_TINT_STATUS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae741f4fb26f68ddc7690afd0c166dda8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae741f4fb26f68ddc7690afd0c166dda8">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_TINT_STATUS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_CTRL_REG_MRM_IRQ_TINT_STATUS_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_IRQ_TINT_STATUS (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gade5ab5f68a23a47109635907620b1289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade5ab5f68a23a47109635907620b1289">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_CTRL_REG_MRM_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_CTRL_REG_MRM_START_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_START (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaaa5647753b57b3a21085f5860c4a807a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa5647753b57b3a21085f5860c4a807a">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_CTRL_REG_MRM_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_CTRL_REG_MRM_START_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_START (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga9808fbda9973258dbaa1f1e2c72d99df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9808fbda9973258dbaa1f1e2c72d99df">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_HITS1WS_REG_MRM_HITS1WS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_HITS1WS_REG_MRM_HITS1WS_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_HITS1WS (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gaae73fe96c9c7e47942484e782967b5b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae73fe96c9c7e47942484e782967b5b6">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_HITS1WS_REG_MRM_HITS1WS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_HITS1WS_REG_MRM_HITS1WS_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_HITS1WS (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga789ec8683d6b999335c9cac2806263da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga789ec8683d6b999335c9cac2806263da">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_HITS_REG_MRM_HITS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_HITS_REG_MRM_HITS_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_HITS (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga1a3951bc1af92331faad2cb60ea72055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a3951bc1af92331faad2cb60ea72055">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_HITS_REG_MRM_HITS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_HITS_REG_MRM_HITS_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_HITS (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga930ee35a28c5036d4ff92c42e31a0d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga930ee35a28c5036d4ff92c42e31a0d7c">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_HITS_THRES_REG_MRM_HITS_THRES_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_HITS_THRES_REG_MRM_HITS_THRES_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_HITS_THRES (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga07f66cf2c29cb07e5da4ca0098300abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07f66cf2c29cb07e5da4ca0098300abf">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_HITS_THRES_REG_MRM_HITS_THRES_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_HITS_THRES_REG_MRM_HITS_THRES_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_HITS_THRES (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga137134c3b98f3884ce6e1ce81751e946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga137134c3b98f3884ce6e1ce81751e946">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_MISSES_REG_MRM_MISSES_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_MISSES_REG_MRM_MISSES_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_MISSES (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga99fedc7221085aa1592b26f06b85c710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99fedc7221085aa1592b26f06b85c710">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_MISSES_REG_MRM_MISSES_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_MISSES_REG_MRM_MISSES_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_MISSES (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga3449f531b73fc2cf73ca0fd7ffdff4b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3449f531b73fc2cf73ca0fd7ffdff4b6">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_MISSES_THRES_REG_MRM_MISSES_THRES_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_MISSES_THRES_REG_MRM_MISSES_THRES_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_MISSES_THRES (Bitfield-Mask: 0xffffffff) </p>

</div>
</div>
<a id="gad5a638b5385b33a4a3fa1a711aa402b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5a638b5385b33a4a3fa1a711aa402b5">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_MISSES_THRES_REG_MRM_MISSES_THRES_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_MISSES_THRES_REG_MRM_MISSES_THRES_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_MISSES_THRES (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga431542419350687f682d51a25868210d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga431542419350687f682d51a25868210d">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_TINT_REG_MRM_TINT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_TINT_REG_MRM_TINT_Msk&#160;&#160;&#160;(0x7ffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_TINT (Bitfield-Mask: 0x7ffff) <br  />
 </p>

</div>
</div>
<a id="ga910aa3ada61f92133c754141dff55d84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga910aa3ada61f92133c754141dff55d84">&#9670;&nbsp;</a></span>CACHE_CACHE_MRM_TINT_REG_MRM_TINT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_CACHE_MRM_TINT_REG_MRM_TINT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_TINT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gabf6faad4c3d1f2e15298596fddbbe2f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf6faad4c3d1f2e15298596fddbbe2f2">&#9670;&nbsp;</a></span>CACHE_SWD_RESET_REG_SWD_HW_RESET_REQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_SWD_RESET_REG_SWD_HW_RESET_REQ_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SWD_HW_RESET_REQ (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga710b7b72f6b833ada1b7073204a60ba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga710b7b72f6b833ada1b7073204a60ba8">&#9670;&nbsp;</a></span>CACHE_SWD_RESET_REG_SWD_HW_RESET_REQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CACHE_SWD_RESET_REG_SWD_HW_RESET_REQ_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SWD_HW_RESET_REQ (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf27434a443b885315d44ed994eed3d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf27434a443b885315d44ed994eed3d89">&#9670;&nbsp;</a></span>CHIP_VERSION_CHIP_ID1_REG_CHIP_ID1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_VERSION_CHIP_ID1_REG_CHIP_ID1_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHIP_ID1 (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga9b8fb40d870f0844609466bd9f60889e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b8fb40d870f0844609466bd9f60889e">&#9670;&nbsp;</a></span>CHIP_VERSION_CHIP_ID1_REG_CHIP_ID1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_VERSION_CHIP_ID1_REG_CHIP_ID1_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHIP_ID1 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaef90453544e8b847380b7c055e72ae81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef90453544e8b847380b7c055e72ae81">&#9670;&nbsp;</a></span>CHIP_VERSION_CHIP_ID2_REG_CHIP_ID2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_VERSION_CHIP_ID2_REG_CHIP_ID2_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHIP_ID2 (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga31f652b12ef56b06e7807f64c83bb566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31f652b12ef56b06e7807f64c83bb566">&#9670;&nbsp;</a></span>CHIP_VERSION_CHIP_ID2_REG_CHIP_ID2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_VERSION_CHIP_ID2_REG_CHIP_ID2_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHIP_ID2 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gad49519a1e91aea2ae27d979a24eba01d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad49519a1e91aea2ae27d979a24eba01d">&#9670;&nbsp;</a></span>CHIP_VERSION_CHIP_ID3_REG_CHIP_ID3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_VERSION_CHIP_ID3_REG_CHIP_ID3_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHIP_ID3 (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga1cd2efd002aa8891b2e316210a105c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cd2efd002aa8891b2e316210a105c4d">&#9670;&nbsp;</a></span>CHIP_VERSION_CHIP_ID3_REG_CHIP_ID3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_VERSION_CHIP_ID3_REG_CHIP_ID3_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHIP_ID3 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga6ffb609c9ff33baedfcd65708ebeba30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ffb609c9ff33baedfcd65708ebeba30">&#9670;&nbsp;</a></span>CHIP_VERSION_CHIP_ID4_REG_CHIP_ID4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_VERSION_CHIP_ID4_REG_CHIP_ID4_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHIP_ID4 (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga3fdcce85163d2eef05b676d50260c45a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fdcce85163d2eef05b676d50260c45a">&#9670;&nbsp;</a></span>CHIP_VERSION_CHIP_ID4_REG_CHIP_ID4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_VERSION_CHIP_ID4_REG_CHIP_ID4_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHIP_ID4 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga04c066f2c6073413874ac2af24e94856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04c066f2c6073413874ac2af24e94856">&#9670;&nbsp;</a></span>CHIP_VERSION_CHIP_REVISION_REG_CHIP_REVISION_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_VERSION_CHIP_REVISION_REG_CHIP_REVISION_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHIP_REVISION (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gab5abdc34c27025aa42ac4f31761d15e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5abdc34c27025aa42ac4f31761d15e1">&#9670;&nbsp;</a></span>CHIP_VERSION_CHIP_REVISION_REG_CHIP_REVISION_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_VERSION_CHIP_REVISION_REG_CHIP_REVISION_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHIP_REVISION (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gafbe027ec3360cda105be33f6c509c7e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbe027ec3360cda105be33f6c509c7e4">&#9670;&nbsp;</a></span>CHIP_VERSION_CHIP_SWC_REG_CHIP_SWC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_VERSION_CHIP_SWC_REG_CHIP_SWC_Msk&#160;&#160;&#160;(0xfUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHIP_SWC (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gae319bc32b22fdb6b447efdb377df79fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae319bc32b22fdb6b447efdb377df79fa">&#9670;&nbsp;</a></span>CHIP_VERSION_CHIP_SWC_REG_CHIP_SWC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_VERSION_CHIP_SWC_REG_CHIP_SWC_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHIP_SWC (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaec294a4ae114203467eae982fc793637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec294a4ae114203467eae982fc793637">&#9670;&nbsp;</a></span>CHIP_VERSION_CHIP_TEST1_REG_CHIP_LAYOUT_REVISION_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_VERSION_CHIP_TEST1_REG_CHIP_LAYOUT_REVISION_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHIP_LAYOUT_REVISION (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga67b98a4f43546a35c4256c3897b48558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67b98a4f43546a35c4256c3897b48558">&#9670;&nbsp;</a></span>CHIP_VERSION_CHIP_TEST1_REG_CHIP_LAYOUT_REVISION_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_VERSION_CHIP_TEST1_REG_CHIP_LAYOUT_REVISION_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHIP_LAYOUT_REVISION (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga4ee5abe1f80bc3dc39282937fa5411cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ee5abe1f80bc3dc39282937fa5411cd">&#9670;&nbsp;</a></span>CHIP_VERSION_CHIP_TEST2_REG_CHIP_METAL_OPTION_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_VERSION_CHIP_TEST2_REG_CHIP_METAL_OPTION_Msk&#160;&#160;&#160;(0xfUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHIP_METAL_OPTION (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gaa2fe6af9d49a6a7204c64ede200f315d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2fe6af9d49a6a7204c64ede200f315d">&#9670;&nbsp;</a></span>CHIP_VERSION_CHIP_TEST2_REG_CHIP_METAL_OPTION_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHIP_VERSION_CHIP_TEST2_REG_CHIP_METAL_OPTION_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CHIP_METAL_OPTION (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga7a1191ddd53ab84b81af3d13712baf74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a1191ddd53ab84b81af3d13712baf74">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_CGEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_CGEN_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_CGEN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0bd98ecc231fd5e3ebcda65c27b67786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bd98ecc231fd5e3ebcda65c27b67786">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_CGEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_CGEN_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_CGEN (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga05096ee37ecba7d058f48a83ddae0bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05096ee37ecba7d058f48a83ddae0bfe">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_CWF_DISABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_CWF_DISABLE_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_CWF_DISABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf9bd0ab8805976070aaea32a8a62fdca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9bd0ab8805976070aaea32a8a62fdca">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_CWF_DISABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_CWF_DISABLE_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_CWF_DISABLE (Bit 12) <br  />
 </p>

</div>
</div>
<a id="gace02efbc0af4053af942226095ff0b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace02efbc0af4053af942226095ff0b46">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_EF_LEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_EF_LEN_Msk&#160;&#160;&#160;(0x3fe0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_EF_LEN (Bitfield-Mask: 0x1ff) <br  />
 </p>

</div>
</div>
<a id="ga227235da9ff8fa59aa33cdcbbd32acfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga227235da9ff8fa59aa33cdcbbd32acfd">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_EF_LEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_EF_LEN_Pos&#160;&#160;&#160;(17UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_EF_LEN (Bit 17) <br  />
 </p>

</div>
</div>
<a id="gad3b69da1a1ba2f71ccaf595bd29a8f85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3b69da1a1ba2f71ccaf595bd29a8f85">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_FLUSH_DISABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_FLUSH_DISABLE_Msk&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_FLUSH_DISABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8f592f31dfd4e6524aee618f489f2601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f592f31dfd4e6524aee618f489f2601">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_FLUSH_DISABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_FLUSH_DISABLE_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_FLUSH_DISABLE (Bit 16) <br  />
 </p>

</div>
</div>
<a id="gae4e666927673aa48eb304c2e03ac2f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4e666927673aa48eb304c2e03ac2f1d">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_LEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_LEN_Msk&#160;&#160;&#160;(0x1ffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_LEN (Bitfield-Mask: 0x1ff) <br  />
 </p>

</div>
</div>
<a id="gad88ea9d606ac5e6ff6f84703bbf66024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad88ea9d606ac5e6ff6f84703bbf66024">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_LEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_LEN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_LEN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga171bec638534dc4daab0abe6b8a2e6f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga171bec638534dc4daab0abe6b8a2e6f8">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_MHCLKEN_DISABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_MHCLKEN_DISABLE_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_MHCLKEN_DISABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaecb775d5a3c64fb2d6eee1a452bb83db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecb775d5a3c64fb2d6eee1a452bb83db">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_MHCLKEN_DISABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_MHCLKEN_DISABLE_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_MHCLKEN_DISABLE (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga3f9fb9aca2145208e9db895858e885a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f9fb9aca2145208e9db895858e885a8">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_RAM_INIT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_RAM_INIT_Msk&#160;&#160;&#160;(0x8000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_RAM_INIT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga47df924d8a606f6093cea87c397f204c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47df924d8a606f6093cea87c397f204c">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_RAM_INIT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_RAM_INIT_Pos&#160;&#160;&#160;(27UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_RAM_INIT (Bit 27) <br  />
 </p>

</div>
</div>
<a id="ga0e817fcd9085e55ae79413c3090464cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e817fcd9085e55ae79413c3090464cb">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_READY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_READY_Msk&#160;&#160;&#160;(0x10000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_READY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga85fe636d60efd0f57f53894aa6fa53a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85fe636d60efd0f57f53894aa6fa53a7">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_READY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_READY_Pos&#160;&#160;&#160;(28UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_READY (Bit 28) <br  />
 </p>

</div>
</div>
<a id="ga459f21af560a1d9bfb683a8ccc7ee5e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga459f21af560a1d9bfb683a8ccc7ee5e9">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_USE_FULL_DB_RANGE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_USE_FULL_DB_RANGE_Msk&#160;&#160;&#160;(0xc000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_USE_FULL_DB_RANGE (Bitfield-Mask: 0x03) </p>

</div>
</div>
<a id="ga303062b8f50e5137788482026c2e3eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga303062b8f50e5137788482026c2e3eba">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_USE_FULL_DB_RANGE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_USE_FULL_DB_RANGE_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_USE_FULL_DB_RANGE (Bit 14) <br  />
 </p>

</div>
</div>
<a id="gab6915af173feb1db2d527461bf077dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6915af173feb1db2d527461bf077dc8">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_WEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_WEN_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_WEN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga47cd16d35a7dd0ed0461c3567344f403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47cd16d35a7dd0ed0461c3567344f403">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_WEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_CTRL2_REG_CACHE_WEN_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHE_WEN (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga71068cf44259ead4e00fd612b21d9518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71068cf44259ead4e00fd612b21d9518">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_BASE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_BASE_Msk&#160;&#160;&#160;(0xffff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFLASH_REGION_BASE (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga01eed0da8bbda7c292d182922593be5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01eed0da8bbda7c292d182922593be5a">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_BASE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_BASE_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFLASH_REGION_BASE (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga20d32a82897f0d60d821a6f2bc378377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20d32a82897f0d60d821a6f2bc378377">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_OFFSET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_OFFSET_Msk&#160;&#160;&#160;(0xfff0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFLASH_REGION_OFFSET (Bitfield-Mask: 0xfff) <br  />
 </p>

</div>
</div>
<a id="ga0f339b65dc2ba2e33c6e327eec155cb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f339b65dc2ba2e33c6e327eec155cb4">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_OFFSET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_OFFSET_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFLASH_REGION_OFFSET (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga4adad1f0d8b7cdc6aaf7e8f0067145fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4adad1f0d8b7cdc6aaf7e8f0067145fb">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_SIZE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_SIZE_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFLASH_REGION_SIZE (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gadd2504331884a546738f293ab68d0004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd2504331884a546738f293ab68d0004">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_SIZE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_EFLASH_REG_EFLASH_REGION_SIZE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFLASH_REGION_SIZE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga27cf59e78d77c05767a6ae82a4b1e354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27cf59e78d77c05767a6ae82a4b1e354">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_BASE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_BASE_Msk&#160;&#160;&#160;(0xffff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_REGION_BASE (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gac4605968a8ae633eb4419ee1d2321f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4605968a8ae633eb4419ee1d2321f9e">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_BASE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_BASE_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_REGION_BASE (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga8d81e32c93ae41bccda58159162d8d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d81e32c93ae41bccda58159162d8d3f">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_OFFSET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_OFFSET_Msk&#160;&#160;&#160;(0xfff0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_REGION_OFFSET (Bitfield-Mask: 0xfff) <br  />
 </p>

</div>
</div>
<a id="gaf61c727b631a5ae4d28e52ffe1e32e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf61c727b631a5ae4d28e52ffe1e32e5f">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_OFFSET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_OFFSET_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_REGION_OFFSET (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga641225a222d3fa5352a351d59f86d53b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga641225a222d3fa5352a351d59f86d53b">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_SIZE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_SIZE_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_REGION_SIZE (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga20ce32f59ae8b3b864842a2ba9bf1592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20ce32f59ae8b3b864842a2ba9bf1592">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_SIZE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_FLASH_REG_FLASH_REGION_SIZE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_REGION_SIZE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac04667f06a762ff12892af024e87e6b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac04667f06a762ff12892af024e87e6b8">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_HITS_THRES_STATUS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_HITS_THRES_STATUS_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_IRQ_HITS_THRES_STATUS (Bitfield-Mask: 0x01) </p>

</div>
</div>
<a id="gac45e6a476adc6391556f63acd1db4245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac45e6a476adc6391556f63acd1db4245">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_HITS_THRES_STATUS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_HITS_THRES_STATUS_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_IRQ_HITS_THRES_STATUS (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga143dbc7704880ae13574fca592bb485d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga143dbc7704880ae13574fca592bb485d">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_MASK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_MASK_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_IRQ_MASK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga136840f34e649e02a36254b86f9dcf24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga136840f34e649e02a36254b86f9dcf24">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_MASK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_MASK_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_IRQ_MASK (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga757433af04acbdbad0400d0b660c6cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga757433af04acbdbad0400d0b660c6cab">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_MISSES_THRES_STATUS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_MISSES_THRES_STATUS_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_IRQ_MISSES_THRES_STATUS (Bitfield-Mask: 0x01) </p>

</div>
</div>
<a id="gaf69cd6c15b178db4a44029b9ad465163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf69cd6c15b178db4a44029b9ad465163">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_MISSES_THRES_STATUS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_MISSES_THRES_STATUS_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_IRQ_MISSES_THRES_STATUS (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga077774056d7895374ba2424f98d05bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga077774056d7895374ba2424f98d05bc2">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_TINT_STATUS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_TINT_STATUS_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_IRQ_TINT_STATUS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga499a2b282daa547342039e3d6195718d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga499a2b282daa547342039e3d6195718d">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_TINT_STATUS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_IRQ_TINT_STATUS_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_IRQ_TINT_STATUS (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga984dbc72993241ed08d1a491ed8e47c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga984dbc72993241ed08d1a491ed8e47c4">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_START_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_START (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga64295a8869c82918b64baa39dea3f525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64295a8869c82918b64baa39dea3f525">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_CTRL_REG_MRM_START_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_START (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gab728dc16f5ba6fced81e2383073a2b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab728dc16f5ba6fced81e2383073a2b63">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_HITS1WS_REG_MRM_HITS1WS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_HITS1WS_REG_MRM_HITS1WS_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_HITS1WS (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga4595193aef80659c14d247742b287551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4595193aef80659c14d247742b287551">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_HITS1WS_REG_MRM_HITS1WS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_HITS1WS_REG_MRM_HITS1WS_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_HITS1WS (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf688dbd097a04f4355e47d00ed783b3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf688dbd097a04f4355e47d00ed783b3a">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_HITS_REG_MRM_HITS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_HITS_REG_MRM_HITS_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_HITS (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga83242434c8d750fd8572524ce5450747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83242434c8d750fd8572524ce5450747">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_HITS_REG_MRM_HITS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_HITS_REG_MRM_HITS_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_HITS (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf43179b7f1b62916a86bcc315ca00bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf43179b7f1b62916a86bcc315ca00bd2">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_HITS_THRES_REG_MRM_HITS_THRES_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_HITS_THRES_REG_MRM_HITS_THRES_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_HITS_THRES (Bitfield-Mask: 0xffffffff) </p>

</div>
</div>
<a id="gaf993c865d78e8e4b57ec5e9d00971772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf993c865d78e8e4b57ec5e9d00971772">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_HITS_THRES_REG_MRM_HITS_THRES_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_HITS_THRES_REG_MRM_HITS_THRES_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_HITS_THRES (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga89b3117d9dc11b74c74b4cfa9a5e822d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89b3117d9dc11b74c74b4cfa9a5e822d">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_MISSES_REG_MRM_MISSES_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_MISSES_REG_MRM_MISSES_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_MISSES (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gac7b2c93a3ffdcef9a0cca7d21298cc30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7b2c93a3ffdcef9a0cca7d21298cc30">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_MISSES_REG_MRM_MISSES_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_MISSES_REG_MRM_MISSES_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_MISSES (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga296e08b1904276a49d88426e86a478b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga296e08b1904276a49d88426e86a478b5">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_MISSES_THRES_REG_MRM_MISSES_THRES_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_MISSES_THRES_REG_MRM_MISSES_THRES_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_MISSES_THRES (Bitfield-Mask: 0xffffffff) </p>

</div>
</div>
<a id="ga354c0759bcfc45eb291cb0e11d973972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga354c0759bcfc45eb291cb0e11d973972">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_MISSES_THRES_REG_MRM_MISSES_THRES_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_MISSES_THRES_REG_MRM_MISSES_THRES_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_MISSES_THRES (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga6a849f5567a612895e960cb35ec0d4ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a849f5567a612895e960cb35ec0d4ba">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_TINT_REG_MRM_TINT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_TINT_REG_MRM_TINT_Msk&#160;&#160;&#160;(0x7ffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_TINT (Bitfield-Mask: 0x7ffff) <br  />
 </p>

</div>
</div>
<a id="ga6721e323053ca479fd754196113a79ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6721e323053ca479fd754196113a79ec">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_MRM_TINT_REG_MRM_TINT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_MRM_TINT_REG_MRM_TINT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRM_TINT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga67a5360f068e6aad44178610766c77f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67a5360f068e6aad44178610766c77f1">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_RESET_REG_SWD_HW_RESET_REQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_RESET_REG_SWD_HW_RESET_REQ_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SWD_HW_RESET_REQ (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga796f29578525ccd1cde7617ec9c0390c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga796f29578525ccd1cde7617ec9c0390c">&#9670;&nbsp;</a></span>CMAC_CACHE_CM_CACHE_RESET_REG_SWD_HW_RESET_REQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMAC_CACHE_CM_CACHE_RESET_REG_SWD_HW_RESET_REQ_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SWD_HW_RESET_REQ (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga6b9534f6da209c237cc2981b12821690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b9534f6da209c237cc2981b12821690">&#9670;&nbsp;</a></span>CRG_AUD_PCM_DIV_REG_CLK_PCM_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_PCM_DIV_REG_CLK_PCM_EN_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_PCM_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga16c10dd09b695613bfc846e7c29d80a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16c10dd09b695613bfc846e7c29d80a7">&#9670;&nbsp;</a></span>CRG_AUD_PCM_DIV_REG_CLK_PCM_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_PCM_DIV_REG_CLK_PCM_EN_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_PCM_EN (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga65eecf905cc280b33c1c66061ab0552f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65eecf905cc280b33c1c66061ab0552f">&#9670;&nbsp;</a></span>CRG_AUD_PCM_DIV_REG_PCM_DIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_PCM_DIV_REG_PCM_DIV_Msk&#160;&#160;&#160;(0xfffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_DIV (Bitfield-Mask: 0xfff) <br  />
 </p>

</div>
</div>
<a id="ga8053576646369012241611aea0671194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8053576646369012241611aea0671194">&#9670;&nbsp;</a></span>CRG_AUD_PCM_DIV_REG_PCM_DIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_PCM_DIV_REG_PCM_DIV_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_DIV (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga57c1313b944e6456c7eb64fbc7a37841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57c1313b944e6456c7eb64fbc7a37841">&#9670;&nbsp;</a></span>CRG_AUD_PCM_DIV_REG_PCM_SRC_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_PCM_DIV_REG_PCM_SRC_SEL_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_SRC_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga93cded35f76580c5fa03fca4e001fefc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93cded35f76580c5fa03fca4e001fefc">&#9670;&nbsp;</a></span>CRG_AUD_PCM_DIV_REG_PCM_SRC_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_PCM_DIV_REG_PCM_SRC_SEL_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_SRC_SEL (Bit 13) <br  />
 </p>

</div>
</div>
<a id="gaf30d6e9f6b0c352588cfc2a64372e3c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf30d6e9f6b0c352588cfc2a64372e3c8">&#9670;&nbsp;</a></span>CRG_AUD_PCM_FDIV_REG_PCM_FDIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_PCM_FDIV_REG_PCM_FDIV_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_FDIV (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga16078ccf207be3ec42e9534a6815eaf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16078ccf207be3ec42e9534a6815eaf8">&#9670;&nbsp;</a></span>CRG_AUD_PCM_FDIV_REG_PCM_FDIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_PCM_FDIV_REG_PCM_FDIV_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_FDIV (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga6b35c4fee6bbbdda71d9b19de53405a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b35c4fee6bbbdda71d9b19de53405a5">&#9670;&nbsp;</a></span>CRG_AUD_PDM_DIV_REG_CLK_PDM_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_PDM_DIV_REG_CLK_PDM_EN_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_PDM_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2eb22787f770f525592c79b845517802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eb22787f770f525592c79b845517802">&#9670;&nbsp;</a></span>CRG_AUD_PDM_DIV_REG_CLK_PDM_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_PDM_DIV_REG_CLK_PDM_EN_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_PDM_EN (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga9e43ddb748d77de886477e50ee237d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e43ddb748d77de886477e50ee237d63">&#9670;&nbsp;</a></span>CRG_AUD_PDM_DIV_REG_PDM_DIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_PDM_DIV_REG_PDM_DIV_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDM_DIV (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gabd6be7f10f30e2155007da4d4ca942ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd6be7f10f30e2155007da4d4ca942ad">&#9670;&nbsp;</a></span>CRG_AUD_PDM_DIV_REG_PDM_DIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_PDM_DIV_REG_PDM_DIV_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDM_DIV (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga0d64bf0174cb3d2f7dba74ab6d63b471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d64bf0174cb3d2f7dba74ab6d63b471">&#9670;&nbsp;</a></span>CRG_AUD_PDM_DIV_REG_PDM_MASTER_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_PDM_DIV_REG_PDM_MASTER_MODE_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDM_MASTER_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac6b5a2ba99629e0ff6f5ccc1f2bddfd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6b5a2ba99629e0ff6f5ccc1f2bddfd5">&#9670;&nbsp;</a></span>CRG_AUD_PDM_DIV_REG_PDM_MASTER_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_PDM_DIV_REG_PDM_MASTER_MODE_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDM_MASTER_MODE (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga6d6c869eac2b7412d3a6f4fb0ab2394b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d6c869eac2b7412d3a6f4fb0ab2394b">&#9670;&nbsp;</a></span>CRG_AUD_SRC_DIV_REG_CLK_SRC2_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_SRC_DIV_REG_CLK_SRC2_EN_Msk&#160;&#160;&#160;(0x20000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_SRC2_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6d8dc7b176e38e1a36283db041e48015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d8dc7b176e38e1a36283db041e48015">&#9670;&nbsp;</a></span>CRG_AUD_SRC_DIV_REG_CLK_SRC2_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_SRC_DIV_REG_CLK_SRC2_EN_Pos&#160;&#160;&#160;(17UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_SRC2_EN (Bit 17) <br  />
 </p>

</div>
</div>
<a id="ga02e34fdeb6aecd3b42542ed69a1f554c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02e34fdeb6aecd3b42542ed69a1f554c">&#9670;&nbsp;</a></span>CRG_AUD_SRC_DIV_REG_CLK_SRC_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_SRC_DIV_REG_CLK_SRC_EN_Msk&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_SRC_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga92afcf973fb23d8531d8c54b7bd2f6c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92afcf973fb23d8531d8c54b7bd2f6c0">&#9670;&nbsp;</a></span>CRG_AUD_SRC_DIV_REG_CLK_SRC_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_SRC_DIV_REG_CLK_SRC_EN_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_SRC_EN (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga504da55646225a728df3743c15db3618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga504da55646225a728df3743c15db3618">&#9670;&nbsp;</a></span>CRG_AUD_SRC_DIV_REG_SRC2_DIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_SRC_DIV_REG_SRC2_DIV_Msk&#160;&#160;&#160;(0xff00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC2_DIV (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga794a1040edf5f0e61a5ec36459eea854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga794a1040edf5f0e61a5ec36459eea854">&#9670;&nbsp;</a></span>CRG_AUD_SRC_DIV_REG_SRC2_DIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_SRC_DIV_REG_SRC2_DIV_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC2_DIV (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gaf6ced6dc21f43f5f11258266c6507236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6ced6dc21f43f5f11258266c6507236">&#9670;&nbsp;</a></span>CRG_AUD_SRC_DIV_REG_SRC_DIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_SRC_DIV_REG_SRC_DIV_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_DIV (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga7ac184fb0a926499ea202c19f9b8cf6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ac184fb0a926499ea202c19f9b8cf6a">&#9670;&nbsp;</a></span>CRG_AUD_SRC_DIV_REG_SRC_DIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_AUD_SRC_DIV_REG_SRC_DIV_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_DIV (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga34a358991f57ce0c4e907b342cae3c96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34a358991f57ce0c4e907b342cae3c96">&#9670;&nbsp;</a></span>CRG_COM_CLK_COM_REG_I2C_CLK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_CLK_COM_REG_I2C_CLK_SEL_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_CLK_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga84b6d704fefce387dcf6285781d8d077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84b6d704fefce387dcf6285781d8d077">&#9670;&nbsp;</a></span>CRG_COM_CLK_COM_REG_I2C_CLK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_CLK_COM_REG_I2C_CLK_SEL_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_CLK_SEL (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gaac9b2ef8d9d8d001cfa75255f9f27186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac9b2ef8d9d8d001cfa75255f9f27186">&#9670;&nbsp;</a></span>CRG_COM_CLK_COM_REG_I2C_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_CLK_COM_REG_I2C_ENABLE_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga27dcb0b82d1c717816230de92824d8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27dcb0b82d1c717816230de92824d8ee">&#9670;&nbsp;</a></span>CRG_COM_CLK_COM_REG_I2C_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_CLK_COM_REG_I2C_ENABLE_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_ENABLE (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gaf4cf2fed7089379d76f8a2561543fda6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4cf2fed7089379d76f8a2561543fda6">&#9670;&nbsp;</a></span>CRG_COM_CLK_COM_REG_SPI_CLK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_CLK_COM_REG_SPI_CLK_SEL_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_CLK_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7c0b9108b8c3599dc4738fd6ec86fc13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c0b9108b8c3599dc4738fd6ec86fc13">&#9670;&nbsp;</a></span>CRG_COM_CLK_COM_REG_SPI_CLK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_CLK_COM_REG_SPI_CLK_SEL_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_CLK_SEL (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gaba6902c6a69c78c06f53bc7b11215d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba6902c6a69c78c06f53bc7b11215d2f">&#9670;&nbsp;</a></span>CRG_COM_CLK_COM_REG_SPI_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_CLK_COM_REG_SPI_ENABLE_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gafa2f7b15d4f33e1add6ea94bbb494a6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa2f7b15d4f33e1add6ea94bbb494a6d">&#9670;&nbsp;</a></span>CRG_COM_CLK_COM_REG_SPI_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_CLK_COM_REG_SPI_ENABLE_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_ENABLE (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga2a5e54ad8637aaa01e5216d526072709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a5e54ad8637aaa01e5216d526072709">&#9670;&nbsp;</a></span>CRG_COM_CLK_COM_REG_UART2_CLK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_CLK_COM_REG_UART2_CLK_SEL_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART2_CLK_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gabb4e24d70b605862456c1eae16b8196a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb4e24d70b605862456c1eae16b8196a">&#9670;&nbsp;</a></span>CRG_COM_CLK_COM_REG_UART2_CLK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_CLK_COM_REG_UART2_CLK_SEL_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART2_CLK_SEL (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga90d7205bbf1a1cfbd446efc0921ffb1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90d7205bbf1a1cfbd446efc0921ffb1c">&#9670;&nbsp;</a></span>CRG_COM_CLK_COM_REG_UART2_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_CLK_COM_REG_UART2_ENABLE_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART2_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaec64e113dc50d53be7ca16932d5a7853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec64e113dc50d53be7ca16932d5a7853">&#9670;&nbsp;</a></span>CRG_COM_CLK_COM_REG_UART2_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_CLK_COM_REG_UART2_ENABLE_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART2_ENABLE (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga7fd68f2c920fbda73e79145483e8a498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fd68f2c920fbda73e79145483e8a498">&#9670;&nbsp;</a></span>CRG_COM_CLK_COM_REG_UART_CLK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_CLK_COM_REG_UART_CLK_SEL_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_CLK_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa8a5f250c22c89daef466ba0b4dbec8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8a5f250c22c89daef466ba0b4dbec8e">&#9670;&nbsp;</a></span>CRG_COM_CLK_COM_REG_UART_CLK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_CLK_COM_REG_UART_CLK_SEL_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_CLK_SEL (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gafd69a815c28a74eaa7c75c3a23de3d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd69a815c28a74eaa7c75c3a23de3d89">&#9670;&nbsp;</a></span>CRG_COM_CLK_COM_REG_UART_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_CLK_COM_REG_UART_ENABLE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga332cf8103020ddf7586500a3b200b62a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga332cf8103020ddf7586500a3b200b62a">&#9670;&nbsp;</a></span>CRG_COM_CLK_COM_REG_UART_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_CLK_COM_REG_UART_ENABLE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_ENABLE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gad47fa68fc01e882415e938d265c01ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad47fa68fc01e882415e938d265c01ecf">&#9670;&nbsp;</a></span>CRG_COM_RESET_CLK_COM_REG_I2C_CLK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_RESET_CLK_COM_REG_I2C_CLK_SEL_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_CLK_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae273b1bfb2976f279bbf8458d89aadb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae273b1bfb2976f279bbf8458d89aadb4">&#9670;&nbsp;</a></span>CRG_COM_RESET_CLK_COM_REG_I2C_CLK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_RESET_CLK_COM_REG_I2C_CLK_SEL_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_CLK_SEL (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga33f9cd90e9f780cbcdef10c4ddda74f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33f9cd90e9f780cbcdef10c4ddda74f7">&#9670;&nbsp;</a></span>CRG_COM_RESET_CLK_COM_REG_I2C_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_RESET_CLK_COM_REG_I2C_ENABLE_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga581a004b7d591e027d5cb5ffbef042fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga581a004b7d591e027d5cb5ffbef042fb">&#9670;&nbsp;</a></span>CRG_COM_RESET_CLK_COM_REG_I2C_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_RESET_CLK_COM_REG_I2C_ENABLE_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_ENABLE (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga023a0b3649079da5de7796c0fe6daa2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga023a0b3649079da5de7796c0fe6daa2c">&#9670;&nbsp;</a></span>CRG_COM_RESET_CLK_COM_REG_SPI_CLK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_RESET_CLK_COM_REG_SPI_CLK_SEL_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_CLK_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga785214b8a2e290748757ab64a4b7e097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga785214b8a2e290748757ab64a4b7e097">&#9670;&nbsp;</a></span>CRG_COM_RESET_CLK_COM_REG_SPI_CLK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_RESET_CLK_COM_REG_SPI_CLK_SEL_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_CLK_SEL (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga4cbd3fd8d29264c610cb698a7efc6ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cbd3fd8d29264c610cb698a7efc6ee3">&#9670;&nbsp;</a></span>CRG_COM_RESET_CLK_COM_REG_SPI_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_RESET_CLK_COM_REG_SPI_ENABLE_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8d6d4543f306c96673a1f426e841688b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d6d4543f306c96673a1f426e841688b">&#9670;&nbsp;</a></span>CRG_COM_RESET_CLK_COM_REG_SPI_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_RESET_CLK_COM_REG_SPI_ENABLE_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_ENABLE (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga593fb5ee9966540f35618e443bdf6e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga593fb5ee9966540f35618e443bdf6e5f">&#9670;&nbsp;</a></span>CRG_COM_RESET_CLK_COM_REG_UART2_CLK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_RESET_CLK_COM_REG_UART2_CLK_SEL_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART2_CLK_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga161dc9a11f04a6251bce275ee03654d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga161dc9a11f04a6251bce275ee03654d3">&#9670;&nbsp;</a></span>CRG_COM_RESET_CLK_COM_REG_UART2_CLK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_RESET_CLK_COM_REG_UART2_CLK_SEL_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART2_CLK_SEL (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga0e14fd23234cc1c20734e60753402356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e14fd23234cc1c20734e60753402356">&#9670;&nbsp;</a></span>CRG_COM_RESET_CLK_COM_REG_UART2_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_RESET_CLK_COM_REG_UART2_ENABLE_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART2_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga51254b55e1882397696ec1f91cdc810e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51254b55e1882397696ec1f91cdc810e">&#9670;&nbsp;</a></span>CRG_COM_RESET_CLK_COM_REG_UART2_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_RESET_CLK_COM_REG_UART2_ENABLE_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART2_ENABLE (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gafe46e350cee80a8e61cbba81a841a573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe46e350cee80a8e61cbba81a841a573">&#9670;&nbsp;</a></span>CRG_COM_RESET_CLK_COM_REG_UART_CLK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_RESET_CLK_COM_REG_UART_CLK_SEL_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_CLK_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa06ff882f61323888ad137a7ea0cca57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa06ff882f61323888ad137a7ea0cca57">&#9670;&nbsp;</a></span>CRG_COM_RESET_CLK_COM_REG_UART_CLK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_RESET_CLK_COM_REG_UART_CLK_SEL_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_CLK_SEL (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga38025a4c3cb0a1e05e003111c34e00dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38025a4c3cb0a1e05e003111c34e00dd">&#9670;&nbsp;</a></span>CRG_COM_RESET_CLK_COM_REG_UART_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_RESET_CLK_COM_REG_UART_ENABLE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac21215395ed89f8b5f1dac6b16a5c38e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac21215395ed89f8b5f1dac6b16a5c38e">&#9670;&nbsp;</a></span>CRG_COM_RESET_CLK_COM_REG_UART_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_RESET_CLK_COM_REG_UART_ENABLE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_ENABLE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga46deb16c2ee04738a6aa17e6ddd4c60c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46deb16c2ee04738a6aa17e6ddd4c60c">&#9670;&nbsp;</a></span>CRG_COM_SET_CLK_COM_REG_I2C_CLK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_SET_CLK_COM_REG_I2C_CLK_SEL_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_CLK_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gafe4858a436de800d28eb4fa739378df3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe4858a436de800d28eb4fa739378df3">&#9670;&nbsp;</a></span>CRG_COM_SET_CLK_COM_REG_I2C_CLK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_SET_CLK_COM_REG_I2C_CLK_SEL_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_CLK_SEL (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gaa1fe9c04af01b00c5ed82e5bf679f0d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1fe9c04af01b00c5ed82e5bf679f0d4">&#9670;&nbsp;</a></span>CRG_COM_SET_CLK_COM_REG_I2C_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_SET_CLK_COM_REG_I2C_ENABLE_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab4b81f92f40d1545b6f8fba76af4f270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4b81f92f40d1545b6f8fba76af4f270">&#9670;&nbsp;</a></span>CRG_COM_SET_CLK_COM_REG_I2C_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_SET_CLK_COM_REG_I2C_ENABLE_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_ENABLE (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga90fbddc0dba880b6edb2bc9232f4f122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90fbddc0dba880b6edb2bc9232f4f122">&#9670;&nbsp;</a></span>CRG_COM_SET_CLK_COM_REG_SPI_CLK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_SET_CLK_COM_REG_SPI_CLK_SEL_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_CLK_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae02409ff3cae8fc99b4550de91741fb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae02409ff3cae8fc99b4550de91741fb7">&#9670;&nbsp;</a></span>CRG_COM_SET_CLK_COM_REG_SPI_CLK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_SET_CLK_COM_REG_SPI_CLK_SEL_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_CLK_SEL (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga8dcfcac5e75ff6836de194bd1ae0d222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dcfcac5e75ff6836de194bd1ae0d222">&#9670;&nbsp;</a></span>CRG_COM_SET_CLK_COM_REG_SPI_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_SET_CLK_COM_REG_SPI_ENABLE_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gabe93d0ce9de5b597bff3b97b4187befd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe93d0ce9de5b597bff3b97b4187befd">&#9670;&nbsp;</a></span>CRG_COM_SET_CLK_COM_REG_SPI_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_SET_CLK_COM_REG_SPI_ENABLE_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_ENABLE (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga56fc3148e8119baccd2f636d3fc561a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56fc3148e8119baccd2f636d3fc561a7">&#9670;&nbsp;</a></span>CRG_COM_SET_CLK_COM_REG_UART2_CLK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_SET_CLK_COM_REG_UART2_CLK_SEL_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART2_CLK_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf589309c016c6b340d99a8a51e4a2876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf589309c016c6b340d99a8a51e4a2876">&#9670;&nbsp;</a></span>CRG_COM_SET_CLK_COM_REG_UART2_CLK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_SET_CLK_COM_REG_UART2_CLK_SEL_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART2_CLK_SEL (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga7a8deb1fe2e5667491235fa4e93a870d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a8deb1fe2e5667491235fa4e93a870d">&#9670;&nbsp;</a></span>CRG_COM_SET_CLK_COM_REG_UART2_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_SET_CLK_COM_REG_UART2_ENABLE_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART2_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga887246dde62169c7b46b313c56433635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga887246dde62169c7b46b313c56433635">&#9670;&nbsp;</a></span>CRG_COM_SET_CLK_COM_REG_UART2_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_SET_CLK_COM_REG_UART2_ENABLE_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART2_ENABLE (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gae08691728622528859086daa34c3a537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae08691728622528859086daa34c3a537">&#9670;&nbsp;</a></span>CRG_COM_SET_CLK_COM_REG_UART_CLK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_SET_CLK_COM_REG_UART_CLK_SEL_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_CLK_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga30e4203ccdb4863744563f11d52702ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30e4203ccdb4863744563f11d52702ef">&#9670;&nbsp;</a></span>CRG_COM_SET_CLK_COM_REG_UART_CLK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_SET_CLK_COM_REG_UART_CLK_SEL_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_CLK_SEL (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga938c587f0698c082cc71d12fb85acb69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga938c587f0698c082cc71d12fb85acb69">&#9670;&nbsp;</a></span>CRG_COM_SET_CLK_COM_REG_UART_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_SET_CLK_COM_REG_UART_ENABLE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac16d69d7c80160888bb40692ed2919c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac16d69d7c80160888bb40692ed2919c1">&#9670;&nbsp;</a></span>CRG_COM_SET_CLK_COM_REG_UART_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_COM_SET_CLK_COM_REG_UART_ENABLE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_ENABLE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga7b879960e5148ffb5630c300feafceec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b879960e5148ffb5630c300feafceec">&#9670;&nbsp;</a></span>CRG_PER_CLK_PER_REG_GPADC_CLK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_PER_CLK_PER_REG_GPADC_CLK_SEL_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPADC_CLK_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga365c17f0692ad3c34f1bf71045afe8ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga365c17f0692ad3c34f1bf71045afe8ce">&#9670;&nbsp;</a></span>CRG_PER_CLK_PER_REG_GPADC_CLK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_PER_CLK_PER_REG_GPADC_CLK_SEL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPADC_CLK_SEL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga49682647bf5a7f2214764f31f7f2e56f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49682647bf5a7f2214764f31f7f2e56f">&#9670;&nbsp;</a></span>CRG_PER_RESET_CLK_PER_REG_GPADC_CLK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_PER_RESET_CLK_PER_REG_GPADC_CLK_SEL_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPADC_CLK_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gacec25f9b9e2ea6cf669849509bb90020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacec25f9b9e2ea6cf669849509bb90020">&#9670;&nbsp;</a></span>CRG_PER_RESET_CLK_PER_REG_GPADC_CLK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_PER_RESET_CLK_PER_REG_GPADC_CLK_SEL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPADC_CLK_SEL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga6625a6e0a210fed4d968b41336e071ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6625a6e0a210fed4d968b41336e071ab">&#9670;&nbsp;</a></span>CRG_PER_SET_CLK_PER_REG_GPADC_CLK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_PER_SET_CLK_PER_REG_GPADC_CLK_SEL_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPADC_CLK_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3288e6a00ad5bb91d13ea45ecc636b24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3288e6a00ad5bb91d13ea45ecc636b24">&#9670;&nbsp;</a></span>CRG_PER_SET_CLK_PER_REG_GPADC_CLK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_PER_SET_CLK_PER_REG_GPADC_CLK_SEL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPADC_CLK_SEL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaca59244b708e2dfe5a16b6beec10f363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca59244b708e2dfe5a16b6beec10f363">&#9670;&nbsp;</a></span>CRG_TOP_ANA_STATUS_REG_BANDGAP_OK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_ANA_STATUS_REG_BANDGAP_OK_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BANDGAP_OK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2a0c5d2ff8b29eb821add33e1ec5e3af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a0c5d2ff8b29eb821add33e1ec5e3af">&#9670;&nbsp;</a></span>CRG_TOP_ANA_STATUS_REG_BANDGAP_OK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_ANA_STATUS_REG_BANDGAP_OK_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BANDGAP_OK (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga7be0fff23f3f6cc78291926910556f32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7be0fff23f3f6cc78291926910556f32">&#9670;&nbsp;</a></span>CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDCDC_OK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDCDC_OK_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_COMP_VDCDC_OK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga477f0d0bcd12806b6997e5953a6a3741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga477f0d0bcd12806b6997e5953a6a3741">&#9670;&nbsp;</a></span>CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDCDC_OK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDCDC_OK_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_COMP_VDCDC_OK (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga2ed199c1abace54452613bd6a81a780c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ed199c1abace54452613bd6a81a780c">&#9670;&nbsp;</a></span>CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDD_OK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDD_OK_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_COMP_VDD_OK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga273111172220765ac68f8f41e70b9a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga273111172220765ac68f8f41e70b9a4b">&#9670;&nbsp;</a></span>CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDD_OK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDD_OK_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_COMP_VDD_OK (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga88f7aeae880100516388011c1c254564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88f7aeae880100516388011c1c254564">&#9670;&nbsp;</a></span>CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDDIO_OK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDDIO_OK_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_COMP_VDDIO_OK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac85f3b4d05c2a7f02d7f347005d8a940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac85f3b4d05c2a7f02d7f347005d8a940">&#9670;&nbsp;</a></span>CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDDIO_OK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_ANA_STATUS_REG_BOD_COMP_VDDIO_OK_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_COMP_VDDIO_OK (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga707178855e28124a70b48654548105be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga707178855e28124a70b48654548105be">&#9670;&nbsp;</a></span>CRG_TOP_ANA_STATUS_REG_BOD_COMP_VEFLASH_OK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_ANA_STATUS_REG_BOD_COMP_VEFLASH_OK_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_COMP_VEFLASH_OK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga39a67ada3133e0885c7316aa986fc316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39a67ada3133e0885c7316aa986fc316">&#9670;&nbsp;</a></span>CRG_TOP_ANA_STATUS_REG_BOD_COMP_VEFLASH_OK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_ANA_STATUS_REG_BOD_COMP_VEFLASH_OK_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_COMP_VEFLASH_OK (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga420d5baa42af22fec424b983094cee5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga420d5baa42af22fec424b983094cee5f">&#9670;&nbsp;</a></span>CRG_TOP_ANA_STATUS_REG_LDO_CORE_OK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_ANA_STATUS_REG_LDO_CORE_OK_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_CORE_OK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga41442f6bf0e2c0915d2edf7882a63f1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41442f6bf0e2c0915d2edf7882a63f1e">&#9670;&nbsp;</a></span>CRG_TOP_ANA_STATUS_REG_LDO_CORE_OK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_ANA_STATUS_REG_LDO_CORE_OK_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_CORE_OK (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga900edb82b5e15a80ddd7c24858e0fdd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga900edb82b5e15a80ddd7c24858e0fdd3">&#9670;&nbsp;</a></span>CRG_TOP_ANA_STATUS_REG_LDO_GPADC_OK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_ANA_STATUS_REG_LDO_GPADC_OK_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_GPADC_OK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3b9728ed73b2990029418543cef71df1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b9728ed73b2990029418543cef71df1">&#9670;&nbsp;</a></span>CRG_TOP_ANA_STATUS_REG_LDO_GPADC_OK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_ANA_STATUS_REG_LDO_GPADC_OK_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_GPADC_OK (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gaad2b372c91eb638ca80b91de2f281fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad2b372c91eb638ca80b91de2f281fcb">&#9670;&nbsp;</a></span>CRG_TOP_ANA_STATUS_REG_LDO_IO_OK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_ANA_STATUS_REG_LDO_IO_OK_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_IO_OK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gabc757b13c6008714a7e99788dd09a37d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc757b13c6008714a7e99788dd09a37d">&#9670;&nbsp;</a></span>CRG_TOP_ANA_STATUS_REG_LDO_IO_OK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_ANA_STATUS_REG_LDO_IO_OK_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_IO_OK (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga7dffde8faad360b9f971a4044a24bdb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dffde8faad360b9f971a4044a24bdb6">&#9670;&nbsp;</a></span>CRG_TOP_ANA_STATUS_REG_LDO_LOW_OK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_ANA_STATUS_REG_LDO_LOW_OK_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_LOW_OK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga338c5c4d14f50f8f41eb68cad62bca07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga338c5c4d14f50f8f41eb68cad62bca07">&#9670;&nbsp;</a></span>CRG_TOP_ANA_STATUS_REG_LDO_LOW_OK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_ANA_STATUS_REG_LDO_LOW_OK_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_LOW_OK (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga464ba78ffd554bfc3e305365eaa79594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga464ba78ffd554bfc3e305365eaa79594">&#9670;&nbsp;</a></span>CRG_TOP_BANDGAP_REG_BGR_ITRIM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BANDGAP_REG_BGR_ITRIM_Msk&#160;&#160;&#160;(0x7c0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BGR_ITRIM (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="gac914c265bc4a8487d2fdab6803c1283d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac914c265bc4a8487d2fdab6803c1283d">&#9670;&nbsp;</a></span>CRG_TOP_BANDGAP_REG_BGR_ITRIM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BANDGAP_REG_BGR_ITRIM_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BGR_ITRIM (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gac376e333fde154aeeb5142f7f6fad69f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac376e333fde154aeeb5142f7f6fad69f">&#9670;&nbsp;</a></span>CRG_TOP_BANDGAP_REG_BGR_TRIM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BANDGAP_REG_BGR_TRIM_Msk&#160;&#160;&#160;(0x1fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BGR_TRIM (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga10532f5f75cc9c3ce17a1988e7790313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10532f5f75cc9c3ce17a1988e7790313">&#9670;&nbsp;</a></span>CRG_TOP_BANDGAP_REG_BGR_TRIM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BANDGAP_REG_BGR_TRIM_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BGR_TRIM (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga316ccc2e261453dc49d02b596998102f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga316ccc2e261453dc49d02b596998102f">&#9670;&nbsp;</a></span>CRG_TOP_BIAS_VREF_SEL_REG_BIAS_VREF_RF1_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BIAS_VREF_SEL_REG_BIAS_VREF_RF1_SEL_Msk&#160;&#160;&#160;(0xfUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIAS_VREF_RF1_SEL (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga124d43afee951650cebfd6bf187ae9fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga124d43afee951650cebfd6bf187ae9fe">&#9670;&nbsp;</a></span>CRG_TOP_BIAS_VREF_SEL_REG_BIAS_VREF_RF1_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BIAS_VREF_SEL_REG_BIAS_VREF_RF1_SEL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIAS_VREF_RF1_SEL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gad65aa9d918be7c4747c3f51c0afd7988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad65aa9d918be7c4747c3f51c0afd7988">&#9670;&nbsp;</a></span>CRG_TOP_BIAS_VREF_SEL_REG_BIAS_VREF_RF2_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BIAS_VREF_SEL_REG_BIAS_VREF_RF2_SEL_Msk&#160;&#160;&#160;(0xf0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIAS_VREF_RF2_SEL (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga8e8e543d5fc7151e9b3455f22a107e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e8e543d5fc7151e9b3455f22a107e6c">&#9670;&nbsp;</a></span>CRG_TOP_BIAS_VREF_SEL_REG_BIAS_VREF_RF2_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BIAS_VREF_SEL_REG_BIAS_VREF_RF2_SEL_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIAS_VREF_RF2_SEL (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gaea7423e7b0af448527106df126f87047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea7423e7b0af448527106df126f87047">&#9670;&nbsp;</a></span>CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDCDC_COMP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDCDC_COMP_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_DIS_VDCDC_COMP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae90313ef9692f0cc0a21da84984b2720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae90313ef9692f0cc0a21da84984b2720">&#9670;&nbsp;</a></span>CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDCDC_COMP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDCDC_COMP_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_DIS_VDCDC_COMP (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga4b47ffa2a28fcc491da06fcccf0cab33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b47ffa2a28fcc491da06fcccf0cab33">&#9670;&nbsp;</a></span>CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDD_COMP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDD_COMP_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_DIS_VDD_COMP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga61139223ace8df8df50d15128179085e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61139223ace8df8df50d15128179085e">&#9670;&nbsp;</a></span>CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDD_COMP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDD_COMP_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_DIS_VDD_COMP (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga131d66eddfc8bc304dc6a2fae58f26cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga131d66eddfc8bc304dc6a2fae58f26cc">&#9670;&nbsp;</a></span>CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDDIO_COMP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDDIO_COMP_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_DIS_VDDIO_COMP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga958c3a2c45493176ad5163b76a8bef3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga958c3a2c45493176ad5163b76a8bef3a">&#9670;&nbsp;</a></span>CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDDIO_COMP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BOD_CTRL_REG_BOD_DIS_VDDIO_COMP_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_DIS_VDDIO_COMP (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gabc70edc4a44984afb27a1c89c3b5a78e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc70edc4a44984afb27a1c89c3b5a78e">&#9670;&nbsp;</a></span>CRG_TOP_BOD_CTRL_REG_BOD_SEL_VDD_LVL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BOD_CTRL_REG_BOD_SEL_VDD_LVL_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_SEL_VDD_LVL (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga6dee7c8ddb1344bf7689f634a347a2ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dee7c8ddb1344bf7689f634a347a2ba">&#9670;&nbsp;</a></span>CRG_TOP_BOD_CTRL_REG_BOD_SEL_VDD_LVL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BOD_CTRL_REG_BOD_SEL_VDD_LVL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_SEL_VDD_LVL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga6a55d8e17b13046b2e63c96e4e7aa077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a55d8e17b13046b2e63c96e4e7aa077">&#9670;&nbsp;</a></span>CRG_TOP_BOD_CTRL_REG_BOD_VDCDC_MASK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BOD_CTRL_REG_BOD_VDCDC_MASK_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VDCDC_MASK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1990c9a4f021e21db012424198497bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1990c9a4f021e21db012424198497bed">&#9670;&nbsp;</a></span>CRG_TOP_BOD_CTRL_REG_BOD_VDCDC_MASK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BOD_CTRL_REG_BOD_VDCDC_MASK_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VDCDC_MASK (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga51798eb67263d20a24975537e73a286d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51798eb67263d20a24975537e73a286d">&#9670;&nbsp;</a></span>CRG_TOP_BOD_CTRL_REG_BOD_VDD_MASK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BOD_CTRL_REG_BOD_VDD_MASK_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VDD_MASK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga34805e7d0b27a18b9d9973c9ffed53fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34805e7d0b27a18b9d9973c9ffed53fb">&#9670;&nbsp;</a></span>CRG_TOP_BOD_CTRL_REG_BOD_VDD_MASK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BOD_CTRL_REG_BOD_VDD_MASK_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VDD_MASK (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gae312b42e75584f53fc87f3979e181b3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae312b42e75584f53fc87f3979e181b3e">&#9670;&nbsp;</a></span>CRG_TOP_BOD_CTRL_REG_BOD_VDDIO_MASK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BOD_CTRL_REG_BOD_VDDIO_MASK_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VDDIO_MASK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gacbd7fd1c3cc5d50da5cbc36a5a68a24a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbd7fd1c3cc5d50da5cbc36a5a68a24a">&#9670;&nbsp;</a></span>CRG_TOP_BOD_CTRL_REG_BOD_VDDIO_MASK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_BOD_CTRL_REG_BOD_VDDIO_MASK_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VDDIO_MASK (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gaf751ccd3eb6c8ef044f2f452bacab9ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf751ccd3eb6c8ef044f2f452bacab9ca">&#9670;&nbsp;</a></span>CRG_TOP_CLK_AMBA_REG_AES_CLK_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_AMBA_REG_AES_CLK_ENABLE_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AES_CLK_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf03e6e66dba19831ec4813b5ed34911f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf03e6e66dba19831ec4813b5ed34911f">&#9670;&nbsp;</a></span>CRG_TOP_CLK_AMBA_REG_AES_CLK_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_AMBA_REG_AES_CLK_ENABLE_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AES_CLK_ENABLE (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga3fe66db84bff15e87a21089fc232f7c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fe66db84bff15e87a21089fc232f7c8">&#9670;&nbsp;</a></span>CRG_TOP_CLK_AMBA_REG_HCLK_DIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_AMBA_REG_HCLK_DIV_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK_DIV (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gafb0e20a952be7497f90a89182fa3786d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb0e20a952be7497f90a89182fa3786d">&#9670;&nbsp;</a></span>CRG_TOP_CLK_AMBA_REG_HCLK_DIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_AMBA_REG_HCLK_DIV_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK_DIV (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga78e06bb4306d7b6bf8bebd733c55b9a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78e06bb4306d7b6bf8bebd733c55b9a5">&#9670;&nbsp;</a></span>CRG_TOP_CLK_AMBA_REG_PCLK_DIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_AMBA_REG_PCLK_DIV_Msk&#160;&#160;&#160;(0x30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCLK_DIV (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gacd8d4e1f920362d282920650d6473d44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd8d4e1f920362d282920650d6473d44">&#9670;&nbsp;</a></span>CRG_TOP_CLK_AMBA_REG_PCLK_DIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_AMBA_REG_PCLK_DIV_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCLK_DIV (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gae34e2652cea5eb122b883ec42b927d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae34e2652cea5eb122b883ec42b927d95">&#9670;&nbsp;</a></span>CRG_TOP_CLK_AMBA_REG_QDEC_CLK_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_AMBA_REG_QDEC_CLK_ENABLE_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_CLK_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6e764abd6b2cc9d4bdf5430c3e54736f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e764abd6b2cc9d4bdf5430c3e54736f">&#9670;&nbsp;</a></span>CRG_TOP_CLK_AMBA_REG_QDEC_CLK_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_AMBA_REG_QDEC_CLK_ENABLE_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_CLK_ENABLE (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga0030e7ef09a033c5b5003097bf2d229e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0030e7ef09a033c5b5003097bf2d229e">&#9670;&nbsp;</a></span>CRG_TOP_CLK_AMBA_REG_QSPI_DIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_AMBA_REG_QSPI_DIV_Msk&#160;&#160;&#160;(0xc00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPI_DIV (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gadba2d3cb5519007ec700fe57a01d4836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadba2d3cb5519007ec700fe57a01d4836">&#9670;&nbsp;</a></span>CRG_TOP_CLK_AMBA_REG_QSPI_DIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_AMBA_REG_QSPI_DIV_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPI_DIV (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gafc27f8ea8ac2a6f9a8d8541095ba68a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc27f8ea8ac2a6f9a8d8541095ba68a3">&#9670;&nbsp;</a></span>CRG_TOP_CLK_AMBA_REG_QSPI_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_AMBA_REG_QSPI_ENABLE_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPI_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1a7c672268fa9aaf6dae75c32871512c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a7c672268fa9aaf6dae75c32871512c">&#9670;&nbsp;</a></span>CRG_TOP_CLK_AMBA_REG_QSPI_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_AMBA_REG_QSPI_ENABLE_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPI_ENABLE (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga19c8110af5690c4b396d8e023a97ec34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19c8110af5690c4b396d8e023a97ec34">&#9670;&nbsp;</a></span>CRG_TOP_CLK_CTRL_REG_LP_CLK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_CTRL_REG_LP_CLK_SEL_Msk&#160;&#160;&#160;(0xcUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LP_CLK_SEL (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gac209f4a85273d2aeeca94fe95ba84a7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac209f4a85273d2aeeca94fe95ba84a7a">&#9670;&nbsp;</a></span>CRG_TOP_CLK_CTRL_REG_LP_CLK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_CTRL_REG_LP_CLK_SEL_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LP_CLK_SEL (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gaab78a0caee58f912ca325e0d0175fb28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab78a0caee58f912ca325e0d0175fb28">&#9670;&nbsp;</a></span>CRG_TOP_CLK_CTRL_REG_RUNNING_AT_DBLR64M_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_DBLR64M_Msk&#160;&#160;&#160;(0x8000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RUNNING_AT_DBLR64M (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf03c1a9b8fed44cac81c3a1af7062cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf03c1a9b8fed44cac81c3a1af7062cad">&#9670;&nbsp;</a></span>CRG_TOP_CLK_CTRL_REG_RUNNING_AT_DBLR64M_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_DBLR64M_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RUNNING_AT_DBLR64M (Bit 15) <br  />
 </p>

</div>
</div>
<a id="ga39669dc6712e6025cb3e695e628a6074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39669dc6712e6025cb3e695e628a6074">&#9670;&nbsp;</a></span>CRG_TOP_CLK_CTRL_REG_RUNNING_AT_LP_CLK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_LP_CLK_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RUNNING_AT_LP_CLK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa85bb14c3b3897ac3f97a36e55b8aeca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa85bb14c3b3897ac3f97a36e55b8aeca">&#9670;&nbsp;</a></span>CRG_TOP_CLK_CTRL_REG_RUNNING_AT_LP_CLK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_LP_CLK_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RUNNING_AT_LP_CLK (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga4bf6e96a85920df70f6824a3eacdef4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bf6e96a85920df70f6824a3eacdef4d">&#9670;&nbsp;</a></span>CRG_TOP_CLK_CTRL_REG_RUNNING_AT_RC32M_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_RC32M_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RUNNING_AT_RC32M (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5c260241b53c5adb1460778db42ca932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c260241b53c5adb1460778db42ca932">&#9670;&nbsp;</a></span>CRG_TOP_CLK_CTRL_REG_RUNNING_AT_RC32M_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_RC32M_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RUNNING_AT_RC32M (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga9af8f591f7e6821ca4c6e114f736c907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9af8f591f7e6821ca4c6e114f736c907">&#9670;&nbsp;</a></span>CRG_TOP_CLK_CTRL_REG_RUNNING_AT_XTAL32M_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_XTAL32M_Msk&#160;&#160;&#160;(0x4000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RUNNING_AT_XTAL32M (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaab022fafc42998ddc374070428b914dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab022fafc42998ddc374070428b914dd">&#9670;&nbsp;</a></span>CRG_TOP_CLK_CTRL_REG_RUNNING_AT_XTAL32M_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_CTRL_REG_RUNNING_AT_XTAL32M_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RUNNING_AT_XTAL32M (Bit 14) <br  />
 </p>

</div>
</div>
<a id="ga5ceccb7bd7d738a97ff28d5d9ba6cc96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ceccb7bd7d738a97ff28d5d9ba6cc96">&#9670;&nbsp;</a></span>CRG_TOP_CLK_CTRL_REG_SYS_CLK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_CTRL_REG_SYS_CLK_SEL_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYS_CLK_SEL (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga866ca7dc1dc46b5ef7e3f4f1fcf945cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga866ca7dc1dc46b5ef7e3f4f1fcf945cf">&#9670;&nbsp;</a></span>CRG_TOP_CLK_CTRL_REG_SYS_CLK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_CTRL_REG_SYS_CLK_SEL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYS_CLK_SEL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac51cba0fa11025b4a2c9f969b575b13e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac51cba0fa11025b4a2c9f969b575b13e">&#9670;&nbsp;</a></span>CRG_TOP_CLK_CTRL_REG_XTAL32M_DISABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_CTRL_REG_XTAL32M_DISABLE_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_DISABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga88f869f2a3b14bd98d0b07bc801c198b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88f869f2a3b14bd98d0b07bc801c198b">&#9670;&nbsp;</a></span>CRG_TOP_CLK_CTRL_REG_XTAL32M_DISABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_CTRL_REG_XTAL32M_DISABLE_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_DISABLE (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga9e02d92453ff14835d8a35ad9ff87fd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e02d92453ff14835d8a35ad9ff87fd5">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RADIO_REG_CMAC_CLK_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RADIO_REG_CMAC_CLK_ENABLE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMAC_CLK_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab8af01e793820d0f17c6f137dcfb5038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8af01e793820d0f17c6f137dcfb5038">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RADIO_REG_CMAC_CLK_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RADIO_REG_CMAC_CLK_ENABLE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMAC_CLK_ENABLE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga947205bf6c0552eddf37d073e01b354a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga947205bf6c0552eddf37d073e01b354a">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RADIO_REG_CMAC_CLK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RADIO_REG_CMAC_CLK_SEL_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMAC_CLK_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga80fd4a0d2d4bfb31635cedd4a682a83e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80fd4a0d2d4bfb31635cedd4a682a83e">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RADIO_REG_CMAC_CLK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RADIO_REG_CMAC_CLK_SEL_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMAC_CLK_SEL (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga867ba86aea6dd8743c7686e5f33414db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga867ba86aea6dd8743c7686e5f33414db">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RADIO_REG_CMAC_SYNCH_RESET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RADIO_REG_CMAC_SYNCH_RESET_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMAC_SYNCH_RESET (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga452df37f23a279cfa273256e2bb33504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga452df37f23a279cfa273256e2bb33504">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RADIO_REG_CMAC_SYNCH_RESET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RADIO_REG_CMAC_SYNCH_RESET_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMAC_SYNCH_RESET (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga5cc51a0d3b3bb493dce6eb525cb95667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cc51a0d3b3bb493dce6eb525cb95667">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RADIO_REG_RFCU_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RADIO_REG_RFCU_ENABLE_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RFCU_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac0470bebb0a0c2dfb3b52da7d9b1522a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0470bebb0a0c2dfb3b52da7d9b1522a">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RADIO_REG_RFCU_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RADIO_REG_RFCU_ENABLE_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RFCU_ENABLE (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga1f7fef4e7f45281e2879f209c3e38d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f7fef4e7f45281e2879f209c3e38d7e">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RC32M_REG_RC32M_BIAS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RC32M_REG_RC32M_BIAS_Msk&#160;&#160;&#160;(0x1eUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RC32M_BIAS (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga0cb4b458ce8d473ccc75331d08b58f99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cb4b458ce8d473ccc75331d08b58f99">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RC32M_REG_RC32M_BIAS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RC32M_REG_RC32M_BIAS_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RC32M_BIAS (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga36f275659bf1030ae71c972df2588907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36f275659bf1030ae71c972df2588907">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RC32M_REG_RC32M_COSC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RC32M_REG_RC32M_COSC_Msk&#160;&#160;&#160;(0x780UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RC32M_COSC (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga568e004ff94178061c8a56615d4e8558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga568e004ff94178061c8a56615d4e8558">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RC32M_REG_RC32M_COSC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RC32M_REG_RC32M_COSC_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RC32M_COSC (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga06d772e1509bc2fe10f9c307e95ac7e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06d772e1509bc2fe10f9c307e95ac7e2">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RC32M_REG_RC32M_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RC32M_REG_RC32M_ENABLE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RC32M_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga57ce6d345a458d3177a5610c00914fdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57ce6d345a458d3177a5610c00914fdd">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RC32M_REG_RC32M_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RC32M_REG_RC32M_ENABLE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RC32M_ENABLE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga1646a620844ba262ae86ad7c08c87a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1646a620844ba262ae86ad7c08c87a28">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RC32M_REG_RC32M_RANGE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RC32M_REG_RC32M_RANGE_Msk&#160;&#160;&#160;(0x60UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RC32M_RANGE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga218ccae9961e10d4327c4983698c426c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga218ccae9961e10d4327c4983698c426c">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RC32M_REG_RC32M_RANGE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RC32M_REG_RC32M_RANGE_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RC32M_RANGE (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gac0c468359613023aced3343e1402fe9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0c468359613023aced3343e1402fe9b">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RCLP_REG_RCLP_DISABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RCLP_REG_RCLP_DISABLE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCLP_DISABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gacad3689abe6723b66c3ce6c1c46dd1f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacad3689abe6723b66c3ce6c1c46dd1f9">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RCLP_REG_RCLP_DISABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RCLP_REG_RCLP_DISABLE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCLP_DISABLE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga4cf850ac74cd18b7f3f7f7f11d76cbd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cf850ac74cd18b7f3f7f7f11d76cbd7">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RCLP_REG_RCLP_HIGH_SPEED_FORCE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RCLP_REG_RCLP_HIGH_SPEED_FORCE_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCLP_HIGH_SPEED_FORCE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga183b3ce31712bd448e6d59277f74a48c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga183b3ce31712bd448e6d59277f74a48c">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RCLP_REG_RCLP_HIGH_SPEED_FORCE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RCLP_REG_RCLP_HIGH_SPEED_FORCE_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCLP_HIGH_SPEED_FORCE (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gaa5941d51518d8876e3b12a29dbbc7363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5941d51518d8876e3b12a29dbbc7363">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RCLP_REG_RCLP_LOW_SPEED_FORCE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RCLP_REG_RCLP_LOW_SPEED_FORCE_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCLP_LOW_SPEED_FORCE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac12e0c5032af16674237e1a2bb38c9dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac12e0c5032af16674237e1a2bb38c9dd">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RCLP_REG_RCLP_LOW_SPEED_FORCE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RCLP_REG_RCLP_LOW_SPEED_FORCE_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCLP_LOW_SPEED_FORCE (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga59f82d250962179bb5da5af2af6dd0c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59f82d250962179bb5da5af2af6dd0c5">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RCLP_REG_RCLP_TRIM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RCLP_REG_RCLP_TRIM_Msk&#160;&#160;&#160;(0x78UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCLP_TRIM (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga789c16c737341525763cfd74edc8ff90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga789c16c737341525763cfd74edc8ff90">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RCLP_REG_RCLP_TRIM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RCLP_REG_RCLP_TRIM_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCLP_TRIM (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gab44d22db27bbc5d382e92b63e1156eb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab44d22db27bbc5d382e92b63e1156eb4">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RCX_REG_RCX_BIAS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RCX_REG_RCX_BIAS_Msk&#160;&#160;&#160;(0x780UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCX_BIAS (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga5a10aa81accca6edddfe6697320c83fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a10aa81accca6edddfe6697320c83fa">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RCX_REG_RCX_BIAS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RCX_REG_RCX_BIAS_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCX_BIAS (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga57e94c5d779331e4a72bea5934562989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57e94c5d779331e4a72bea5934562989">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RCX_REG_RCX_C0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RCX_REG_RCX_C0_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCX_C0 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2a5123a3c24f6d58a6941fd3c4875f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a5123a3c24f6d58a6941fd3c4875f28">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RCX_REG_RCX_C0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RCX_REG_RCX_C0_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCX_C0 (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gaaccad45df1c20ccb2664b894e5e46d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaccad45df1c20ccb2664b894e5e46d0f">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RCX_REG_RCX_CADJUST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RCX_REG_RCX_CADJUST_Msk&#160;&#160;&#160;(0x3eUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCX_CADJUST (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga5e94ac08d0d54b50d8ae5fe188445a31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e94ac08d0d54b50d8ae5fe188445a31">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RCX_REG_RCX_CADJUST_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RCX_REG_RCX_CADJUST_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCX_CADJUST (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga3de84f17561b63ae634c5a0c98703d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3de84f17561b63ae634c5a0c98703d89">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RCX_REG_RCX_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RCX_REG_RCX_ENABLE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCX_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga45f6f8c4b15dcbda2a2489e41bc5474c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45f6f8c4b15dcbda2a2489e41bc5474c">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RCX_REG_RCX_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RCX_REG_RCX_ENABLE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCX_ENABLE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gad5f733e9f3c154658c8d7387cdee7427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5f733e9f3c154658c8d7387cdee7427">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_DENOM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_DENOM_Msk&#160;&#160;&#160;(0x80000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_DIV_DENOM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0328fd1812239fa46f2fee767c51618e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0328fd1812239fa46f2fee767c51618e">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_DENOM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_DENOM_Pos&#160;&#160;&#160;(19UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_DIV_DENOM (Bit 19) <br  />
 </p>

</div>
</div>
<a id="ga7e7cae15b33ce2b172c8209a78416541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e7cae15b33ce2b172c8209a78416541">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_ENABLE_Msk&#160;&#160;&#160;(0x100000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_DIV_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1bb901c1f68ef5e9cea69b593aa050d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bb901c1f68ef5e9cea69b593aa050d1">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_ENABLE_Pos&#160;&#160;&#160;(20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_DIV_ENABLE (Bit 20) <br  />
 </p>

</div>
</div>
<a id="gaec7a187e4f0a405a466a6b0fac015b7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec7a187e4f0a405a466a6b0fac015b7d">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_FRAC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_FRAC_Msk&#160;&#160;&#160;(0x3ffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_DIV_FRAC (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="gabda1a87acc214ce2c975d0c682cb3b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabda1a87acc214ce2c975d0c682cb3b1b">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_FRAC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_FRAC_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_DIV_FRAC (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf5da5d2cbfd332283620b4252c9e94fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5da5d2cbfd332283620b4252c9e94fb">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_INT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_INT_Msk&#160;&#160;&#160;(0x7fc00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_DIV_INT (Bitfield-Mask: 0x1ff) <br  />
 </p>

</div>
</div>
<a id="gaaae12f4ae514a66375a5e62ceea48a6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaae12f4ae514a66375a5e62ceea48a6f">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_INT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RTCDIV_REG_RTC_DIV_INT_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_DIV_INT (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gabca49176053fb78893f52d315006a0cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabca49176053fb78893f52d315006a0cc">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RTCDIV_REG_RTC_RESET_REQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RTCDIV_REG_RTC_RESET_REQ_Msk&#160;&#160;&#160;(0x200000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_RESET_REQ (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaaa859966d846d187eb5b6daa118accdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa859966d846d187eb5b6daa118accdd">&#9670;&nbsp;</a></span>CRG_TOP_CLK_RTCDIV_REG_RTC_RESET_REQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_RTCDIV_REG_RTC_RESET_REQ_Pos&#160;&#160;&#160;(21UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_RESET_REQ (Bit 21) <br  />
 </p>

</div>
</div>
<a id="gae419e469ca546a0c7e517355103bef09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae419e469ca546a0c7e517355103bef09">&#9670;&nbsp;</a></span>CRG_TOP_CLK_SWITCH2XTAL_REG_SWITCH2XTAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_SWITCH2XTAL_REG_SWITCH2XTAL_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SWITCH2XTAL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga10f84436673eb88e67c3f9424199a5ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10f84436673eb88e67c3f9424199a5ba">&#9670;&nbsp;</a></span>CRG_TOP_CLK_SWITCH2XTAL_REG_SWITCH2XTAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_SWITCH2XTAL_REG_SWITCH2XTAL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SWITCH2XTAL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga0c95da38dd7c0934b282f3e5decca6fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c95da38dd7c0934b282f3e5decca6fe">&#9670;&nbsp;</a></span>CRG_TOP_CLK_TMR_REG_TMR2_PWM_AON_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_TMR_REG_TMR2_PWM_AON_MODE_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TMR2_PWM_AON_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga11aaeef9a6c0007cedac4e5315eb7db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11aaeef9a6c0007cedac4e5315eb7db5">&#9670;&nbsp;</a></span>CRG_TOP_CLK_TMR_REG_TMR2_PWM_AON_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_TMR_REG_TMR2_PWM_AON_MODE_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TMR2_PWM_AON_MODE (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gaeef905851d3e3199bc0a6f23c7209436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeef905851d3e3199bc0a6f23c7209436">&#9670;&nbsp;</a></span>CRG_TOP_CLK_TMR_REG_TMR_PWM_AON_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_TMR_REG_TMR_PWM_AON_MODE_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TMR_PWM_AON_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5f6816b19f6950886012421b0e292afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f6816b19f6950886012421b0e292afc">&#9670;&nbsp;</a></span>CRG_TOP_CLK_TMR_REG_TMR_PWM_AON_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_TMR_REG_TMR_PWM_AON_MODE_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TMR_PWM_AON_MODE (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gab15c5ab017d718045fe58eb12814e3ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab15c5ab017d718045fe58eb12814e3ad">&#9670;&nbsp;</a></span>CRG_TOP_CLK_TMR_REG_WAKEUPCT_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_TMR_REG_WAKEUPCT_ENABLE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WAKEUPCT_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3681f365024c7552823e65470865b081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3681f365024c7552823e65470865b081">&#9670;&nbsp;</a></span>CRG_TOP_CLK_TMR_REG_WAKEUPCT_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_TMR_REG_WAKEUPCT_ENABLE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WAKEUPCT_ENABLE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga2be6cedec723cee2ff3b57a9a284220e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2be6cedec723cee2ff3b57a9a284220e">&#9670;&nbsp;</a></span>CRG_TOP_CLK_XTAL32K_REG_XTAL32K_CUR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_XTAL32K_REG_XTAL32K_CUR_Msk&#160;&#160;&#160;(0x78UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32K_CUR (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga351497cd9686d32e55f4266cd6145bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga351497cd9686d32e55f4266cd6145bb5">&#9670;&nbsp;</a></span>CRG_TOP_CLK_XTAL32K_REG_XTAL32K_CUR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_XTAL32K_REG_XTAL32K_CUR_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32K_CUR (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gac414345420cc79a8cf7495d63c8832ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac414345420cc79a8cf7495d63c8832ea">&#9670;&nbsp;</a></span>CRG_TOP_CLK_XTAL32K_REG_XTAL32K_DISABLE_AMPREG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_XTAL32K_REG_XTAL32K_DISABLE_AMPREG_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32K_DISABLE_AMPREG (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3bfb81201e456664336cf52faca1e974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bfb81201e456664336cf52faca1e974">&#9670;&nbsp;</a></span>CRG_TOP_CLK_XTAL32K_REG_XTAL32K_DISABLE_AMPREG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_XTAL32K_REG_XTAL32K_DISABLE_AMPREG_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32K_DISABLE_AMPREG (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga1c3b412a2f27497cd09b7549a4e13290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c3b412a2f27497cd09b7549a4e13290">&#9670;&nbsp;</a></span>CRG_TOP_CLK_XTAL32K_REG_XTAL32K_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_XTAL32K_REG_XTAL32K_ENABLE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32K_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac73e1ab4bae5bcd2c1d0731d66edb29b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac73e1ab4bae5bcd2c1d0731d66edb29b">&#9670;&nbsp;</a></span>CRG_TOP_CLK_XTAL32K_REG_XTAL32K_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_XTAL32K_REG_XTAL32K_ENABLE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32K_ENABLE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga3b131a6c85da7ce8f5a23ef63dc7ae95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b131a6c85da7ce8f5a23ef63dc7ae95">&#9670;&nbsp;</a></span>CRG_TOP_CLK_XTAL32K_REG_XTAL32K_RBIAS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_XTAL32K_REG_XTAL32K_RBIAS_Msk&#160;&#160;&#160;(0x6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32K_RBIAS (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga9c8c2f3cd93b7385731658b1b961a196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c8c2f3cd93b7385731658b1b961a196">&#9670;&nbsp;</a></span>CRG_TOP_CLK_XTAL32K_REG_XTAL32K_RBIAS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_XTAL32K_REG_XTAL32K_RBIAS_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32K_RBIAS (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga4f96790e544a268fe6c6b09a7625aaac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f96790e544a268fe6c6b09a7625aaac">&#9670;&nbsp;</a></span>CRG_TOP_CLK_XTAL32K_REG_XTAL32K_VDDX_TRIM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_XTAL32K_REG_XTAL32K_VDDX_TRIM_Msk&#160;&#160;&#160;(0x1e00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32K_VDDX_TRIM (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gaabc349e4dd8488fa901bd024a961241c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabc349e4dd8488fa901bd024a961241c">&#9670;&nbsp;</a></span>CRG_TOP_CLK_XTAL32K_REG_XTAL32K_VDDX_TRIM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_CLK_XTAL32K_REG_XTAL32K_VDDX_TRIM_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32K_VDDX_TRIM (Bit 9) <br  />
 </p>

</div>
</div>
<a id="gac8569ac9b240a6d0a6fc21cad0f7f122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8569ac9b240a6d0a6fc21cad0f7f122">&#9670;&nbsp;</a></span>CRG_TOP_DISCHARGE_RAIL_REG_RESET_VDCDC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_DISCHARGE_RAIL_REG_RESET_VDCDC_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESET_VDCDC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa7f831194ea0149d1936a36c2fdfc25e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7f831194ea0149d1936a36c2fdfc25e">&#9670;&nbsp;</a></span>CRG_TOP_DISCHARGE_RAIL_REG_RESET_VDCDC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_DISCHARGE_RAIL_REG_RESET_VDCDC_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESET_VDCDC (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga957f9ad7678e06326f29f184a8692960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga957f9ad7678e06326f29f184a8692960">&#9670;&nbsp;</a></span>CRG_TOP_DISCHARGE_RAIL_REG_RESET_VDD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_DISCHARGE_RAIL_REG_RESET_VDD_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESET_VDD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaad92d3a1583ac3fa97b6f72bca2f2c3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad92d3a1583ac3fa97b6f72bca2f2c3b">&#9670;&nbsp;</a></span>CRG_TOP_DISCHARGE_RAIL_REG_RESET_VDD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_DISCHARGE_RAIL_REG_RESET_VDD_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESET_VDD (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga2bd50507ad929c12d2808f4f27c074e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bd50507ad929c12d2808f4f27c074e6">&#9670;&nbsp;</a></span>CRG_TOP_DISCHARGE_RAIL_REG_RESET_VIO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_DISCHARGE_RAIL_REG_RESET_VIO_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESET_VIO (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0fb43d8217ee92c78eb81e809eca2d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fb43d8217ee92c78eb81e809eca2d28">&#9670;&nbsp;</a></span>CRG_TOP_DISCHARGE_RAIL_REG_RESET_VIO_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_DISCHARGE_RAIL_REG_RESET_VIO_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESET_VIO (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaefd69cba713dc377fac1539886aca6c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefd69cba713dc377fac1539886aca6c8">&#9670;&nbsp;</a></span>CRG_TOP_HIBERN_CTRL_REG_HIBERN_WKUP_MASK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_HIBERN_CTRL_REG_HIBERN_WKUP_MASK_Msk&#160;&#160;&#160;(0x30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HIBERN_WKUP_MASK (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga7ee75e670f0f61ed0e573b12acb595ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ee75e670f0f61ed0e573b12acb595ff">&#9670;&nbsp;</a></span>CRG_TOP_HIBERN_CTRL_REG_HIBERN_WKUP_MASK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_HIBERN_CTRL_REG_HIBERN_WKUP_MASK_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HIBERN_WKUP_MASK (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga1418027909a3422aa596322fb2a79125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1418027909a3422aa596322fb2a79125">&#9670;&nbsp;</a></span>CRG_TOP_HIBERN_CTRL_REG_HIBERN_WKUP_POLARITY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_HIBERN_CTRL_REG_HIBERN_WKUP_POLARITY_Msk&#160;&#160;&#160;(0xcUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HIBERN_WKUP_POLARITY (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga210553e860a2ee565d6d1ad6141a7dca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga210553e860a2ee565d6d1ad6141a7dca">&#9670;&nbsp;</a></span>CRG_TOP_HIBERN_CTRL_REG_HIBERN_WKUP_POLARITY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_HIBERN_CTRL_REG_HIBERN_WKUP_POLARITY_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HIBERN_WKUP_POLARITY (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga499978d682c1c2233ada75681358ca12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga499978d682c1c2233ada75681358ca12">&#9670;&nbsp;</a></span>CRG_TOP_HIBERN_CTRL_REG_HIBERNATION_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_HIBERN_CTRL_REG_HIBERNATION_ENABLE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HIBERNATION_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab6e8d5548e05e696e4fd53e1638581e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6e8d5548e05e696e4fd53e1638581e1">&#9670;&nbsp;</a></span>CRG_TOP_HIBERN_CTRL_REG_HIBERNATION_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_HIBERN_CTRL_REG_HIBERNATION_ENABLE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HIBERNATION_ENABLE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga8533af8c59f5fca4f5b139d65e0eaa14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8533af8c59f5fca4f5b139d65e0eaa14">&#9670;&nbsp;</a></span>CRG_TOP_P0_PAD_LATCH_REG_P0_LATCH_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_P0_PAD_LATCH_REG_P0_LATCH_EN_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P0_LATCH_EN (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gaef60b39db228c1d8456839796bdc0504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef60b39db228c1d8456839796bdc0504">&#9670;&nbsp;</a></span>CRG_TOP_P0_PAD_LATCH_REG_P0_LATCH_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_P0_PAD_LATCH_REG_P0_LATCH_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P0_LATCH_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa7f2b5aebb21301a01c042d0d1230c5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7f2b5aebb21301a01c042d0d1230c5b">&#9670;&nbsp;</a></span>CRG_TOP_P0_RESET_PAD_LATCH_REG_P0_RESET_LATCH_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_P0_RESET_PAD_LATCH_REG_P0_RESET_LATCH_EN_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P0_RESET_LATCH_EN (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga5b91304e8e3e37ba1fcb9d97a2e53766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b91304e8e3e37ba1fcb9d97a2e53766">&#9670;&nbsp;</a></span>CRG_TOP_P0_RESET_PAD_LATCH_REG_P0_RESET_LATCH_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_P0_RESET_PAD_LATCH_REG_P0_RESET_LATCH_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P0_RESET_LATCH_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac6294171889065accda0b378bf14d419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6294171889065accda0b378bf14d419">&#9670;&nbsp;</a></span>CRG_TOP_P0_SET_PAD_LATCH_REG_P0_SET_LATCH_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_P0_SET_PAD_LATCH_REG_P0_SET_LATCH_EN_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P0_SET_LATCH_EN (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga3890289472b25ef360d9e691c8166f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3890289472b25ef360d9e691c8166f93">&#9670;&nbsp;</a></span>CRG_TOP_P0_SET_PAD_LATCH_REG_P0_SET_LATCH_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_P0_SET_PAD_LATCH_REG_P0_SET_LATCH_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P0_SET_LATCH_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga00fc6afc2c32f23348b2c6c2e21894ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00fc6afc2c32f23348b2c6c2e21894ee">&#9670;&nbsp;</a></span>CRG_TOP_P1_PAD_LATCH_REG_P1_LATCH_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_P1_PAD_LATCH_REG_P1_LATCH_EN_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P1_LATCH_EN (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gac01d573b9115d4ed5429c6ff3fa11584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac01d573b9115d4ed5429c6ff3fa11584">&#9670;&nbsp;</a></span>CRG_TOP_P1_PAD_LATCH_REG_P1_LATCH_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_P1_PAD_LATCH_REG_P1_LATCH_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P1_LATCH_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga5fb0875d31c3e59cce0eac0424f0709a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fb0875d31c3e59cce0eac0424f0709a">&#9670;&nbsp;</a></span>CRG_TOP_P1_RESET_PAD_LATCH_REG_P1_RESET_LATCH_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_P1_RESET_PAD_LATCH_REG_P1_RESET_LATCH_EN_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P1_RESET_LATCH_EN (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gae44384b18bbdcd4517d6a4b2b08a8cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae44384b18bbdcd4517d6a4b2b08a8cd7">&#9670;&nbsp;</a></span>CRG_TOP_P1_RESET_PAD_LATCH_REG_P1_RESET_LATCH_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_P1_RESET_PAD_LATCH_REG_P1_RESET_LATCH_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P1_RESET_LATCH_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga5c7d43443d383e56d17ad0171c3a1f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c7d43443d383e56d17ad0171c3a1f67">&#9670;&nbsp;</a></span>CRG_TOP_P1_SET_PAD_LATCH_REG_P1_SET_LATCH_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_P1_SET_PAD_LATCH_REG_P1_SET_LATCH_EN_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P1_SET_LATCH_EN (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga80b43f724c661b55f088e9c695e32dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80b43f724c661b55f088e9c695e32dec">&#9670;&nbsp;</a></span>CRG_TOP_P1_SET_PAD_LATCH_REG_P1_SET_LATCH_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_P1_SET_PAD_LATCH_REG_P1_SET_LATCH_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P1_SET_LATCH_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga044f6c48f15c2834006a12a6cd561307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga044f6c48f15c2834006a12a6cd561307">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_AUD_SLEEP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_AUD_SLEEP_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AUD_SLEEP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga13f9b9b9a4e8267f78023e1668400213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13f9b9b9a4e8267f78023e1668400213">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_AUD_SLEEP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_AUD_SLEEP_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AUD_SLEEP (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga0730be0a673f03dccd05cce622fb7e7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0730be0a673f03dccd05cce622fb7e7c">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_COM_SLEEP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_COM_SLEEP_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COM_SLEEP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9f90ceb2f34d8c60f00ea53b7d46c660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f90ceb2f34d8c60f00ea53b7d46c660">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_COM_SLEEP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_COM_SLEEP_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COM_SLEEP (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gae5d462c267bbb205c5d26ea46e5bdebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5d462c267bbb205c5d26ea46e5bdebd">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_LP_CLK_OUTPUT_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_LP_CLK_OUTPUT_EN_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LP_CLK_OUTPUT_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac35002ec436918f6cdfe24c05b6106a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac35002ec436918f6cdfe24c05b6106a6">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_LP_CLK_OUTPUT_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_LP_CLK_OUTPUT_EN_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LP_CLK_OUTPUT_EN (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga72895e5e4c365e6e1f48b9f9ac816cc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72895e5e4c365e6e1f48b9f9ac816cc3">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_MAP_BANDGAP_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_MAP_BANDGAP_EN_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAP_BANDGAP_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gacb48a3e771aca79de74356bf1bc02147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb48a3e771aca79de74356bf1bc02147">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_MAP_BANDGAP_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_MAP_BANDGAP_EN_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAP_BANDGAP_EN (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gac4d363ce7e839b7d118faf160d825928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4d363ce7e839b7d118faf160d825928">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_PERIPH_SLEEP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_PERIPH_SLEEP_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PERIPH_SLEEP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0c03596f3ac72430f8065c7834d99d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c03596f3ac72430f8065c7834d99d2d">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_PERIPH_SLEEP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_PERIPH_SLEEP_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PERIPH_SLEEP (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga683b613217c1ce52368e1c084249cb0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga683b613217c1ce52368e1c084249cb0e">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_RADIO_SLEEP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_RADIO_SLEEP_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RADIO_SLEEP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0ba90d8ed498fe3f827f94468db9b043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ba90d8ed498fe3f827f94468db9b043">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_RADIO_SLEEP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_RADIO_SLEEP_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RADIO_SLEEP (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga92b04d0d0ca8d91a1836b0c0a5357ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92b04d0d0ca8d91a1836b0c0a5357ca8">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_RESET_ON_WAKEUP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_RESET_ON_WAKEUP_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESET_ON_WAKEUP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7acd69e49ffe2f5d6aa862f70f3ad000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7acd69e49ffe2f5d6aa862f70f3ad000">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_RESET_ON_WAKEUP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_RESET_ON_WAKEUP_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESET_ON_WAKEUP (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga3f6a4ea02dab65f553d74638ea274aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f6a4ea02dab65f553d74638ea274aa3">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_RETAIN_CACHE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_RETAIN_CACHE_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RETAIN_CACHE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa03fed777dc81c19b9a1e91708e0e9f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa03fed777dc81c19b9a1e91708e0e9f5">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_RETAIN_CACHE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_RETAIN_CACHE_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RETAIN_CACHE (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga11a462399b3951cd689aab8408951e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11a462399b3951cd689aab8408951e92">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_RETAIN_CMAC_CACHE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_RETAIN_CMAC_CACHE_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RETAIN_CMAC_CACHE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac35946e9f8e08dbe917e4c30cba25f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac35946e9f8e08dbe917e4c30cba25f64">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_RETAIN_CMAC_CACHE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_RETAIN_CMAC_CACHE_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RETAIN_CMAC_CACHE (Bit 11) <br  />
 </p>

</div>
</div>
<a id="gac18af2838e54feec743ce37c4d5efb09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac18af2838e54feec743ce37c4d5efb09">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_SYS_SLEEP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_SYS_SLEEP_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYS_SLEEP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab97efd56bb2b5d3062cf11958a6d78b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab97efd56bb2b5d3062cf11958a6d78b3">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_SYS_SLEEP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_SYS_SLEEP_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYS_SLEEP (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga3e27062c753f3b7daa01ef392dd05f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e27062c753f3b7daa01ef392dd05f21">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_TIM_SLEEP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_TIM_SLEEP_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SLEEP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad6516042c3e233311cba9834cc9fb225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6516042c3e233311cba9834cc9fb225">&#9670;&nbsp;</a></span>CRG_TOP_PMU_CTRL_REG_TIM_SLEEP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_CTRL_REG_TIM_SLEEP_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SLEEP (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga9a4d3071e8a99c17e9ad2ec451b042f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a4d3071e8a99c17e9ad2ec451b042f0">&#9670;&nbsp;</a></span>CRG_TOP_PMU_SLEEP_REG_BG_ENABLE_SLEEP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_SLEEP_REG_BG_ENABLE_SLEEP_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BG_ENABLE_SLEEP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga10823cdf89b9f796670f3bc1e7638bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10823cdf89b9f796670f3bc1e7638bb4">&#9670;&nbsp;</a></span>CRG_TOP_PMU_SLEEP_REG_BG_ENABLE_SLEEP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_SLEEP_REG_BG_ENABLE_SLEEP_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BG_ENABLE_SLEEP (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga322b55a79ea87ef09ac836d00b49e684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga322b55a79ea87ef09ac836d00b49e684">&#9670;&nbsp;</a></span>CRG_TOP_PMU_SLEEP_REG_BG_REFRESH_INTERVAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_SLEEP_REG_BG_REFRESH_INTERVAL_Msk&#160;&#160;&#160;(0xfffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BG_REFRESH_INTERVAL (Bitfield-Mask: 0xfff) <br  />
 </p>

</div>
</div>
<a id="gaefb5ee14bd8ac0b0da05d463b8fd531e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefb5ee14bd8ac0b0da05d463b8fd531e">&#9670;&nbsp;</a></span>CRG_TOP_PMU_SLEEP_REG_BG_REFRESH_INTERVAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_SLEEP_REG_BG_REFRESH_INTERVAL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BG_REFRESH_INTERVAL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gad9bd50c899cd0065195383ec3e9633cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9bd50c899cd0065195383ec3e9633cd">&#9670;&nbsp;</a></span>CRG_TOP_PMU_SLEEP_REG_BOD_MASK_BGR_OK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_SLEEP_REG_BOD_MASK_BGR_OK_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_MASK_BGR_OK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gabed27375f78533cb8845d89dae3b2e00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabed27375f78533cb8845d89dae3b2e00">&#9670;&nbsp;</a></span>CRG_TOP_PMU_SLEEP_REG_BOD_MASK_BGR_OK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_SLEEP_REG_BOD_MASK_BGR_OK_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_MASK_BGR_OK (Bit 13) <br  />
 </p>

</div>
</div>
<a id="gae4051f70edee15b137e7f95ba83b3bc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4051f70edee15b137e7f95ba83b3bc6">&#9670;&nbsp;</a></span>CRG_TOP_PMU_SLEEP_REG_FAST_WAKEUP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_SLEEP_REG_FAST_WAKEUP_Msk&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FAST_WAKEUP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gafe49fb61773e8c5ece3e32e11c547d3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe49fb61773e8c5ece3e32e11c547d3a">&#9670;&nbsp;</a></span>CRG_TOP_PMU_SLEEP_REG_FAST_WAKEUP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_SLEEP_REG_FAST_WAKEUP_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FAST_WAKEUP (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga0aa773bcf3f7ef2465f00fa1244a545c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0aa773bcf3f7ef2465f00fa1244a545c">&#9670;&nbsp;</a></span>CRG_TOP_PMU_SLEEP_REG_FAST_WAKEUP_SKIP_BGR_OK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_SLEEP_REG_FAST_WAKEUP_SKIP_BGR_OK_Msk&#160;&#160;&#160;(0x4000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FAST_WAKEUP_SKIP_BGR_OK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4661bd0ae1d5da98909cc2419aeb539e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4661bd0ae1d5da98909cc2419aeb539e">&#9670;&nbsp;</a></span>CRG_TOP_PMU_SLEEP_REG_FAST_WAKEUP_SKIP_BGR_OK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_SLEEP_REG_FAST_WAKEUP_SKIP_BGR_OK_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FAST_WAKEUP_SKIP_BGR_OK (Bit 14) <br  />
 </p>

</div>
</div>
<a id="ga48ee9d97a597fa714d67ce0c4cc7ef1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48ee9d97a597fa714d67ce0c4cc7ef1a">&#9670;&nbsp;</a></span>CRG_TOP_PMU_SLEEP_REG_LDO_OK_BYPASS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_SLEEP_REG_LDO_OK_BYPASS_Msk&#160;&#160;&#160;(0x8000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_OK_BYPASS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gafae098b386d96761dfcabf2ebe33f57e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafae098b386d96761dfcabf2ebe33f57e">&#9670;&nbsp;</a></span>CRG_TOP_PMU_SLEEP_REG_LDO_OK_BYPASS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_PMU_SLEEP_REG_LDO_OK_BYPASS_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_OK_BYPASS (Bit 15) <br  />
 </p>

</div>
</div>
<a id="gac31ee628997b1344250172f92fb2cb2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac31ee628997b1344250172f92fb2cb2a">&#9670;&nbsp;</a></span>CRG_TOP_POR_PIN_REG_POR_PIN_POLARITY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POR_PIN_REG_POR_PIN_POLARITY_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>POR_PIN_POLARITY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3314e4afde68123be8ab3fd011e9c7f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3314e4afde68123be8ab3fd011e9c7f6">&#9670;&nbsp;</a></span>CRG_TOP_POR_PIN_REG_POR_PIN_POLARITY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POR_PIN_REG_POR_PIN_POLARITY_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>POR_PIN_POLARITY (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga9ce5f890be6ba02a23623139fceeb373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ce5f890be6ba02a23623139fceeb373">&#9670;&nbsp;</a></span>CRG_TOP_POR_PIN_REG_POR_PIN_SELECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POR_PIN_REG_POR_PIN_SELECT_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>POR_PIN_SELECT (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gaf99c3b7fc378ba4ef9497b14e6ddcdaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf99c3b7fc378ba4ef9497b14e6ddcdaf">&#9670;&nbsp;</a></span>CRG_TOP_POR_PIN_REG_POR_PIN_SELECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POR_PIN_REG_POR_PIN_SELECT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>POR_PIN_SELECT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga2ed92042ac2e545cf38ac2ed0e97869f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ed92042ac2e545cf38ac2ed0e97869f">&#9670;&nbsp;</a></span>CRG_TOP_POR_TIMER_REG_POR_TIME_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POR_TIMER_REG_POR_TIME_Msk&#160;&#160;&#160;(0x7fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>POR_TIME (Bitfield-Mask: 0x7f) <br  />
 </p>

</div>
</div>
<a id="ga8d1a54f663370c60d9019bee9aa64dac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d1a54f663370c60d9019bee9aa64dac">&#9670;&nbsp;</a></span>CRG_TOP_POR_TIMER_REG_POR_TIME_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POR_TIMER_REG_POR_TIME_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>POR_TIME (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga0008d25323e69ce90d08dcc58560fdc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0008d25323e69ce90d08dcc58560fdc0">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_DCDC_ENABLE_SLEEP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_DCDC_ENABLE_SLEEP_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_ENABLE_SLEEP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5c55d146a60c2011f7011d30d6b1df2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c55d146a60c2011f7011d30d6b1df2c">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_DCDC_ENABLE_SLEEP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_DCDC_ENABLE_SLEEP_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_ENABLE_SLEEP (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga44fbac4a200c239b690432165823f77c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44fbac4a200c239b690432165823f77c">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_CORE_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_CORE_ENABLE_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_CORE_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaaf374502f7e8a461676eb11ba8feb62e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf374502f7e8a461676eb11ba8feb62e">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_CORE_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_CORE_ENABLE_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_CORE_ENABLE (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gaf94d3997432a9859d45618096a824a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf94d3997432a9859d45618096a824a55">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_ENABLE_ACTIVE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_ENABLE_ACTIVE_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_CORE_RET_ENABLE_ACTIVE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5d71c4c987a17e01551f3d667d31556b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d71c4c987a17e01551f3d667d31556b">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_ENABLE_ACTIVE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_ENABLE_ACTIVE_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_CORE_RET_ENABLE_ACTIVE (Bit 9) <br  />
 </p>

</div>
</div>
<a id="gae4a051f0f2bea5f96188a8bf787920b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4a051f0f2bea5f96188a8bf787920b9">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_ENABLE_SLEEP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_ENABLE_SLEEP_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_CORE_RET_ENABLE_SLEEP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad5b5b4ca78cccad8fdf6808bc5dfd836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5b5b4ca78cccad8fdf6808bc5dfd836">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_ENABLE_SLEEP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_ENABLE_SLEEP_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_CORE_RET_ENABLE_SLEEP (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gaab4357dcb5872dfa4bc0c22529d40ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab4357dcb5872dfa4bc0c22529d40ab2">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_VREF_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_VREF_ENABLE_Msk&#160;&#160;&#160;(0x4000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_CORE_RET_VREF_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae812d32144a8cada393357c6c6b98da8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae812d32144a8cada393357c6c6b98da8">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_VREF_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_CORE_RET_VREF_ENABLE_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_CORE_RET_VREF_ENABLE (Bit 14) <br  />
 </p>

</div>
</div>
<a id="gaf0e88f7bbb7f87db4efa03d9283317ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0e88f7bbb7f87db4efa03d9283317ee">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_IO_BYPASS_ACTIVE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_BYPASS_ACTIVE_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_IO_BYPASS_ACTIVE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaadf807acbf84241c0c246bff785574be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadf807acbf84241c0c246bff785574be">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_IO_BYPASS_ACTIVE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_BYPASS_ACTIVE_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_IO_BYPASS_ACTIVE (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga6a2c92e1c4308c3305f50a859cf0c5fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a2c92e1c4308c3305f50a859cf0c5fd">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_IO_BYPASS_SLEEP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_BYPASS_SLEEP_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_IO_BYPASS_SLEEP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf4b5f6a2509678358c6e3c09e260fb17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4b5f6a2509678358c6e3c09e260fb17">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_IO_BYPASS_SLEEP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_BYPASS_SLEEP_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_IO_BYPASS_SLEEP (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga4f6999ccb76d168bed394d455296ea66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f6999ccb76d168bed394d455296ea66">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_IO_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_ENABLE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_IO_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5914e35e1c50a58c2713bcd2d26da85b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5914e35e1c50a58c2713bcd2d26da85b">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_IO_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_ENABLE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_IO_ENABLE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gab744154b8cf149b9ecae1bcd728cd333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab744154b8cf149b9ecae1bcd728cd333">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_ENABLE_ACTIVE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_ENABLE_ACTIVE_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_IO_RET_ENABLE_ACTIVE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5a364fb544e2e25bd6ad528625ac9a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a364fb544e2e25bd6ad528625ac9a18">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_ENABLE_ACTIVE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_ENABLE_ACTIVE_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_IO_RET_ENABLE_ACTIVE (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gaebe6c3d967d9ba6f67fb5899a4b8e1bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebe6c3d967d9ba6f67fb5899a4b8e1bb">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_ENABLE_SLEEP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_ENABLE_SLEEP_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_IO_RET_ENABLE_SLEEP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gada343b6b5b83864c00076f35c821b14d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada343b6b5b83864c00076f35c821b14d">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_ENABLE_SLEEP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_ENABLE_SLEEP_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_IO_RET_ENABLE_SLEEP (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga2fdebd6bd832232d187809b781acf2f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fdebd6bd832232d187809b781acf2f5">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_VREF_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_VREF_ENABLE_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_IO_RET_VREF_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga825243156bb40c9f17dfb6c5a49ed0c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga825243156bb40c9f17dfb6c5a49ed0c5">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_VREF_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_IO_RET_VREF_ENABLE_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_IO_RET_VREF_ENABLE (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga40399ef711c8060680b1d2f8437b1b20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40399ef711c8060680b1d2f8437b1b20">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_LOW_ENABLE_ACTIVE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_LOW_ENABLE_ACTIVE_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_LOW_ENABLE_ACTIVE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7b5af37d40f5c9ab52eebc2e61369abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b5af37d40f5c9ab52eebc2e61369abd">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_LOW_ENABLE_ACTIVE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_LOW_ENABLE_ACTIVE_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_LOW_ENABLE_ACTIVE (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga1b21eadab54156b83042f6a45383aac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b21eadab54156b83042f6a45383aac9">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_LOW_ENABLE_SLEEP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_LOW_ENABLE_SLEEP_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_LOW_ENABLE_SLEEP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad73c4b09cdf342a2d9b9ddaa3ab1e8d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad73c4b09cdf342a2d9b9ddaa3ab1e8d1">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_LOW_ENABLE_SLEEP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_LOW_ENABLE_SLEEP_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_LOW_ENABLE_SLEEP (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga798bc340d663d83603699322fa0fe76b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga798bc340d663d83603699322fa0fe76b">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_LOW_HIGH_CURRENT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_LOW_HIGH_CURRENT_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_LOW_HIGH_CURRENT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga234b2ba81e614e37482dc68762f31111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga234b2ba81e614e37482dc68762f31111">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_LOW_HIGH_CURRENT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_LOW_HIGH_CURRENT_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_LOW_HIGH_CURRENT (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga6bc240a81370891d0fc092501504299f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bc240a81370891d0fc092501504299f">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_VREF_HOLD_FORCE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_VREF_HOLD_FORCE_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_VREF_HOLD_FORCE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga119369dc33e249d969ba63653b731591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga119369dc33e249d969ba63653b731591">&#9670;&nbsp;</a></span>CRG_TOP_POWER_CTRL_REG_LDO_VREF_HOLD_FORCE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_CTRL_REG_LDO_VREF_HOLD_FORCE_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LDO_VREF_HOLD_FORCE (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga3e7fd23968d915beea87ef1acc11f61c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e7fd23968d915beea87ef1acc11f61c">&#9670;&nbsp;</a></span>CRG_TOP_POWER_LEVEL_REG_VDCDC_LEVEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_LEVEL_REG_VDCDC_LEVEL_Msk&#160;&#160;&#160;(0x70UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VDCDC_LEVEL (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga4f365abeb32162577ff48f0753e5f7d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f365abeb32162577ff48f0753e5f7d2">&#9670;&nbsp;</a></span>CRG_TOP_POWER_LEVEL_REG_VDCDC_LEVEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_LEVEL_REG_VDCDC_LEVEL_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VDCDC_LEVEL (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga9c62a3ae39ff3663cdf4746e42be9537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c62a3ae39ff3663cdf4746e42be9537">&#9670;&nbsp;</a></span>CRG_TOP_POWER_LEVEL_REG_VDD_LEVEL_ACTIVE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_LEVEL_REG_VDD_LEVEL_ACTIVE_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VDD_LEVEL_ACTIVE (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gae033c7ed77f9a520f020aedefe12884b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae033c7ed77f9a520f020aedefe12884b">&#9670;&nbsp;</a></span>CRG_TOP_POWER_LEVEL_REG_VDD_LEVEL_ACTIVE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_LEVEL_REG_VDD_LEVEL_ACTIVE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VDD_LEVEL_ACTIVE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga72fa4151a9ad16b0fa1e1c1698197425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72fa4151a9ad16b0fa1e1c1698197425">&#9670;&nbsp;</a></span>CRG_TOP_POWER_LEVEL_REG_VDD_LEVEL_SLEEP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_LEVEL_REG_VDD_LEVEL_SLEEP_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VDD_LEVEL_SLEEP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga66523797296dc8af37705e84f81b3c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66523797296dc8af37705e84f81b3c79">&#9670;&nbsp;</a></span>CRG_TOP_POWER_LEVEL_REG_VDD_LEVEL_SLEEP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_LEVEL_REG_VDD_LEVEL_SLEEP_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VDD_LEVEL_SLEEP (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga39b28f5a7b2f7c5da98f4bb7fc224143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39b28f5a7b2f7c5da98f4bb7fc224143">&#9670;&nbsp;</a></span>CRG_TOP_POWER_LEVEL_REG_VDDIO_TRIM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_LEVEL_REG_VDDIO_TRIM_Msk&#160;&#160;&#160;(0x780UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VDDIO_TRIM (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gae0a84f17c943ef6911b74944ec85e3f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0a84f17c943ef6911b74944ec85e3f1">&#9670;&nbsp;</a></span>CRG_TOP_POWER_LEVEL_REG_VDDIO_TRIM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_LEVEL_REG_VDDIO_TRIM_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VDDIO_TRIM (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga878a5ebfb7adb8d9c7007e10418b6e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga878a5ebfb7adb8d9c7007e10418b6e38">&#9670;&nbsp;</a></span>CRG_TOP_POWER_LEVEL_REG_XTAL32M_LDO_LEVEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_LEVEL_REG_XTAL32M_LDO_LEVEL_Msk&#160;&#160;&#160;(0x3800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_LDO_LEVEL (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gada286673dd920fd07bd33da409943493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada286673dd920fd07bd33da409943493">&#9670;&nbsp;</a></span>CRG_TOP_POWER_LEVEL_REG_XTAL32M_LDO_LEVEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_POWER_LEVEL_REG_XTAL32M_LDO_LEVEL_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_LDO_LEVEL (Bit 11) <br  />
 </p>

</div>
</div>
<a id="gaa53baba3ddc2490baf11e37cf9c7a666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa53baba3ddc2490baf11e37cf9c7a666">&#9670;&nbsp;</a></span>CRG_TOP_RAM_PWR_CTRL_REG_RAM1_PWR_CTRL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RAM_PWR_CTRL_REG_RAM1_PWR_CTRL_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAM1_PWR_CTRL (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga56383f722468bbe1277e95d77cab9c8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56383f722468bbe1277e95d77cab9c8a">&#9670;&nbsp;</a></span>CRG_TOP_RAM_PWR_CTRL_REG_RAM1_PWR_CTRL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RAM_PWR_CTRL_REG_RAM1_PWR_CTRL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAM1_PWR_CTRL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga48c75eb5beb67bab307309fe694d85f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48c75eb5beb67bab307309fe694d85f8">&#9670;&nbsp;</a></span>CRG_TOP_RAM_PWR_CTRL_REG_RAM2_PWR_CTRL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RAM_PWR_CTRL_REG_RAM2_PWR_CTRL_Msk&#160;&#160;&#160;(0xcUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAM2_PWR_CTRL (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gab216b3aa371de985334af43842095227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab216b3aa371de985334af43842095227">&#9670;&nbsp;</a></span>CRG_TOP_RAM_PWR_CTRL_REG_RAM2_PWR_CTRL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RAM_PWR_CTRL_REG_RAM2_PWR_CTRL_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAM2_PWR_CTRL (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gaec441469bb075fafb31ff8bb2a4ad291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec441469bb075fafb31ff8bb2a4ad291">&#9670;&nbsp;</a></span>CRG_TOP_RAM_PWR_CTRL_REG_RAM3_PWR_CTRL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RAM_PWR_CTRL_REG_RAM3_PWR_CTRL_Msk&#160;&#160;&#160;(0x30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAM3_PWR_CTRL (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga123d2be0a12b1c8271804300e3d03462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga123d2be0a12b1c8271804300e3d03462">&#9670;&nbsp;</a></span>CRG_TOP_RAM_PWR_CTRL_REG_RAM3_PWR_CTRL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RAM_PWR_CTRL_REG_RAM3_PWR_CTRL_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAM3_PWR_CTRL (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gad7a0b8b511d09d648d3afbd29685b3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7a0b8b511d09d648d3afbd29685b3eb">&#9670;&nbsp;</a></span>CRG_TOP_RESET_STAT_REG_CMAC_WDOGRESET_STAT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RESET_STAT_REG_CMAC_WDOGRESET_STAT_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMAC_WDOGRESET_STAT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab9a8bca16523e6bc0240ef250c79d1f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9a8bca16523e6bc0240ef250c79d1f3">&#9670;&nbsp;</a></span>CRG_TOP_RESET_STAT_REG_CMAC_WDOGRESET_STAT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RESET_STAT_REG_CMAC_WDOGRESET_STAT_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMAC_WDOGRESET_STAT (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gac053a2dc9d1c82111581d23f251ad311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac053a2dc9d1c82111581d23f251ad311">&#9670;&nbsp;</a></span>CRG_TOP_RESET_STAT_REG_HWRESET_STAT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RESET_STAT_REG_HWRESET_STAT_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HWRESET_STAT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga37170104ec20e7e7ab166599e460446b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37170104ec20e7e7ab166599e460446b">&#9670;&nbsp;</a></span>CRG_TOP_RESET_STAT_REG_HWRESET_STAT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RESET_STAT_REG_HWRESET_STAT_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HWRESET_STAT (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gafb0fdb79e20c78c5b93967e0cd008e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb0fdb79e20c78c5b93967e0cd008e41">&#9670;&nbsp;</a></span>CRG_TOP_RESET_STAT_REG_PORESET_STAT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RESET_STAT_REG_PORESET_STAT_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PORESET_STAT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7adc9ea7297503ce188cf7fdc5d2a55d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7adc9ea7297503ce188cf7fdc5d2a55d">&#9670;&nbsp;</a></span>CRG_TOP_RESET_STAT_REG_PORESET_STAT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RESET_STAT_REG_PORESET_STAT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PORESET_STAT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gab2a3f3ddfc6ffcd45308cb962c6cfe86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2a3f3ddfc6ffcd45308cb962c6cfe86">&#9670;&nbsp;</a></span>CRG_TOP_RESET_STAT_REG_SWD_HWRESET_STAT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RESET_STAT_REG_SWD_HWRESET_STAT_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SWD_HWRESET_STAT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga66ca6b1c02f54278ecfe8dcbbb4c31b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66ca6b1c02f54278ecfe8dcbbb4c31b3">&#9670;&nbsp;</a></span>CRG_TOP_RESET_STAT_REG_SWD_HWRESET_STAT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RESET_STAT_REG_SWD_HWRESET_STAT_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SWD_HWRESET_STAT (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gad6d0a6dd58f8149af223f06394b77a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6d0a6dd58f8149af223f06394b77a92">&#9670;&nbsp;</a></span>CRG_TOP_RESET_STAT_REG_SWRESET_STAT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RESET_STAT_REG_SWRESET_STAT_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SWRESET_STAT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1f7836115e03bbd79387a08dc6cc7eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f7836115e03bbd79387a08dc6cc7eba">&#9670;&nbsp;</a></span>CRG_TOP_RESET_STAT_REG_SWRESET_STAT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RESET_STAT_REG_SWRESET_STAT_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SWRESET_STAT (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gabb1a8a058c03ea08b51f464640afb5c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb1a8a058c03ea08b51f464640afb5c5">&#9670;&nbsp;</a></span>CRG_TOP_RESET_STAT_REG_WDOGRESET_STAT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RESET_STAT_REG_WDOGRESET_STAT_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDOGRESET_STAT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf2421d3b9fc7943bcffd9b49a26681f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2421d3b9fc7943bcffd9b49a26681f0">&#9670;&nbsp;</a></span>CRG_TOP_RESET_STAT_REG_WDOGRESET_STAT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RESET_STAT_REG_WDOGRESET_STAT_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDOGRESET_STAT (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gae6f8262b11963f2b18fb56c99ab59eb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6f8262b11963f2b18fb56c99ab59eb8">&#9670;&nbsp;</a></span>CRG_TOP_RST_CTRL_REG_CMAC_CACHE_FLUSH_WITH_SW_RESET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RST_CTRL_REG_CMAC_CACHE_FLUSH_WITH_SW_RESET_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMAC_CACHE_FLUSH_WITH_SW_RESET (Bitfield-Mask: 0x01) </p>

</div>
</div>
<a id="ga55c72efe5f579a92b0c2a1fe6b846aea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55c72efe5f579a92b0c2a1fe6b846aea">&#9670;&nbsp;</a></span>CRG_TOP_RST_CTRL_REG_CMAC_CACHE_FLUSH_WITH_SW_RESET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RST_CTRL_REG_CMAC_CACHE_FLUSH_WITH_SW_RESET_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMAC_CACHE_FLUSH_WITH_SW_RESET (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gacab65b0467e65498dbbe45916a534cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacab65b0467e65498dbbe45916a534cfa">&#9670;&nbsp;</a></span>CRG_TOP_RST_CTRL_REG_GATE_RST_WITH_FCU_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RST_CTRL_REG_GATE_RST_WITH_FCU_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GATE_RST_WITH_FCU (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1261c2ff35227150aa83f9a3e06a2417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1261c2ff35227150aa83f9a3e06a2417">&#9670;&nbsp;</a></span>CRG_TOP_RST_CTRL_REG_GATE_RST_WITH_FCU_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RST_CTRL_REG_GATE_RST_WITH_FCU_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GATE_RST_WITH_FCU (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf3b3fe70799954ca9ad6018d453671b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3b3fe70799954ca9ad6018d453671b1">&#9670;&nbsp;</a></span>CRG_TOP_RST_CTRL_REG_SYS_CACHE_FLUSH_WITH_SW_RESET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RST_CTRL_REG_SYS_CACHE_FLUSH_WITH_SW_RESET_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYS_CACHE_FLUSH_WITH_SW_RESET (Bitfield-Mask: 0x01) </p>

</div>
</div>
<a id="ga0c6f1bcfbaffd13a0a19d5d2d4baaf9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c6f1bcfbaffd13a0a19d5d2d4baaf9b">&#9670;&nbsp;</a></span>CRG_TOP_RST_CTRL_REG_SYS_CACHE_FLUSH_WITH_SW_RESET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_RST_CTRL_REG_SYS_CACHE_FLUSH_WITH_SW_RESET_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYS_CACHE_FLUSH_WITH_SW_RESET (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gaf0b81a3b3e353bfa64f83a3d8de15e33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0b81a3b3e353bfa64f83a3d8de15e33">&#9670;&nbsp;</a></span>CRG_TOP_SECURE_BOOT_REG_FORCE_CMAC_DEBUGGER_OFF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SECURE_BOOT_REG_FORCE_CMAC_DEBUGGER_OFF_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FORCE_CMAC_DEBUGGER_OFF (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga391b9d29e717d889a30449636e8828c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga391b9d29e717d889a30449636e8828c1">&#9670;&nbsp;</a></span>CRG_TOP_SECURE_BOOT_REG_FORCE_CMAC_DEBUGGER_OFF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SECURE_BOOT_REG_FORCE_CMAC_DEBUGGER_OFF_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FORCE_CMAC_DEBUGGER_OFF (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga3f98a6aadc3734f7ff4eb59e1cda76db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f98a6aadc3734f7ff4eb59e1cda76db">&#9670;&nbsp;</a></span>CRG_TOP_SECURE_BOOT_REG_FORCE_M33_DEBUGGER_OFF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SECURE_BOOT_REG_FORCE_M33_DEBUGGER_OFF_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FORCE_M33_DEBUGGER_OFF (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga12fefa512cdfe00a2b773c379bb78a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12fefa512cdfe00a2b773c379bb78a28">&#9670;&nbsp;</a></span>CRG_TOP_SECURE_BOOT_REG_FORCE_M33_DEBUGGER_OFF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SECURE_BOOT_REG_FORCE_M33_DEBUGGER_OFF_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FORCE_M33_DEBUGGER_OFF (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gae8ee72860656f61674f216b39283bebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8ee72860656f61674f216b39283bebb">&#9670;&nbsp;</a></span>CRG_TOP_SECURE_BOOT_REG_PROT_APP_KEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SECURE_BOOT_REG_PROT_APP_KEY_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROT_APP_KEY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa3da68abf100a42bf8b8e35d98005d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3da68abf100a42bf8b8e35d98005d2c">&#9670;&nbsp;</a></span>CRG_TOP_SECURE_BOOT_REG_PROT_APP_KEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SECURE_BOOT_REG_PROT_APP_KEY_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROT_APP_KEY (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga4137a67d6f2a8a2280dcdf867770c043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4137a67d6f2a8a2280dcdf867770c043">&#9670;&nbsp;</a></span>CRG_TOP_SECURE_BOOT_REG_PROT_CONFIG_SCRIPT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SECURE_BOOT_REG_PROT_CONFIG_SCRIPT_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROT_CONFIG_SCRIPT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4adf2713da65235ca1df468bb2bc8054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4adf2713da65235ca1df468bb2bc8054">&#9670;&nbsp;</a></span>CRG_TOP_SECURE_BOOT_REG_PROT_CONFIG_SCRIPT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SECURE_BOOT_REG_PROT_CONFIG_SCRIPT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROT_CONFIG_SCRIPT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf29d8506e59079c930d0927199b02263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf29d8506e59079c930d0927199b02263">&#9670;&nbsp;</a></span>CRG_TOP_SECURE_BOOT_REG_PROT_INFO_PAGE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SECURE_BOOT_REG_PROT_INFO_PAGE_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROT_INFO_PAGE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga209fe4f14e335b6c91fd270fbe9a7f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga209fe4f14e335b6c91fd270fbe9a7f1d">&#9670;&nbsp;</a></span>CRG_TOP_SECURE_BOOT_REG_PROT_INFO_PAGE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SECURE_BOOT_REG_PROT_INFO_PAGE_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROT_INFO_PAGE (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gac9086a48edd3b6b70a6de793aa55629c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9086a48edd3b6b70a6de793aa55629c">&#9670;&nbsp;</a></span>CRG_TOP_SECURE_BOOT_REG_PROT_USER_APP_CODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SECURE_BOOT_REG_PROT_USER_APP_CODE_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROT_USER_APP_CODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga44a0c711c69fe19b4e25621485279b77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44a0c711c69fe19b4e25621485279b77">&#9670;&nbsp;</a></span>CRG_TOP_SECURE_BOOT_REG_PROT_USER_APP_CODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SECURE_BOOT_REG_PROT_USER_APP_CODE_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROT_USER_APP_CODE (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga92f9ad8d012489ebf1117216819be374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92f9ad8d012489ebf1117216819be374">&#9670;&nbsp;</a></span>CRG_TOP_SECURE_BOOT_REG_PROT_VALID_KEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SECURE_BOOT_REG_PROT_VALID_KEY_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROT_VALID_KEY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2f7db951cd9483f725ea76e34adeccb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f7db951cd9483f725ea76e34adeccb1">&#9670;&nbsp;</a></span>CRG_TOP_SECURE_BOOT_REG_PROT_VALID_KEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SECURE_BOOT_REG_PROT_VALID_KEY_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROT_VALID_KEY (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gaad25caf6791e2e790dda93a6f4caeed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad25caf6791e2e790dda93a6f4caeed3">&#9670;&nbsp;</a></span>CRG_TOP_SECURE_BOOT_REG_SECURE_BOOT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SECURE_BOOT_REG_SECURE_BOOT_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SECURE_BOOT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga28272124ad69963721096e5765130bf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28272124ad69963721096e5765130bf0">&#9670;&nbsp;</a></span>CRG_TOP_SECURE_BOOT_REG_SECURE_BOOT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SECURE_BOOT_REG_SECURE_BOOT_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SECURE_BOOT (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga232d1dcc8f49f2e0911e92acf5e3e483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga232d1dcc8f49f2e0911e92acf5e3e483">&#9670;&nbsp;</a></span>CRG_TOP_STARTUP_STATUS_REG_BOD_VDCDC_MASK_SYNC_RD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDCDC_MASK_SYNC_RD_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VDCDC_MASK_SYNC_RD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4f26680ea3d83949cf03480c44ee3e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f26680ea3d83949cf03480c44ee3e85">&#9670;&nbsp;</a></span>CRG_TOP_STARTUP_STATUS_REG_BOD_VDCDC_MASK_SYNC_RD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDCDC_MASK_SYNC_RD_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VDCDC_MASK_SYNC_RD (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaca4ff64ad6e2710f9bce721397ba1c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca4ff64ad6e2710f9bce721397ba1c69">&#9670;&nbsp;</a></span>CRG_TOP_STARTUP_STATUS_REG_BOD_VDCDC_OK_SYNC_RD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDCDC_OK_SYNC_RD_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VDCDC_OK_SYNC_RD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga58d7a6ab2659c5f551d57acebc72b3f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58d7a6ab2659c5f551d57acebc72b3f7">&#9670;&nbsp;</a></span>CRG_TOP_STARTUP_STATUS_REG_BOD_VDCDC_OK_SYNC_RD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDCDC_OK_SYNC_RD_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VDCDC_OK_SYNC_RD (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga8f27fc1f89b46f337ba5293ccda441ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f27fc1f89b46f337ba5293ccda441ce">&#9670;&nbsp;</a></span>CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_LVL_RD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_LVL_RD_Msk&#160;&#160;&#160;(0x18UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VDDD_LVL_RD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gabefd0169d4d9d3d8ed48f2abef422baf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabefd0169d4d9d3d8ed48f2abef422baf">&#9670;&nbsp;</a></span>CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_LVL_RD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_LVL_RD_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VDDD_LVL_RD (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga4ac98e139d839bf7daf3343d0437b3c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ac98e139d839bf7daf3343d0437b3c1">&#9670;&nbsp;</a></span>CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_MASK_SYNC_RD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_MASK_SYNC_RD_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VDDD_MASK_SYNC_RD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa62804510d44683a19653dab1fa8b5ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa62804510d44683a19653dab1fa8b5ae">&#9670;&nbsp;</a></span>CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_MASK_SYNC_RD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_MASK_SYNC_RD_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VDDD_MASK_SYNC_RD (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga9e60896f6f3a99ef1903e85467cb9ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e60896f6f3a99ef1903e85467cb9ce2">&#9670;&nbsp;</a></span>CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_OK_SYNC_RD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_OK_SYNC_RD_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VDDD_OK_SYNC_RD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae2da531911345dfb3ee3989480018f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2da531911345dfb3ee3989480018f2d">&#9670;&nbsp;</a></span>CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_OK_SYNC_RD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDDD_OK_SYNC_RD_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VDDD_OK_SYNC_RD (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gaf621d631c01204a4d5df532818af8eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf621d631c01204a4d5df532818af8eba">&#9670;&nbsp;</a></span>CRG_TOP_STARTUP_STATUS_REG_BOD_VDDIO_MASK_SYNC_RD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDDIO_MASK_SYNC_RD_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VDDIO_MASK_SYNC_RD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga14592d54d2cc02a25541be22393c8acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14592d54d2cc02a25541be22393c8acc">&#9670;&nbsp;</a></span>CRG_TOP_STARTUP_STATUS_REG_BOD_VDDIO_MASK_SYNC_RD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDDIO_MASK_SYNC_RD_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VDDIO_MASK_SYNC_RD (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gaa5ed912652ebcff54255e53cfdd51f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5ed912652ebcff54255e53cfdd51f39">&#9670;&nbsp;</a></span>CRG_TOP_STARTUP_STATUS_REG_BOD_VDDIO_OK_SYNC_RD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDDIO_OK_SYNC_RD_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VDDIO_OK_SYNC_RD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1f996a0f9723311e33085a1ad87393f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f996a0f9723311e33085a1ad87393f0">&#9670;&nbsp;</a></span>CRG_TOP_STARTUP_STATUS_REG_BOD_VDDIO_OK_SYNC_RD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VDDIO_OK_SYNC_RD_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VDDIO_OK_SYNC_RD (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gaa5a0dfb9fc95964e43476e8d012c480c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5a0dfb9fc95964e43476e8d012c480c">&#9670;&nbsp;</a></span>CRG_TOP_STARTUP_STATUS_REG_BOD_VEFLASH_OK_SYNC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VEFLASH_OK_SYNC_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VEFLASH_OK_SYNC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga943b4dbe3a013a2dda42f3318aea15d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga943b4dbe3a013a2dda42f3318aea15d9">&#9670;&nbsp;</a></span>CRG_TOP_STARTUP_STATUS_REG_BOD_VEFLASH_OK_SYNC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_STARTUP_STATUS_REG_BOD_VEFLASH_OK_SYNC_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BOD_VEFLASH_OK_SYNC (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gab4d475d3740c8594dcd5ad7023be9935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4d475d3740c8594dcd5ad7023be9935">&#9670;&nbsp;</a></span>CRG_TOP_STARTUP_STATUS_REG_VEFLASH_LVL_RD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_STARTUP_STATUS_REG_VEFLASH_LVL_RD_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VEFLASH_LVL_RD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7832b3c2daf63fb87472819b702f8399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7832b3c2daf63fb87472819b702f8399">&#9670;&nbsp;</a></span>CRG_TOP_STARTUP_STATUS_REG_VEFLASH_LVL_RD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_STARTUP_STATUS_REG_VEFLASH_LVL_RD_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VEFLASH_LVL_RD (Bit 9) <br  />
 </p>

</div>
</div>
<a id="gaca061b75958a0e527a0fc682cc821018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca061b75958a0e527a0fc682cc821018">&#9670;&nbsp;</a></span>CRG_TOP_SYS_CTRL_REG_CACHERAM_MUX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_CTRL_REG_CACHERAM_MUX_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHERAM_MUX (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3ff251b7412917e94ce9e2bfce8b7076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ff251b7412917e94ce9e2bfce8b7076">&#9670;&nbsp;</a></span>CRG_TOP_SYS_CTRL_REG_CACHERAM_MUX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_CTRL_REG_CACHERAM_MUX_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CACHERAM_MUX (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gac3735f3064235dfc3cf9d178d251c9e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3735f3064235dfc3cf9d178d251c9e4">&#9670;&nbsp;</a></span>CRG_TOP_SYS_CTRL_REG_DEBUGGER_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_CTRL_REG_DEBUGGER_ENABLE_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DEBUGGER_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaee9f206a4017e47d6f13703b70c42670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee9f206a4017e47d6f13703b70c42670">&#9670;&nbsp;</a></span>CRG_TOP_SYS_CTRL_REG_DEBUGGER_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_CTRL_REG_DEBUGGER_ENABLE_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DEBUGGER_ENABLE (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga25e0c6ace31ce3cb1fab4db6e7c4d098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25e0c6ace31ce3cb1fab4db6e7c4d098">&#9670;&nbsp;</a></span>CRG_TOP_SYS_CTRL_REG_REMAP_ADR0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_CTRL_REG_REMAP_ADR0_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REMAP_ADR0 (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga6ac67803d3ac547b0f3a6763217759bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ac67803d3ac547b0f3a6763217759bc">&#9670;&nbsp;</a></span>CRG_TOP_SYS_CTRL_REG_REMAP_ADR0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_CTRL_REG_REMAP_ADR0_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REMAP_ADR0 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga8f5725bfe6cb49b36fb34e5e9ed2f0dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f5725bfe6cb49b36fb34e5e9ed2f0dc">&#9670;&nbsp;</a></span>CRG_TOP_SYS_CTRL_REG_REMAP_INTVECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_CTRL_REG_REMAP_INTVECT_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REMAP_INTVECT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga51bba1490a00c1d498b444314fb17a05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51bba1490a00c1d498b444314fb17a05">&#9670;&nbsp;</a></span>CRG_TOP_SYS_CTRL_REG_REMAP_INTVECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_CTRL_REG_REMAP_INTVECT_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REMAP_INTVECT (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga327deec066ed45f4f4322a42226bad79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga327deec066ed45f4f4322a42226bad79">&#9670;&nbsp;</a></span>CRG_TOP_SYS_CTRL_REG_SW_RESET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_CTRL_REG_SW_RESET_Msk&#160;&#160;&#160;(0x8000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SW_RESET (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab56fac34bcc512f25a7c551950b75a02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab56fac34bcc512f25a7c551950b75a02">&#9670;&nbsp;</a></span>CRG_TOP_SYS_CTRL_REG_SW_RESET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_CTRL_REG_SW_RESET_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SW_RESET (Bit 15) <br  />
 </p>

</div>
</div>
<a id="gaf13bd186d5ec6eb4a938d66e9522b3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf13bd186d5ec6eb4a938d66e9522b3eb">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_AUD_IS_DOWN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_AUD_IS_DOWN_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AUD_IS_DOWN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga717a07e967991eb54ca75edd62f09825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga717a07e967991eb54ca75edd62f09825">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_AUD_IS_DOWN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_AUD_IS_DOWN_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AUD_IS_DOWN (Bit 12) <br  />
 </p>

</div>
</div>
<a id="gaea002f68dfd51dd337bfe70a78ec039e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea002f68dfd51dd337bfe70a78ec039e">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_AUD_IS_UP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_AUD_IS_UP_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AUD_IS_UP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga64b96ce76f191fb222115fdb6d5008d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64b96ce76f191fb222115fdb6d5008d7">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_AUD_IS_UP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_AUD_IS_UP_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AUD_IS_UP (Bit 13) <br  />
 </p>

</div>
</div>
<a id="gab3c255ca4fbf71bc1ce4d1f221298b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c255ca4fbf71bc1ce4d1f221298b52">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_COM_IS_DOWN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_COM_IS_DOWN_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COM_IS_DOWN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac08270b16e9d52992cf597ddae94b4af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac08270b16e9d52992cf597ddae94b4af">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_COM_IS_DOWN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_COM_IS_DOWN_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COM_IS_DOWN (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga1fa29ecb7a9ad84db9502fc504942308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fa29ecb7a9ad84db9502fc504942308">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_COM_IS_UP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_COM_IS_UP_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COM_IS_UP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6cc058551285b0fd03c9c443921d8da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cc058551285b0fd03c9c443921d8da2">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_COM_IS_UP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_COM_IS_UP_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COM_IS_UP (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga64ad8abcff86b5211ecc6b3ff9656213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64ad8abcff86b5211ecc6b3ff9656213">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_DBG_IS_ACTIVE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_DBG_IS_ACTIVE_Msk&#160;&#160;&#160;(0x4000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBG_IS_ACTIVE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa5d9c011b9f2676a13d3a6295b6a66de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5d9c011b9f2676a13d3a6295b6a66de">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_DBG_IS_ACTIVE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_DBG_IS_ACTIVE_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DBG_IS_ACTIVE (Bit 14) <br  />
 </p>

</div>
</div>
<a id="gafe7ba72babeda1cdc8316e1dbde73c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe7ba72babeda1cdc8316e1dbde73c89">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_MEM_IS_DOWN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_MEM_IS_DOWN_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MEM_IS_DOWN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3e7ba03c49220b4f8fbaa4d5d03aea85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e7ba03c49220b4f8fbaa4d5d03aea85">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_MEM_IS_DOWN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_MEM_IS_DOWN_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MEM_IS_DOWN (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga2c53a34740422b9757505bb8cb87ab04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c53a34740422b9757505bb8cb87ab04">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_MEM_IS_UP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_MEM_IS_UP_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MEM_IS_UP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae2b9867882877835d39aed13e66c5583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2b9867882877835d39aed13e66c5583">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_MEM_IS_UP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_MEM_IS_UP_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MEM_IS_UP (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga9d8659b4410bf6a8e9c2f3a7435d8505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d8659b4410bf6a8e9c2f3a7435d8505">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_PER_IS_DOWN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_PER_IS_DOWN_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PER_IS_DOWN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac78fe245c7a92f31d33a64b4bbc22f0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac78fe245c7a92f31d33a64b4bbc22f0a">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_PER_IS_DOWN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_PER_IS_DOWN_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PER_IS_DOWN (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga74064f3292f8482926236d67005fd65f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74064f3292f8482926236d67005fd65f">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_PER_IS_UP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_PER_IS_UP_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PER_IS_UP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8be7b1a58469018c492dc74c2742ed71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8be7b1a58469018c492dc74c2742ed71">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_PER_IS_UP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_PER_IS_UP_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PER_IS_UP (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga9d76d371dfcaf287910ddcb9eaeef0ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d76d371dfcaf287910ddcb9eaeef0ba">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_POWER_IS_UP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_POWER_IS_UP_Msk&#160;&#160;&#160;(0x8000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>POWER_IS_UP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6e312dbf04d82689dafa0c10f0491b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e312dbf04d82689dafa0c10f0491b6f">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_POWER_IS_UP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_POWER_IS_UP_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>POWER_IS_UP (Bit 15) <br  />
 </p>

</div>
</div>
<a id="gaf128121ed015a3435ad240c289558f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf128121ed015a3435ad240c289558f98">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_RAD_IS_DOWN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_RAD_IS_DOWN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAD_IS_DOWN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6067a8aaa3125340660f879416289381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6067a8aaa3125340660f879416289381">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_RAD_IS_DOWN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_RAD_IS_DOWN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAD_IS_DOWN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaadd5ae455a002ff02f7f525064db8b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadd5ae455a002ff02f7f525064db8b31">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_RAD_IS_UP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_RAD_IS_UP_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAD_IS_UP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae2c2d30c5d7df973f3b28e9ded7b6b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2c2d30c5d7df973f3b28e9ded7b6b8b">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_RAD_IS_UP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_RAD_IS_UP_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAD_IS_UP (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gaa05e7f3f09f19966dfe9201a0ed2cc38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa05e7f3f09f19966dfe9201a0ed2cc38">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_SYS_IS_DOWN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_SYS_IS_DOWN_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYS_IS_DOWN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8d51140f0459571e6c3b97e5df14b4a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d51140f0459571e6c3b97e5df14b4a4">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_SYS_IS_DOWN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_SYS_IS_DOWN_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYS_IS_DOWN (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gaa70587419da4a10cf6f567d731e10850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa70587419da4a10cf6f567d731e10850">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_SYS_IS_UP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_SYS_IS_UP_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYS_IS_UP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab86e2b9b3ff9870f0d5e5772df441418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab86e2b9b3ff9870f0d5e5772df441418">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_SYS_IS_UP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_SYS_IS_UP_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYS_IS_UP (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gae127de850a02601434024bc2917c9143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae127de850a02601434024bc2917c9143">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_TIM_IS_DOWN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_TIM_IS_DOWN_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IS_DOWN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0e886e3f86b4b62a2a2a1c78beba0ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e886e3f86b4b62a2a2a1c78beba0ae9">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_TIM_IS_DOWN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_TIM_IS_DOWN_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IS_DOWN (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gabbeafca7ea55ecf484052c4064b86256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbeafca7ea55ecf484052c4064b86256">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_TIM_IS_UP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_TIM_IS_UP_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IS_UP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa8524bd196ba9fc87a7c9969df472112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8524bd196ba9fc87a7c9969df472112">&#9670;&nbsp;</a></span>CRG_TOP_SYS_STAT_REG_TIM_IS_UP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_TOP_SYS_STAT_REG_TIM_IS_UP_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IS_UP (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga4684f371b702862bc5f491aa2a1e37e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4684f371b702862bc5f491aa2a1e37e0">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_32M_OVR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_32M_OVR_Msk&#160;&#160;&#160;(0xf8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELAY_32M_OVR (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga73453810af74b56cdf2a616e4f89acdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73453810af74b56cdf2a616e4f89acdd">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_32M_OVR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_32M_OVR_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELAY_32M_OVR (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga73073f5531e648f784710edb5cb53067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73073f5531e648f784710edb5cb53067">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_64M_OVR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_64M_OVR_Msk&#160;&#160;&#160;(0xf00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELAY_64M_OVR (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gafab2c9c9a5e8ddeb7353ce166bd6fea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafab2c9c9a5e8ddeb7353ce166bd6fea3">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_64M_OVR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_64M_OVR_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELAY_64M_OVR (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gade04036ca297de224651574bccbb9cf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade04036ca297de224651574bccbb9cf0">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_64M_PRE_OVR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_64M_PRE_OVR_Msk&#160;&#160;&#160;(0x1f000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELAY_64M_PRE_OVR (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="gaf532ee127b8652b4b1d47c676b65a70f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf532ee127b8652b4b1d47c676b65a70f">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_64M_PRE_OVR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_64M_PRE_OVR_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELAY_64M_PRE_OVR (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga2da6872a8a6e1b8d83528e2000072427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2da6872a8a6e1b8d83528e2000072427">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_TDC_OVR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_TDC_OVR_Msk&#160;&#160;&#160;(0x7e0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELAY_TDC_OVR (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga32de1569bb7246333cc205ab8db00b15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32de1569bb7246333cc205ab8db00b15">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_TDC_OVR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL1_REG_DELAY_TDC_OVR_Pos&#160;&#160;&#160;(17UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELAY_TDC_OVR (Bit 17) <br  />
 </p>

</div>
</div>
<a id="ga39071c5ca1e55b169b7a70abae7a8415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39071c5ca1e55b169b7a70abae7a8415">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL1_REG_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL1_REG_ENABLE_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac0c6674636522811c432fc729955beaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0c6674636522811c432fc729955beaf">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL1_REG_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL1_REG_ENABLE_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ENABLE (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gada54e2b2d5bc60fecb25c77cfe727d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada54e2b2d5bc60fecb25c77cfe727d52">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL1_REG_OVERRIDE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL1_REG_OVERRIDE_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OVERRIDE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0051dfc01a611e7697112e85eeb5aee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0051dfc01a611e7697112e85eeb5aee1">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL1_REG_OVERRIDE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL1_REG_OVERRIDE_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OVERRIDE (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga39245fbcccc0b3b4e33778972afcbbf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39245fbcccc0b3b4e33778972afcbbf0">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL1_REG_RESET_N_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL1_REG_RESET_N_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESET_N (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa743552f55b12de81979fe44e17f5b97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa743552f55b12de81979fe44e17f5b97">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL1_REG_RESET_N_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL1_REG_RESET_N_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESET_N (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gad1e97b7945d09ed585decc1ea9cc185f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1e97b7945d09ed585decc1ea9cc185f">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_DELAY_64M_PRE_OFFSET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_DELAY_64M_PRE_OFFSET_Msk&#160;&#160;&#160;(0xc000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELAY_64M_PRE_OFFSET (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gadbc8659f29da1980d7cd8efa22fcaf1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbc8659f29da1980d7cd8efa22fcaf1e">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_DELAY_64M_PRE_OFFSET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_DELAY_64M_PRE_OFFSET_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELAY_64M_PRE_OFFSET (Bit 14) <br  />
 </p>

</div>
</div>
<a id="gaf59e02e51e521f9714b323784d7e2ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf59e02e51e521f9714b323784d7e2ecf">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_DUTY_CYCLE_CORR_COUNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_DUTY_CYCLE_CORR_COUNT_Msk&#160;&#160;&#160;(0xf00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DUTY_CYCLE_CORR_COUNT (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga66fa5905a08f2623e935e64a0db494de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66fa5905a08f2623e935e64a0db494de">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_DUTY_CYCLE_CORR_COUNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_DUTY_CYCLE_CORR_COUNT_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DUTY_CYCLE_CORR_COUNT (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga697879528029914f6ce7a860fed61946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga697879528029914f6ce7a860fed61946">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_EN_ADJ_32M_OVR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_EN_ADJ_32M_OVR_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_ADJ_32M_OVR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae1972a09467f4fdd5374fd1afd12a76c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1972a09467f4fdd5374fd1afd12a76c">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_EN_ADJ_32M_OVR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_EN_ADJ_32M_OVR_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_ADJ_32M_OVR (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga67e391dd1edabdccd5164005100c021c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67e391dd1edabdccd5164005100c021c">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_EN_ADJ_64M_OVR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_EN_ADJ_64M_OVR_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_ADJ_64M_OVR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0e98c37c746bc39643f053629f0c8abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e98c37c746bc39643f053629f0c8abb">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_EN_ADJ_64M_OVR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_EN_ADJ_64M_OVR_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_ADJ_64M_OVR (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga6060bbc7fef266323469eb25d52d8d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6060bbc7fef266323469eb25d52d8d28">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_EN_TDC_OVR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_EN_TDC_OVR_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TDC_OVR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga97e7c65368c40ea5a7676f7707759220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97e7c65368c40ea5a7676f7707759220">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_EN_TDC_OVR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_EN_TDC_OVR_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TDC_OVR (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gae550bbb3b09c0e99bf5053fb06ca5d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae550bbb3b09c0e99bf5053fb06ca5d20">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_INV_CLK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_INV_CLK_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INV_CLK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga791745072ca1d77238222689136fef88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga791745072ca1d77238222689136fef88">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_INV_CLK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_INV_CLK_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INV_CLK (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga8c11eb7d3903950b8cf4922d75e4b9cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c11eb7d3903950b8cf4922d75e4b9cd">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_LOW_POWER_OVR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_LOW_POWER_OVR_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOW_POWER_OVR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac76ec51c3b28b17597af083b2dfed422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac76ec51c3b28b17597af083b2dfed422">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_LOW_POWER_OVR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_LOW_POWER_OVR_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LOW_POWER_OVR (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gab7bed7c430c48157354f2829732a0181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7bed7c430c48157354f2829732a0181">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_OUTPUT_ENABLE_OVR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_OUTPUT_ENABLE_OVR_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUTPUT_ENABLE_OVR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga285a25ee09445f38d5be5ca5224394ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga285a25ee09445f38d5be5ca5224394ae">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_OUTPUT_ENABLE_OVR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_OUTPUT_ENABLE_OVR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUTPUT_ENABLE_OVR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa9cf30c962eb9b20af0839e0bf8ee81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9cf30c962eb9b20af0839e0bf8ee81f">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_PHASE_INV_32M_OVR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_PHASE_INV_32M_OVR_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PHASE_INV_32M_OVR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga70b29bc7729978ca76fa6b9d74b5d02d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70b29bc7729978ca76fa6b9d74b5d02d">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_PHASE_INV_32M_OVR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_PHASE_INV_32M_OVR_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PHASE_INV_32M_OVR (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga20e54371480b21301234a5b909ae7c64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20e54371480b21301234a5b909ae7c64">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_PRELOAD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_PRELOAD_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRELOAD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac1c55774960e31bb69c01fabed05c35f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1c55774960e31bb69c01fabed05c35f">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_PRELOAD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_PRELOAD_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRELOAD (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga486b8e52c883715a57444d4a5220d764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga486b8e52c883715a57444d4a5220d764">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_SEL_32M_64M_CLK_OVR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_SEL_32M_64M_CLK_OVR_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SEL_32M_64M_CLK_OVR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaed49de23fa1cecd81f78483cafcdfc12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed49de23fa1cecd81f78483cafcdfc12">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_SEL_32M_64M_CLK_OVR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_SEL_32M_64M_CLK_OVR_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SEL_32M_64M_CLK_OVR (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gaf87414ac01d82bdcb0225d0fba3a9ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf87414ac01d82bdcb0225d0fba3a9ba2">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_TDC_CLK_INV_OVR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_TDC_CLK_INV_OVR_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TDC_CLK_INV_OVR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5866b28d49c0126674f81e9c205bd18f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5866b28d49c0126674f81e9c205bd18f">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_CTRL2_REG_TDC_CLK_INV_OVR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_CTRL2_REG_TDC_CLK_INV_OVR_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TDC_CLK_INV_OVR (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gacde8ef98fdf4af1bd8f0e4de15535788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacde8ef98fdf4af1bd8f0e4de15535788">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_STATUS_REG_CLKDBLR_STATE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_STATUS_REG_CLKDBLR_STATE_Msk&#160;&#160;&#160;(0x7c000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDBLR_STATE (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga07a68d8700b5c91ff361dd800a3d53b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07a68d8700b5c91ff361dd800a3d53b0">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_STATUS_REG_CLKDBLR_STATE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_STATUS_REG_CLKDBLR_STATE_Pos&#160;&#160;&#160;(26UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKDBLR_STATE (Bit 26) <br  />
 </p>

</div>
</div>
<a id="gadd2430fe30470da2cdcac8aec89212bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd2430fe30470da2cdcac8aec89212bf">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_32M_OUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_32M_OUT_Msk&#160;&#160;&#160;(0x1fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELAY_32M_OUT (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga87eef5a34fb06911ccb9974dd8230256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87eef5a34fb06911ccb9974dd8230256">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_32M_OUT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_32M_OUT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELAY_32M_OUT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gab3aa29a3e42386fa1ed02e497c4031f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3aa29a3e42386fa1ed02e497c4031f5">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_64M_OUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_64M_OUT_Msk&#160;&#160;&#160;(0x1e0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELAY_64M_OUT (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gac01bc75e33a39e7398c33c8abf30fe29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac01bc75e33a39e7398c33c8abf30fe29">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_64M_OUT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_64M_OUT_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELAY_64M_OUT (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga600ad513e479ed43650d51ed302e0539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga600ad513e479ed43650d51ed302e0539">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_64M_PRE_OUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_64M_PRE_OUT_Msk&#160;&#160;&#160;(0x3e00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELAY_64M_PRE_OUT (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="gabb29a197572f3dcfac8f8dca4eb534c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb29a197572f3dcfac8f8dca4eb534c7">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_64M_PRE_OUT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_64M_PRE_OUT_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELAY_64M_PRE_OUT (Bit 9) <br  />
 </p>

</div>
</div>
<a id="gadb00aaa68f00a2afb48af85389b7e1af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb00aaa68f00a2afb48af85389b7e1af">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_TDC_OUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_TDC_OUT_Msk&#160;&#160;&#160;(0xfc000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELAY_TDC_OUT (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gae1f3832b46dbab8dc2de778e03a7d1a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1f3832b46dbab8dc2de778e03a7d1a4">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_TDC_OUT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_STATUS_REG_DELAY_TDC_OUT_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DELAY_TDC_OUT (Bit 14) <br  />
 </p>

</div>
</div>
<a id="gaa4bb130e99ed41e1430da838bdb239b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4bb130e99ed41e1430da838bdb239b2">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_STATUS_REG_OUTPUT_READY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_STATUS_REG_OUTPUT_READY_Msk&#160;&#160;&#160;(0x2000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUTPUT_READY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gadedb41c0fc8e171e521e8516b0284fce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadedb41c0fc8e171e521e8516b0284fce">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_STATUS_REG_OUTPUT_READY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_STATUS_REG_OUTPUT_READY_Pos&#160;&#160;&#160;(25UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUTPUT_READY (Bit 25) <br  />
 </p>

</div>
</div>
<a id="gae17c7d2f9f5788c4c7f59f4e0e525086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae17c7d2f9f5788c4c7f59f4e0e525086">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_STATUS_REG_PHASE_INV_32M_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_STATUS_REG_PHASE_INV_32M_Msk&#160;&#160;&#160;(0x80000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PHASE_INV_32M (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2ba371d4088583f711ac842e4b8cbe7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ba371d4088583f711ac842e4b8cbe7c">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_STATUS_REG_PHASE_INV_32M_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_STATUS_REG_PHASE_INV_32M_Pos&#160;&#160;&#160;(31UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PHASE_INV_32M (Bit 31) <br  />
 </p>

</div>
</div>
<a id="ga12c1b6fc7c033283ecff7e7cd7594c9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12c1b6fc7c033283ecff7e7cd7594c9c">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_STATUS_REG_TDC_BIN_OUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_STATUS_REG_TDC_BIN_OUT_Msk&#160;&#160;&#160;(0x1f00000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TDC_BIN_OUT (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="gaeabe1279661eb7a75ff4a8e52d726dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeabe1279661eb7a75ff4a8e52d726dad">&#9670;&nbsp;</a></span>CRG_XTAL_CLKDBLR_STATUS_REG_TDC_BIN_OUT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_CLKDBLR_STATUS_REG_TDC_BIN_OUT_Pos&#160;&#160;&#160;(20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TDC_BIN_OUT (Bit 20) <br  />
 </p>

</div>
</div>
<a id="ga3ccee7237e57da20c82218f06747f482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ccee7237e57da20c82218f06747f482">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_CAP_SELECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_CAP_SELECT_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CAP_SELECT (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga8797df61c28c9bfe894726e0f4a669fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8797df61c28c9bfe894726e0f4a669fa">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_CAP_SELECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_CAP_SELECT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CAP_SELECT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga6c6062ebdf6ed723a4fb2dc2216e0d8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c6062ebdf6ed723a4fb2dc2216e0d8b">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_CUR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_CUR_Msk&#160;&#160;&#160;(0x18UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_MEAS_CUR (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga9752b1b49b0d54324c591d2783c228c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9752b1b49b0d54324c591d2783c228c8">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_CUR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_CUR_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_MEAS_CUR (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gaaacfdd5bf535af25971685227e9c018e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaacfdd5bf535af25971685227e9c018e">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_START_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_MEAS_START (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6b6d110fdaa5b902f2f8c59fd3e4c827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b6d110fdaa5b902f2f8c59fd3e4c827">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_START_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_MEAS_START (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga6a248c1c0fa8f9134382821867608d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a248c1c0fa8f9134382821867608d63">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_TIME_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_TIME_Msk&#160;&#160;&#160;(0x1c0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_MEAS_TIME (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga90baf23c0701c23275fed2ae5ce0353c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90baf23c0701c23275fed2ae5ce0353c">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_TIME_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_CAP_MEAS_REG_XTAL32M_MEAS_TIME_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_MEAS_TIME (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gace6357aeb6645b56dbda7f2d88e73aad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace6357aeb6645b56dbda7f2d88e73aad">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_AMPREG_SAH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_AMPREG_SAH_Msk&#160;&#160;&#160;(0xcUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_AMPREG_SAH (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga68c148a487939314268761def9aa4678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c148a487939314268761def9aa4678">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_AMPREG_SAH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_AMPREG_SAH_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_AMPREG_SAH (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gaa6a700925f105a0f9ed6d94a7ffb6bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6a700925f105a0f9ed6d94a7ffb6bda">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_BIAS_SAH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_BIAS_SAH_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_BIAS_SAH (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga506df9ec3d3c1c64d679450456ee58c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga506df9ec3d3c1c64d679450456ee58c8">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_BIAS_SAH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_BIAS_SAH_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_BIAS_SAH (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gabbe5d4b61106ff8e85cf9b3421adda1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbe5d4b61106ff8e85cf9b3421adda1d">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_BIASPROT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_BIASPROT_Msk&#160;&#160;&#160;(0xc0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_BIASPROT (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gab83133ff14365bff401297387df98ccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab83133ff14365bff401297387df98ccc">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_BIASPROT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_BIASPROT_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_BIASPROT (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga92038e93e23aee87cebd8edc0a8b4596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92038e93e23aee87cebd8edc0a8b4596">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_ENABLE_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga69a47a5c5e1e879532687557ec34d66c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69a47a5c5e1e879532687557ec34d66c">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_ENABLE_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_ENABLE (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gacfce35a17cef7a54b9eb96450e490a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfce35a17cef7a54b9eb96450e490a61">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_LDO_SAH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_LDO_SAH_Msk&#160;&#160;&#160;(0x30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_LDO_SAH (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga17a66a321592f35a5d9c3d72ea5bec45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17a66a321592f35a5d9c3d72ea5bec45">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_LDO_SAH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_CTRL_REG_XTAL32M_LDO_SAH_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_LDO_SAH (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga652eefec24bf45ebac7dd97a18285d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga652eefec24bf45ebac7dd97a18285d04">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_CMP_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_CMP_MODE_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CMP_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae2b8e4c3d42000e35769c96dae2aefb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2b8e4c3d42000e35769c96dae2aefb0">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_CMP_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_CMP_MODE_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CMP_MODE (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga55479fa79e4a91ccead92aa5de5f1c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55479fa79e4a91ccead92aa5de5f1c44">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_CUR_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_CUR_MODE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CUR_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8848adaed8018c56e12f8324bf56f108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8848adaed8018c56e12f8324bf56f108">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_CUR_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_CUR_MODE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CUR_MODE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gae3ea5056101e3ef68cb6324918ffb98a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3ea5056101e3ef68cb6324918ffb98a">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_FSM_APPLY_CONFIG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_FSM_APPLY_CONFIG_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_FSM_APPLY_CONFIG (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3c1fdcc9883076427ea4a8f394f8f7f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c1fdcc9883076427ea4a8f394f8f7f4">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_FSM_APPLY_CONFIG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_FSM_APPLY_CONFIG_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_FSM_APPLY_CONFIG (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gad25d4067a0f7b5f8c0c5418c5f21d07a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad25d4067a0f7b5f8c0c5418c5f21d07a">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_FSM_FORCE_IDLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_FSM_FORCE_IDLE_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_FSM_FORCE_IDLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6f65ed0a42b2993779d306b99eeeab2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f65ed0a42b2993779d306b99eeeab2b">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_FSM_FORCE_IDLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_FSM_FORCE_IDLE_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_FSM_FORCE_IDLE (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga4066c853298a4c0d671dda725742bde1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4066c853298a4c0d671dda725742bde1">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_TRIM_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_TRIM_MODE_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_TRIM_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga28cd342b2ff71a2cf13b7306c5949d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28cd342b2ff71a2cf13b7306c5949d47">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_TRIM_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_FSM_REG_XTAL32M_TRIM_MODE_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_TRIM_MODE (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga00728e7e60e3695e5a965e8963239977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00728e7e60e3695e5a965e8963239977">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CAP_CTRL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CAP_CTRL_Msk&#160;&#160;&#160;(0xc00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_IRQ_CAP_CTRL (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga2a3bb4df23906c68150e8a7b7b9a0636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a3bb4df23906c68150e8a7b7b9a0636">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CAP_CTRL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CAP_CTRL_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_IRQ_CAP_CTRL (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga8c524b95f1bf97205e9a8775e27fbcc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c524b95f1bf97205e9a8775e27fbcc3">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CLK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CLK_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_IRQ_CLK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf72e219dede0b7d8dc7d01199d9841d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf72e219dede0b7d8dc7d01199d9841d2">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CLK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CLK_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_IRQ_CLK (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gacdc4567f22f163ae09642dbeee87e32d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdc4567f22f163ae09642dbeee87e32d">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CNT_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_IRQ_CNT (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gadbc0a54b2df8cbd17221e868fa05267a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbc0a54b2df8cbd17221e868fa05267a">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_CNT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_IRQ_CNT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac5307933603561fc73ad443ade563dfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5307933603561fc73ad443ade563dfb">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_ENABLE_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_IRQ_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gabafc5b46f79178a4e22feb6927d378d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabafc5b46f79178a4e22feb6927d378d8">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_IRQ_CTRL_REG_XTAL32M_IRQ_ENABLE_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_IRQ_ENABLE (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga98fea91a96dc03e54d7c5c63b4289af6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98fea91a96dc03e54d7c5c63b4289af6">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_IRQ_STAT_REG_XTAL32M_IRQ_COUNT_CAP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_IRQ_STAT_REG_XTAL32M_IRQ_COUNT_CAP_Msk&#160;&#160;&#160;(0xff00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_IRQ_COUNT_CAP (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga930ed2f942b3b98ab7c7813976158190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga930ed2f942b3b98ab7c7813976158190">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_IRQ_STAT_REG_XTAL32M_IRQ_COUNT_CAP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_IRQ_STAT_REG_XTAL32M_IRQ_COUNT_CAP_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_IRQ_COUNT_CAP (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gae6e34d3e186c72df2e061c71d6f2bf94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6e34d3e186c72df2e061c71d6f2bf94">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_IRQ_STAT_REG_XTAL32M_IRQ_COUNT_STAT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_IRQ_STAT_REG_XTAL32M_IRQ_COUNT_STAT_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_IRQ_COUNT_STAT (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga382e28569e3f666a8b7af2faf80c8e26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga382e28569e3f666a8b7af2faf80c8e26">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_IRQ_STAT_REG_XTAL32M_IRQ_COUNT_STAT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_IRQ_STAT_REG_XTAL32M_IRQ_COUNT_STAT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_IRQ_COUNT_STAT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga9ad5b8c9a92bb529ccec574a7b293575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ad5b8c9a92bb529ccec574a7b293575">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_AMPL_SET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_AMPL_SET_Msk&#160;&#160;&#160;(0x7000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_AMPL_SET (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga2816f2f29e9f47415fc33206fe6368c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2816f2f29e9f47415fc33206fe6368c3">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_AMPL_SET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_AMPL_SET_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_AMPL_SET (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga39001599860bdd0efdd318b63e903a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39001599860bdd0efdd318b63e903a17">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CMP_BLANK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CMP_BLANK_Msk&#160;&#160;&#160;(0xe0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CMP_BLANK (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gaa84f831b7e3c602ac24fb308a41491cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa84f831b7e3c602ac24fb308a41491cf">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CMP_BLANK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CMP_BLANK_Pos&#160;&#160;&#160;(17UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CMP_BLANK (Bit 17) <br  />
 </p>

</div>
</div>
<a id="gac1dcae3b5f040da1e3195172ed843911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1dcae3b5f040da1e3195172ed843911">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CMP_LVL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CMP_LVL_Msk&#160;&#160;&#160;(0x18000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CMP_LVL (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga262bbfd892bac2d2d5fd9a689e777462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga262bbfd892bac2d2d5fd9a689e777462">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CMP_LVL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CMP_LVL_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CMP_LVL (Bit 15) <br  />
 </p>

</div>
</div>
<a id="ga605bf46973f0aece87cc6a813e31b2bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga605bf46973f0aece87cc6a813e31b2bc">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CUR_SET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CUR_SET_Msk&#160;&#160;&#160;(0xf00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CUR_SET (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga479490c7e4aed10a0c9f184ea436748a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga479490c7e4aed10a0c9f184ea436748a">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CUR_SET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_CUR_SET_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CUR_SET (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga2bffa6e0cd294c7592e7866a3bbeeadd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bffa6e0cd294c7592e7866a3bbeeadd">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_TIMEOUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_TIMEOUT_Msk&#160;&#160;&#160;(0x7f00000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_TIMEOUT (Bitfield-Mask: 0x7f) <br  />
 </p>

</div>
</div>
<a id="gaff1ef025c780599453cb7161ebd56a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff1ef025c780599453cb7161ebd56a38">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_TIMEOUT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_TIMEOUT_Pos&#160;&#160;&#160;(20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_TIMEOUT (Bit 20) <br  />
 </p>

</div>
</div>
<a id="gaec9979378c3ab31760989fae43ac6060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec9979378c3ab31760989fae43ac6060">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_TRIM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_TRIM_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_TRIM (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga94da70cd999501276f43bda42739dd99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94da70cd999501276f43bda42739dd99">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_TRIM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_SETTLE_REG_XTAL32M_TRIM_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_TRIM (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga5be4a32ace3eb11dfdb5a550b73bc19a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5be4a32ace3eb11dfdb5a550b73bc19a">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_START_REG_XTAL32M_AMPL_SET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_AMPL_SET_Msk&#160;&#160;&#160;(0x7000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_AMPL_SET (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga809ad25637549d7d756075925a04a902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga809ad25637549d7d756075925a04a902">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_START_REG_XTAL32M_AMPL_SET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_AMPL_SET_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_AMPL_SET (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga51cade3cb8a08744823fbc38496d724a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51cade3cb8a08744823fbc38496d724a">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_START_REG_XTAL32M_CMP_BLANK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_CMP_BLANK_Msk&#160;&#160;&#160;(0xe0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CMP_BLANK (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gac7fe8c4575534e3ffe933fbac67095ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7fe8c4575534e3ffe933fbac67095ac">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_START_REG_XTAL32M_CMP_BLANK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_CMP_BLANK_Pos&#160;&#160;&#160;(17UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CMP_BLANK (Bit 17) <br  />
 </p>

</div>
</div>
<a id="ga7420de5070aa726eab5843d43a754096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7420de5070aa726eab5843d43a754096">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_START_REG_XTAL32M_CMP_LVL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_CMP_LVL_Msk&#160;&#160;&#160;(0x18000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CMP_LVL (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga38079691f376d661b3967c1ddd34b1ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38079691f376d661b3967c1ddd34b1ae">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_START_REG_XTAL32M_CMP_LVL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_CMP_LVL_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CMP_LVL (Bit 15) <br  />
 </p>

</div>
</div>
<a id="ga0024d29f37219e3a371c7af82d34328b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0024d29f37219e3a371c7af82d34328b">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_START_REG_XTAL32M_CUR_SET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_CUR_SET_Msk&#160;&#160;&#160;(0xf00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CUR_SET (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga7e1c967ccb445f527ac830678ec6b008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e1c967ccb445f527ac830678ec6b008">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_START_REG_XTAL32M_CUR_SET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_CUR_SET_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CUR_SET (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga7d877404ea62bf2e0734a852c84d40e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d877404ea62bf2e0734a852c84d40e2">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_START_REG_XTAL32M_TIMEOUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_TIMEOUT_Msk&#160;&#160;&#160;(0x7f00000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_TIMEOUT (Bitfield-Mask: 0x7f) <br  />
 </p>

</div>
</div>
<a id="gadd8d2cb07e07c400ac2f63caa760a552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd8d2cb07e07c400ac2f63caa760a552">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_START_REG_XTAL32M_TIMEOUT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_TIMEOUT_Pos&#160;&#160;&#160;(20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_TIMEOUT (Bit 20) <br  />
 </p>

</div>
</div>
<a id="ga52a9f7766b2c602a46accaf71a47efc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52a9f7766b2c602a46accaf71a47efc7">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_START_REG_XTAL32M_TRIM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_TRIM_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_TRIM (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga2914d991db3ae32250b7ae3eaa945ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2914d991db3ae32250b7ae3eaa945ecc">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_START_REG_XTAL32M_TRIM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_START_REG_XTAL32M_TRIM_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_TRIM (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga110b03c728c833c92cae9ddce785e973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga110b03c728c833c92cae9ddce785e973">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_CMP_OUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_CMP_OUT_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CMP_OUT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaeb702183d30af70a76dadac42e132603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb702183d30af70a76dadac42e132603">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_CMP_OUT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_CMP_OUT_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CMP_OUT (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga74ef7ae54f3309c9cc3dce23bc8b68c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74ef7ae54f3309c9cc3dce23bc8b68c0">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_CUR_SET_STAT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_CUR_SET_STAT_Msk&#160;&#160;&#160;(0x780UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CUR_SET_STAT (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gabe26809b4055f5b2db6adc9b7baaa9a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe26809b4055f5b2db6adc9b7baaa9a8">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_CUR_SET_STAT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_CUR_SET_STAT_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CUR_SET_STAT (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga83c3504689fbfebaea3d9c789fd8ad99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83c3504689fbfebaea3d9c789fd8ad99">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_LDO_OK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_LDO_OK_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_LDO_OK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5a4de1cd7d0cc755bc1591cecc91158e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a4de1cd7d0cc755bc1591cecc91158e">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_LDO_OK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_LDO_OK_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_LDO_OK (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga836d654e564d7434b16c7424867905eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga836d654e564d7434b16c7424867905eb">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_READY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_READY_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_READY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5fe498588b4ac1306d6098182302f7db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fe498588b4ac1306d6098182302f7db">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_READY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_READY_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_READY (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gadb9c0ba25bb5afdff3184cfc0042c569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb9c0ba25bb5afdff3184cfc0042c569">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_STATE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_STATE_Msk&#160;&#160;&#160;(0x1eUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_STATE (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gaf495366067a83948a2a95f9d7b1d63d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf495366067a83948a2a95f9d7b1d63d6">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_STATE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_STATE_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_STATE (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gaa8b580e712ca4ac2e93621523abf8006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8b580e712ca4ac2e93621523abf8006">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_TRIM_VAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_TRIM_VAL_Msk&#160;&#160;&#160;(0x7f800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_TRIM_VAL (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga5e2c80e4a815fb266f99dbe2f4800cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e2c80e4a815fb266f99dbe2f4800cab">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_TRIM_VAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_STAT0_REG_XTAL32M_TRIM_VAL_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_TRIM_VAL (Bit 11) <br  />
 </p>

</div>
</div>
<a id="gae8abbe9ab3251539531c311b6c67540a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8abbe9ab3251539531c311b6c67540a">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_AMPL_SET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_AMPL_SET_Msk&#160;&#160;&#160;(0x7000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_AMPL_SET (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gaae1a9773f5050e7ad50a518046a604ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae1a9773f5050e7ad50a518046a604ed">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_AMPL_SET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_AMPL_SET_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_AMPL_SET (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga1f9826cc6c0d7299c1c4d1ea9bc1adc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f9826cc6c0d7299c1c4d1ea9bc1adc4">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_CMP_LVL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_CMP_LVL_Msk&#160;&#160;&#160;(0x18000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CMP_LVL (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga9f730d1085f4e43b51a65f76e0ecc0a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f730d1085f4e43b51a65f76e0ecc0a6">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_CMP_LVL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_CMP_LVL_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CMP_LVL (Bit 15) <br  />
 </p>

</div>
</div>
<a id="ga5e955b05058555be20f878bcc45666cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e955b05058555be20f878bcc45666cb">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_CUR_SET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_CUR_SET_Msk&#160;&#160;&#160;(0xf00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CUR_SET (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gaca742e68ca5e403680dccedf0dff3663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca742e68ca5e403680dccedf0dff3663">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_CUR_SET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_CUR_SET_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_CUR_SET (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gac83add90b3f251ad97e17bf576a88922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac83add90b3f251ad97e17bf576a88922">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_TRIM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_TRIM_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_TRIM (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga18a6cc5613be0795a9c7dce623417829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18a6cc5613be0795a9c7dce623417829">&#9670;&nbsp;</a></span>CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_TRIM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRG_XTAL_XTAL32M_TRIM_REG_XTAL32M_TRIM_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_TRIM (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga0796c64ad154667fe09e20761f37e66e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0796c64ad154667fe09e20761f37e66e">&#9670;&nbsp;</a></span>DCDC_DCDC_CTRL_REG_DCDC_CLK_DIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_DCDC_CTRL_REG_DCDC_CLK_DIV_Msk&#160;&#160;&#160;(0x6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_CLK_DIV (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga01987d4bf2071c534147b986aec5afad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01987d4bf2071c534147b986aec5afad">&#9670;&nbsp;</a></span>DCDC_DCDC_CTRL_REG_DCDC_CLK_DIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_DCDC_CTRL_REG_DCDC_CLK_DIV_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_CLK_DIV (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gab390a0c2ab522a4222f8f6491c19df0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab390a0c2ab522a4222f8f6491c19df0e">&#9670;&nbsp;</a></span>DCDC_DCDC_CTRL_REG_DCDC_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_DCDC_CTRL_REG_DCDC_ENABLE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9a5432395bc3439754fe2c449c32be70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a5432395bc3439754fe2c449c32be70">&#9670;&nbsp;</a></span>DCDC_DCDC_CTRL_REG_DCDC_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_DCDC_CTRL_REG_DCDC_ENABLE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_ENABLE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac31ce0f3e7b6b621301c19f4a6827d05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac31ce0f3e7b6b621301c19f4a6827d05">&#9670;&nbsp;</a></span>DCDC_DCDC_CTRL_REG_DCDC_FIX_ILIM_SLP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_DCDC_CTRL_REG_DCDC_FIX_ILIM_SLP_Msk&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_FIX_ILIM_SLP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaed5d5868358b18ac87f9bbc2ddc6e8f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed5d5868358b18ac87f9bbc2ddc6e8f8">&#9670;&nbsp;</a></span>DCDC_DCDC_CTRL_REG_DCDC_FIX_ILIM_SLP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_DCDC_CTRL_REG_DCDC_FIX_ILIM_SLP_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_FIX_ILIM_SLP (Bit 16) <br  />
 </p>

</div>
</div>
<a id="gad4cd6e11317d68c790d811516d9f497e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4cd6e11317d68c790d811516d9f497e">&#9670;&nbsp;</a></span>DCDC_DCDC_CTRL_REG_DCDC_ILIM_MAX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_DCDC_CTRL_REG_DCDC_ILIM_MAX_Msk&#160;&#160;&#160;(0xf000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_ILIM_MAX (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga18d39faa902b6bdde7a9ad31080c1099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18d39faa902b6bdde7a9ad31080c1099">&#9670;&nbsp;</a></span>DCDC_DCDC_CTRL_REG_DCDC_ILIM_MAX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_DCDC_CTRL_REG_DCDC_ILIM_MAX_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_ILIM_MAX (Bit 12) <br  />
 </p>

</div>
</div>
<a id="gac86904ada3649946c7a283e9412a66fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac86904ada3649946c7a283e9412a66fa">&#9670;&nbsp;</a></span>DCDC_DCDC_CTRL_REG_DCDC_ILIM_MIN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_DCDC_CTRL_REG_DCDC_ILIM_MIN_Msk&#160;&#160;&#160;(0xf00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_ILIM_MIN (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga6e8ca9105d5cc0ccc84f5911025ad576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e8ca9105d5cc0ccc84f5911025ad576">&#9670;&nbsp;</a></span>DCDC_DCDC_CTRL_REG_DCDC_ILIM_MIN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_DCDC_CTRL_REG_DCDC_ILIM_MIN_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_ILIM_MIN (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gaad2a3c5879ffe6a34d73d8ebd1c411aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad2a3c5879ffe6a34d73d8ebd1c411aa">&#9670;&nbsp;</a></span>DCDC_DCDC_CTRL_REG_DCDC_ILIM_SLP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_DCDC_CTRL_REG_DCDC_ILIM_SLP_Msk&#160;&#160;&#160;(0x1e0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_ILIM_SLP (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gac5d06ea609be9392a9b27c267bd5ca10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5d06ea609be9392a9b27c267bd5ca10">&#9670;&nbsp;</a></span>DCDC_DCDC_CTRL_REG_DCDC_ILIM_SLP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_DCDC_CTRL_REG_DCDC_ILIM_SLP_Pos&#160;&#160;&#160;(17UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_ILIM_SLP (Bit 17) <br  />
 </p>

</div>
</div>
<a id="ga751f734bae20216aeecf40cea31db55e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga751f734bae20216aeecf40cea31db55e">&#9670;&nbsp;</a></span>DCDC_DCDC_CTRL_REG_DCDC_OK_CLR_CNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_DCDC_CTRL_REG_DCDC_OK_CLR_CNT_Msk&#160;&#160;&#160;(0xc0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_OK_CLR_CNT (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gad47acd90a19ef2d5000d18d0eebe49d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad47acd90a19ef2d5000d18d0eebe49d2">&#9670;&nbsp;</a></span>DCDC_DCDC_CTRL_REG_DCDC_OK_CLR_CNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_DCDC_CTRL_REG_DCDC_OK_CLR_CNT_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_OK_CLR_CNT (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga493d3fef628bbeb6736709bbea8258a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga493d3fef628bbeb6736709bbea8258a0">&#9670;&nbsp;</a></span>DCDC_DCDC_CTRL_REG_DCDC_TIMEOUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_DCDC_CTRL_REG_DCDC_TIMEOUT_Msk&#160;&#160;&#160;(0x38UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_TIMEOUT (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gabb6f08044d148cf688af4c6b00daebe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb6f08044d148cf688af4c6b00daebe5">&#9670;&nbsp;</a></span>DCDC_DCDC_CTRL_REG_DCDC_TIMEOUT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCDC_DCDC_CTRL_REG_DCDC_TIMEOUT_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_TIMEOUT (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga8666092a210ded662caaded2dfb05cd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8666092a210ded662caaded2dfb05cd4">&#9670;&nbsp;</a></span>DMA_DMA0_A_START_REG_DMA0_A_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_A_START_REG_DMA0_A_START_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA0_A_START (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gadce94d8a83bb4351de024fbe28a79979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadce94d8a83bb4351de024fbe28a79979">&#9670;&nbsp;</a></span>DMA_DMA0_A_START_REG_DMA0_A_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_A_START_REG_DMA0_A_START_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA0_A_START (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga4caa546d1e41a4bb5b2d072a93122072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4caa546d1e41a4bb5b2d072a93122072">&#9670;&nbsp;</a></span>DMA_DMA0_B_START_REG_DMA0_B_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_B_START_REG_DMA0_B_START_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA0_B_START (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga40f910291412f31d5cbe74a5ec348e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40f910291412f31d5cbe74a5ec348e5c">&#9670;&nbsp;</a></span>DMA_DMA0_B_START_REG_DMA0_B_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_B_START_REG_DMA0_B_START_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA0_B_START (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga58dcd2025b2d1e3a93b5fb692d63be65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58dcd2025b2d1e3a93b5fb692d63be65">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_AINC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_AINC_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AINC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7c19712c1fd2e6513c77dfdd483f34c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c19712c1fd2e6513c77dfdd483f34c3">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_AINC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_AINC_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AINC (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga94d8e6146f0f573f1cc037049f099ff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94d8e6146f0f573f1cc037049f099ff9">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_BINC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_BINC_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BINC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga78460ac50c751682810b909562fc2a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78460ac50c751682810b909562fc2a36">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_BINC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_BINC_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BINC (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga53821fcba290d2af5bbc43838cac6260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53821fcba290d2af5bbc43838cac6260">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_BURST_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_BURST_MODE_Msk&#160;&#160;&#160;(0x6000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BURST_MODE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga25db50ba47febb51c35ddabe06b629d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25db50ba47febb51c35ddabe06b629d4">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_BURST_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_BURST_MODE_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BURST_MODE (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga923fd8f2b7949240d557a5da2b6a9e8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga923fd8f2b7949240d557a5da2b6a9e8e">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_BUS_ERROR_DETECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_BUS_ERROR_DETECT_Msk&#160;&#160;&#160;(0x8000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUS_ERROR_DETECT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3b0fecf2df50f478494b1cfa44011f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b0fecf2df50f478494b1cfa44011f2f">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_BUS_ERROR_DETECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_BUS_ERROR_DETECT_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUS_ERROR_DETECT (Bit 15) <br  />
 </p>

</div>
</div>
<a id="ga7930d49262e47faf1542c13510c17102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7930d49262e47faf1542c13510c17102">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_BW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_BW_Msk&#160;&#160;&#160;(0x6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BW (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga8eca2b76a2881d0f5261ead6152dd18e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eca2b76a2881d0f5261ead6152dd18e">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_BW_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_BW_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BW (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga4b86c86169652812ec2d485627538e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b86c86169652812ec2d485627538e70">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_CIRCULAR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_CIRCULAR_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CIRCULAR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2fc6962ae1cc4c0c5b2f1efaa5ecd1e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fc6962ae1cc4c0c5b2f1efaa5ecd1e4">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_CIRCULAR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_CIRCULAR_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CIRCULAR (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga434804cb491ed300e9e64225842f4df4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga434804cb491ed300e9e64225842f4df4">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_EXCLUSIVE_ACCESS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac0994d1e982e2c02d6c5587dacda27ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0994d1e982e2c02d6c5587dacda27ca">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_EXCLUSIVE_ACCESS (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga0a15de32127253b6a85f1402094ce6eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a15de32127253b6a85f1402094ce6eb">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_DMA_IDLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_DMA_IDLE_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IDLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaeef6680f1c13d03a768c95eac98cab4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeef6680f1c13d03a768c95eac98cab4f">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_DMA_IDLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_DMA_IDLE_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IDLE (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gab20a03decb5036a4cd160e7217ef739e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab20a03decb5036a4cd160e7217ef739e">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_DMA_INIT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_DMA_INIT_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_INIT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9bf9f3a073bed3d4926cd7971e87f328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bf9f3a073bed3d4926cd7971e87f328">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_DMA_INIT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_DMA_INIT_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_INIT (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga239cd3071d1137b6f94d10e3984bb27c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga239cd3071d1137b6f94d10e3984bb27c">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_DMA_ON_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_DMA_ON_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_ON (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga34b03aea6150442fa88808dafb8c9259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34b03aea6150442fa88808dafb8c9259">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_DMA_ON_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_DMA_ON_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_ON (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga51d09e445d29bcc67745c7aa6d1e57fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51d09e445d29bcc67745c7aa6d1e57fc">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_DMA_PRIO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_DMA_PRIO_Msk&#160;&#160;&#160;(0x380UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_PRIO (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga6be07d2868d8c365d914ececaad0c829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6be07d2868d8c365d914ececaad0c829">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_DMA_PRIO_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_DMA_PRIO_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_PRIO (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gab4baebec9a61cc0846088fb3e293a11c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4baebec9a61cc0846088fb3e293a11c">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_DREQ_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_DREQ_MODE_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DREQ_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6164881ea00b1bfed0e629d8ae33e658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6164881ea00b1bfed0e629d8ae33e658">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_DREQ_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_DREQ_MODE_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DREQ_MODE (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga0ce54dc77aaf75cc9d3799a073241cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ce54dc77aaf75cc9d3799a073241cc6">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_REQ_SENSE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_REQ_SENSE_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REQ_SENSE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gadf2344d537ef21077c748d91e88850fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf2344d537ef21077c748d91e88850fd">&#9670;&nbsp;</a></span>DMA_DMA0_CTRL_REG_REQ_SENSE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_CTRL_REG_REQ_SENSE_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REQ_SENSE (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga40a1d34e85856759336146abc13feb78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40a1d34e85856759336146abc13feb78">&#9670;&nbsp;</a></span>DMA_DMA0_IDX_REG_DMA0_IDX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_IDX_REG_DMA0_IDX_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA0_IDX (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga66d95e08d4a42c59facc6de7c89df002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66d95e08d4a42c59facc6de7c89df002">&#9670;&nbsp;</a></span>DMA_DMA0_IDX_REG_DMA0_IDX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_IDX_REG_DMA0_IDX_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA0_IDX (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga7d380d7997201e95612d289f039d1315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d380d7997201e95612d289f039d1315">&#9670;&nbsp;</a></span>DMA_DMA0_INT_REG_DMA0_INT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_INT_REG_DMA0_INT_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA0_INT (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga7bbc1b89367c70e4f4573e0ba38bc2ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bbc1b89367c70e4f4573e0ba38bc2ed">&#9670;&nbsp;</a></span>DMA_DMA0_INT_REG_DMA0_INT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_INT_REG_DMA0_INT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA0_INT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga7434ebec9598699f770cd90521bed6cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7434ebec9598699f770cd90521bed6cf">&#9670;&nbsp;</a></span>DMA_DMA0_LEN_REG_DMA0_LEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_LEN_REG_DMA0_LEN_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA0_LEN (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga2233fb023e2a9dc8990e1dc7f236391d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2233fb023e2a9dc8990e1dc7f236391d">&#9670;&nbsp;</a></span>DMA_DMA0_LEN_REG_DMA0_LEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA0_LEN_REG_DMA0_LEN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA0_LEN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gad0e331cdc8042c62c7cfb1cae6c0cecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0e331cdc8042c62c7cfb1cae6c0cecb">&#9670;&nbsp;</a></span>DMA_DMA1_A_START_REG_DMA1_A_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_A_START_REG_DMA1_A_START_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA1_A_START (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gad5d37075f1eeb8685747edf6681fd8e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5d37075f1eeb8685747edf6681fd8e1">&#9670;&nbsp;</a></span>DMA_DMA1_A_START_REG_DMA1_A_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_A_START_REG_DMA1_A_START_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA1_A_START (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gace5079f942133e640d256464a3e84e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace5079f942133e640d256464a3e84e17">&#9670;&nbsp;</a></span>DMA_DMA1_B_START_REG_DMA1_B_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_B_START_REG_DMA1_B_START_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA1_B_START (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gaf10f1d68f6ed8ad1c72580dbeb317c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf10f1d68f6ed8ad1c72580dbeb317c54">&#9670;&nbsp;</a></span>DMA_DMA1_B_START_REG_DMA1_B_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_B_START_REG_DMA1_B_START_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA1_B_START (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa74dcc9c4e5229644adb4a0539edc055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa74dcc9c4e5229644adb4a0539edc055">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_AINC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_AINC_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AINC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaafe6b04bd520377cc42bb0a4951b1f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafe6b04bd520377cc42bb0a4951b1f96">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_AINC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_AINC_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AINC (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga79ae828a0d97b1ac91225bdd7cbd50c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79ae828a0d97b1ac91225bdd7cbd50c6">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_BINC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_BINC_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BINC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0a474bd1d0dcaf3f90efa812ce1dfb94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a474bd1d0dcaf3f90efa812ce1dfb94">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_BINC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_BINC_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BINC (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga1ba872515189a1d561888bcf47ea14c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ba872515189a1d561888bcf47ea14c8">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_BURST_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_BURST_MODE_Msk&#160;&#160;&#160;(0x6000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BURST_MODE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga86e5fbd22411b7de1e35492fbfc24b41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86e5fbd22411b7de1e35492fbfc24b41">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_BURST_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_BURST_MODE_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BURST_MODE (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga2db99d32b1a4434ff1385c7bfc48cd11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2db99d32b1a4434ff1385c7bfc48cd11">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_BUS_ERROR_DETECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_BUS_ERROR_DETECT_Msk&#160;&#160;&#160;(0x8000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUS_ERROR_DETECT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1896fdf723309088b7eb63ce588c8484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1896fdf723309088b7eb63ce588c8484">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_BUS_ERROR_DETECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_BUS_ERROR_DETECT_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUS_ERROR_DETECT (Bit 15) <br  />
 </p>

</div>
</div>
<a id="ga87e7d81bdb28d8291d292290d4281a3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87e7d81bdb28d8291d292290d4281a3f">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_BW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_BW_Msk&#160;&#160;&#160;(0x6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BW (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gacb9c50119f076bf7a9d20137117fb266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb9c50119f076bf7a9d20137117fb266">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_BW_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_BW_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BW (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gacf87e56106d1781a13bf90efe23c6db4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf87e56106d1781a13bf90efe23c6db4">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_CIRCULAR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_CIRCULAR_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CIRCULAR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga34cf6d598fbd3f828de982077fe7a3f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34cf6d598fbd3f828de982077fe7a3f9">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_CIRCULAR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_CIRCULAR_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CIRCULAR (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gac4b651004588ef81e2f553fdae0c28d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4b651004588ef81e2f553fdae0c28d4">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_EXCLUSIVE_ACCESS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaded3ce003e3be7935fb43a9e3b34dad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaded3ce003e3be7935fb43a9e3b34dad4">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_EXCLUSIVE_ACCESS (Bit 16) <br  />
 </p>

</div>
</div>
<a id="gabd2fa09a0837a11b34fe44fbf1adcb35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd2fa09a0837a11b34fe44fbf1adcb35">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_DMA_IDLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_DMA_IDLE_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IDLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf4d011674ae9e2f6a58411a4b25395d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4d011674ae9e2f6a58411a4b25395d9">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_DMA_IDLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_DMA_IDLE_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IDLE (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga7c2dbd4797f4be15a2d4c2a92b026356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c2dbd4797f4be15a2d4c2a92b026356">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_DMA_INIT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_DMA_INIT_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_INIT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gabd1b78c43adb9219c8550a7779c315e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd1b78c43adb9219c8550a7779c315e6">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_DMA_INIT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_DMA_INIT_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_INIT (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga700082db22312174a73b5aaef136c768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga700082db22312174a73b5aaef136c768">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_DMA_ON_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_DMA_ON_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_ON (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gade0fcf18536d191f64ba76d1b10fb8ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade0fcf18536d191f64ba76d1b10fb8ea">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_DMA_ON_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_DMA_ON_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_ON (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga9eeff3585983060854e6464763355d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9eeff3585983060854e6464763355d70">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_DMA_PRIO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_DMA_PRIO_Msk&#160;&#160;&#160;(0x380UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_PRIO (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gad7593b238f9c9b9dbcfa737f746db7d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7593b238f9c9b9dbcfa737f746db7d4">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_DMA_PRIO_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_DMA_PRIO_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_PRIO (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga4072bf825ed014084614e903a6993c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4072bf825ed014084614e903a6993c69">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_DREQ_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_DREQ_MODE_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DREQ_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5636f9fcddc46fb71017f542aad9c6f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5636f9fcddc46fb71017f542aad9c6f8">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_DREQ_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_DREQ_MODE_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DREQ_MODE (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gab999f41a7f1fed997a278281863a0a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab999f41a7f1fed997a278281863a0a93">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_REQ_SENSE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_REQ_SENSE_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REQ_SENSE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga84a77370071bf1ec4766bb785dcdbf42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84a77370071bf1ec4766bb785dcdbf42">&#9670;&nbsp;</a></span>DMA_DMA1_CTRL_REG_REQ_SENSE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_CTRL_REG_REQ_SENSE_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REQ_SENSE (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga73f620c634b7781e1ee9c264ece98573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73f620c634b7781e1ee9c264ece98573">&#9670;&nbsp;</a></span>DMA_DMA1_IDX_REG_DMA1_IDX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_IDX_REG_DMA1_IDX_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA1_IDX (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga9b3c0b32177cedfa00456ae1fd497a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b3c0b32177cedfa00456ae1fd497a25">&#9670;&nbsp;</a></span>DMA_DMA1_IDX_REG_DMA1_IDX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_IDX_REG_DMA1_IDX_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA1_IDX (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gad10eff4c9009a21e0be82e8e1e69417e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad10eff4c9009a21e0be82e8e1e69417e">&#9670;&nbsp;</a></span>DMA_DMA1_INT_REG_DMA1_INT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_INT_REG_DMA1_INT_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA1_INT (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gafc74a82cf3241a45485611da15c01fcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc74a82cf3241a45485611da15c01fcc">&#9670;&nbsp;</a></span>DMA_DMA1_INT_REG_DMA1_INT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_INT_REG_DMA1_INT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA1_INT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga49ef38acd9c5f703a566f6e589f75732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49ef38acd9c5f703a566f6e589f75732">&#9670;&nbsp;</a></span>DMA_DMA1_LEN_REG_DMA1_LEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_LEN_REG_DMA1_LEN_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA1_LEN (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gafad30e148cd06cd6394495512efd5424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafad30e148cd06cd6394495512efd5424">&#9670;&nbsp;</a></span>DMA_DMA1_LEN_REG_DMA1_LEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA1_LEN_REG_DMA1_LEN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA1_LEN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga148f85f51a9a3165d4698652e1f08479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga148f85f51a9a3165d4698652e1f08479">&#9670;&nbsp;</a></span>DMA_DMA2_A_START_REG_DMA2_A_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_A_START_REG_DMA2_A_START_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2_A_START (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gaedb29a3ff66c4c0e6ad086bae57a0345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedb29a3ff66c4c0e6ad086bae57a0345">&#9670;&nbsp;</a></span>DMA_DMA2_A_START_REG_DMA2_A_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_A_START_REG_DMA2_A_START_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2_A_START (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gae1fdf5b87456e8e1651bd2aaee8d3078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1fdf5b87456e8e1651bd2aaee8d3078">&#9670;&nbsp;</a></span>DMA_DMA2_B_START_REG_DMA2_B_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_B_START_REG_DMA2_B_START_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2_B_START (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga717687a5ac5725721a479adce6037801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga717687a5ac5725721a479adce6037801">&#9670;&nbsp;</a></span>DMA_DMA2_B_START_REG_DMA2_B_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_B_START_REG_DMA2_B_START_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2_B_START (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga2f241ef90396672186c468d6e66523c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f241ef90396672186c468d6e66523c0">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_AINC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_AINC_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AINC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac97d27cf9afc7329e8f5c8df92dbe783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac97d27cf9afc7329e8f5c8df92dbe783">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_AINC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_AINC_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AINC (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga39e31d86063d8831484a1c79ecc5ab8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39e31d86063d8831484a1c79ecc5ab8d">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_BINC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_BINC_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BINC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5d24ea609fabaf503f1e2015dca8901b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d24ea609fabaf503f1e2015dca8901b">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_BINC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_BINC_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BINC (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga5ad98e068810a3906a617743b8e21324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ad98e068810a3906a617743b8e21324">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_BURST_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_BURST_MODE_Msk&#160;&#160;&#160;(0x6000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BURST_MODE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga3c5e13879235fc0c9e8bc995a3af35e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c5e13879235fc0c9e8bc995a3af35e0">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_BURST_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_BURST_MODE_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BURST_MODE (Bit 13) <br  />
 </p>

</div>
</div>
<a id="gab95fb09e14e7d3a8affd67464a98b723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab95fb09e14e7d3a8affd67464a98b723">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_BUS_ERROR_DETECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_BUS_ERROR_DETECT_Msk&#160;&#160;&#160;(0x8000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUS_ERROR_DETECT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gabf83f64796b8f7c61a9bb10e2fc839e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf83f64796b8f7c61a9bb10e2fc839e9">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_BUS_ERROR_DETECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_BUS_ERROR_DETECT_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUS_ERROR_DETECT (Bit 15) <br  />
 </p>

</div>
</div>
<a id="ga1e6b377fb689a8d95e26c3db13066ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e6b377fb689a8d95e26c3db13066ec7">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_BW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_BW_Msk&#160;&#160;&#160;(0x6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BW (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga90075ddbe3f2a4a41a388f6c36d648b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90075ddbe3f2a4a41a388f6c36d648b2">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_BW_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_BW_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BW (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga72e4f55bde51d8cf73b67528d2634d3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72e4f55bde51d8cf73b67528d2634d3a">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_CIRCULAR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_CIRCULAR_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CIRCULAR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga27e33c1527eedf541e72c22953e23c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27e33c1527eedf541e72c22953e23c1b">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_CIRCULAR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_CIRCULAR_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CIRCULAR (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga6903558c92bf5a1036c200c2c5aac49e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6903558c92bf5a1036c200c2c5aac49e">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_EXCLUSIVE_ACCESS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0efd92f603fe080ddd1c4bf37b4896ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0efd92f603fe080ddd1c4bf37b4896ed">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_EXCLUSIVE_ACCESS (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga8b826e41b3a1b8810cb6c0307bfc68b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b826e41b3a1b8810cb6c0307bfc68b4">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_DMA_IDLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_DMA_IDLE_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IDLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5772138315d444ed54cb7d7034e2d90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5772138315d444ed54cb7d7034e2d90f">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_DMA_IDLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_DMA_IDLE_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IDLE (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gafc333114913fc48db0a7267a4363c7fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc333114913fc48db0a7267a4363c7fe">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_DMA_INIT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_DMA_INIT_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_INIT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac8332859e1446e37f1607394194d456c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8332859e1446e37f1607394194d456c">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_DMA_INIT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_DMA_INIT_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_INIT (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga5fdbfdf13cb5fb4df569543043a0e8f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fdbfdf13cb5fb4df569543043a0e8f5">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_DMA_ON_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_DMA_ON_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_ON (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf285fd7a6355b5f6b50d3d2f30129855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf285fd7a6355b5f6b50d3d2f30129855">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_DMA_ON_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_DMA_ON_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_ON (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaeca438eca00ac71fc715e3c9e84d776d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeca438eca00ac71fc715e3c9e84d776d">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_DMA_PRIO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_DMA_PRIO_Msk&#160;&#160;&#160;(0x380UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_PRIO (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga333fc49757e27221e2b78302727ab7ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga333fc49757e27221e2b78302727ab7ba">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_DMA_PRIO_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_DMA_PRIO_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_PRIO (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga9a9bda3793f0d714347333200394f67c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a9bda3793f0d714347333200394f67c">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_DREQ_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_DREQ_MODE_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DREQ_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7c0e49a6c77f7c987d326223c015a371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c0e49a6c77f7c987d326223c015a371">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_DREQ_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_DREQ_MODE_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DREQ_MODE (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga3f7d292059fc3124b3f43c6e8793c47b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f7d292059fc3124b3f43c6e8793c47b">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_REQ_SENSE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_REQ_SENSE_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REQ_SENSE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gadc31a344d243cbd2f7045e9fd6f3bf95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc31a344d243cbd2f7045e9fd6f3bf95">&#9670;&nbsp;</a></span>DMA_DMA2_CTRL_REG_REQ_SENSE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_CTRL_REG_REQ_SENSE_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REQ_SENSE (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga456d8d2b660e07640d0de9b379ac1268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga456d8d2b660e07640d0de9b379ac1268">&#9670;&nbsp;</a></span>DMA_DMA2_IDX_REG_DMA2_IDX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_IDX_REG_DMA2_IDX_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2_IDX (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga0d52d07228f0df4f6eab01cd3c8254ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d52d07228f0df4f6eab01cd3c8254ab">&#9670;&nbsp;</a></span>DMA_DMA2_IDX_REG_DMA2_IDX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_IDX_REG_DMA2_IDX_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2_IDX (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga7662a04a0106736aa1496794b4916a05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7662a04a0106736aa1496794b4916a05">&#9670;&nbsp;</a></span>DMA_DMA2_INT_REG_DMA2_INT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_INT_REG_DMA2_INT_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2_INT (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gadfb493b48f34d9e9fd9eebb7ef48561e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfb493b48f34d9e9fd9eebb7ef48561e">&#9670;&nbsp;</a></span>DMA_DMA2_INT_REG_DMA2_INT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_INT_REG_DMA2_INT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2_INT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga5c882f82f0aac42d739868118e9d143b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c882f82f0aac42d739868118e9d143b">&#9670;&nbsp;</a></span>DMA_DMA2_LEN_REG_DMA2_LEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_LEN_REG_DMA2_LEN_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2_LEN (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gae3babab312ae2f40c70a07f79073238f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3babab312ae2f40c70a07f79073238f">&#9670;&nbsp;</a></span>DMA_DMA2_LEN_REG_DMA2_LEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA2_LEN_REG_DMA2_LEN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2_LEN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga2ad8fa4d8b714792c268620f49345ca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ad8fa4d8b714792c268620f49345ca7">&#9670;&nbsp;</a></span>DMA_DMA3_A_START_REG_DMA3_A_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_A_START_REG_DMA3_A_START_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA3_A_START (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga5b5852a088afb1456725993f0c5d7245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b5852a088afb1456725993f0c5d7245">&#9670;&nbsp;</a></span>DMA_DMA3_A_START_REG_DMA3_A_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_A_START_REG_DMA3_A_START_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA3_A_START (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gab745aac0f4770768db28c9577994e964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab745aac0f4770768db28c9577994e964">&#9670;&nbsp;</a></span>DMA_DMA3_B_START_REG_DMA3_B_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_B_START_REG_DMA3_B_START_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA3_B_START (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gafa0084191698299b606f5841df29f73c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa0084191698299b606f5841df29f73c">&#9670;&nbsp;</a></span>DMA_DMA3_B_START_REG_DMA3_B_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_B_START_REG_DMA3_B_START_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA3_B_START (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga2dc027d2f8dac7e0af3f2fd1ca31f932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dc027d2f8dac7e0af3f2fd1ca31f932">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_AINC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_AINC_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AINC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga25a3aef3192fac974b5245d41d057729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25a3aef3192fac974b5245d41d057729">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_AINC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_AINC_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AINC (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gaa4865470d79c6649464b750d659a20fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4865470d79c6649464b750d659a20fd">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_BINC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_BINC_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BINC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0d4b3e0fe137c2e0bdb801351dafe653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d4b3e0fe137c2e0bdb801351dafe653">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_BINC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_BINC_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BINC (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gacb0ee65757eced7dcb5e849d3eaa1c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb0ee65757eced7dcb5e849d3eaa1c93">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_BURST_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_BURST_MODE_Msk&#160;&#160;&#160;(0x6000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BURST_MODE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaf05a670314673fe89ea662005d2603b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf05a670314673fe89ea662005d2603b3">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_BURST_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_BURST_MODE_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BURST_MODE (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga22c404c19a99d4a88b5fe1c51b1ffcb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22c404c19a99d4a88b5fe1c51b1ffcb3">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_BUS_ERROR_DETECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_BUS_ERROR_DETECT_Msk&#160;&#160;&#160;(0x8000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUS_ERROR_DETECT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gadbb8ee846f586aaf92b18a069297afe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbb8ee846f586aaf92b18a069297afe7">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_BUS_ERROR_DETECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_BUS_ERROR_DETECT_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUS_ERROR_DETECT (Bit 15) <br  />
 </p>

</div>
</div>
<a id="ga79878ac0898dddbcd13146a1791e691d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79878ac0898dddbcd13146a1791e691d">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_BW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_BW_Msk&#160;&#160;&#160;(0x6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BW (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaf0b28b1b9b88048a4c9509a747e2809b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0b28b1b9b88048a4c9509a747e2809b">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_BW_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_BW_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BW (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga6697d973e9c6c9280d312e0dec2c9ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6697d973e9c6c9280d312e0dec2c9ac3">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_CIRCULAR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_CIRCULAR_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CIRCULAR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab8e38ba8c70c22da090666be773f36a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8e38ba8c70c22da090666be773f36a7">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_CIRCULAR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_CIRCULAR_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CIRCULAR (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga8d9c1ece576a7fc403165bff8e706310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d9c1ece576a7fc403165bff8e706310">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_EXCLUSIVE_ACCESS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga546c2bfae0d2336beeeb0621835e7526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga546c2bfae0d2336beeeb0621835e7526">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_EXCLUSIVE_ACCESS (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga3e7991fd4787b7980dfeec42707bb3a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e7991fd4787b7980dfeec42707bb3a0">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_DMA_IDLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_DMA_IDLE_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IDLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf808d3e6ea22e56384b8b2ae2fa7622a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf808d3e6ea22e56384b8b2ae2fa7622a">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_DMA_IDLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_DMA_IDLE_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IDLE (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga30789fa3731eb14d9098d5e21ea20a5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30789fa3731eb14d9098d5e21ea20a5e">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_DMA_INIT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_DMA_INIT_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_INIT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2b8361ab8c8c169c565337dd641b133c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b8361ab8c8c169c565337dd641b133c">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_DMA_INIT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_DMA_INIT_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_INIT (Bit 11) <br  />
 </p>

</div>
</div>
<a id="gabaac2803e3c98d755a7e4f3003553d85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaac2803e3c98d755a7e4f3003553d85">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_DMA_ON_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_DMA_ON_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_ON (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2a584a04297c775962e402a395f4b1f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a584a04297c775962e402a395f4b1f8">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_DMA_ON_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_DMA_ON_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_ON (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga1262d570d9e070d2ae1eb93309b9688c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1262d570d9e070d2ae1eb93309b9688c">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_DMA_PRIO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_DMA_PRIO_Msk&#160;&#160;&#160;(0x380UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_PRIO (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga8a9ed9114de887879263a523ac94fe1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a9ed9114de887879263a523ac94fe1e">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_DMA_PRIO_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_DMA_PRIO_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_PRIO (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga568636bd2e7f2967ed0cee66a5140d81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga568636bd2e7f2967ed0cee66a5140d81">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_DREQ_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_DREQ_MODE_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DREQ_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9d0a2b2dbbb38fd90cf12294e311e702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d0a2b2dbbb38fd90cf12294e311e702">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_DREQ_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_DREQ_MODE_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DREQ_MODE (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gae05ebaed3492afc92a0407e7e1aad1ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae05ebaed3492afc92a0407e7e1aad1ac">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_REQ_SENSE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_REQ_SENSE_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REQ_SENSE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga48f5f462edd4f036cd877343a6d3ab03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48f5f462edd4f036cd877343a6d3ab03">&#9670;&nbsp;</a></span>DMA_DMA3_CTRL_REG_REQ_SENSE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_CTRL_REG_REQ_SENSE_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REQ_SENSE (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga1b2a0ef02550dce29b1b69934e65898d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b2a0ef02550dce29b1b69934e65898d">&#9670;&nbsp;</a></span>DMA_DMA3_IDX_REG_DMA3_IDX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_IDX_REG_DMA3_IDX_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA3_IDX (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga4c4c9520aad1ca1ae9dd4602653b6ee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c4c9520aad1ca1ae9dd4602653b6ee9">&#9670;&nbsp;</a></span>DMA_DMA3_IDX_REG_DMA3_IDX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_IDX_REG_DMA3_IDX_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA3_IDX (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga75bc1041e779c8ba1dbcbc7cae7e1425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75bc1041e779c8ba1dbcbc7cae7e1425">&#9670;&nbsp;</a></span>DMA_DMA3_INT_REG_DMA3_INT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_INT_REG_DMA3_INT_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA3_INT (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gad3dbc0bbe8fd0b9f901336a5f9bc4fce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3dbc0bbe8fd0b9f901336a5f9bc4fce">&#9670;&nbsp;</a></span>DMA_DMA3_INT_REG_DMA3_INT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_INT_REG_DMA3_INT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA3_INT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaae0ddb070b1ffb15f6ae3d111a60bd59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae0ddb070b1ffb15f6ae3d111a60bd59">&#9670;&nbsp;</a></span>DMA_DMA3_LEN_REG_DMA3_LEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_LEN_REG_DMA3_LEN_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA3_LEN (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga9dedcb661ff70f36a06ad442c0eaad2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dedcb661ff70f36a06ad442c0eaad2a">&#9670;&nbsp;</a></span>DMA_DMA3_LEN_REG_DMA3_LEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA3_LEN_REG_DMA3_LEN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA3_LEN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga5a6558198de10a1382e7becd3fbf6573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a6558198de10a1382e7becd3fbf6573">&#9670;&nbsp;</a></span>DMA_DMA4_A_START_REG_DMA4_A_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_A_START_REG_DMA4_A_START_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA4_A_START (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga0e8ffb23a75b1fd5818d9a6b3fea89b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e8ffb23a75b1fd5818d9a6b3fea89b7">&#9670;&nbsp;</a></span>DMA_DMA4_A_START_REG_DMA4_A_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_A_START_REG_DMA4_A_START_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA4_A_START (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga39541c6c0d82c3051c2aefd0146092f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39541c6c0d82c3051c2aefd0146092f6">&#9670;&nbsp;</a></span>DMA_DMA4_B_START_REG_DMA4_B_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_B_START_REG_DMA4_B_START_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA4_B_START (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga59927c5cceb562d8cb56c4aa3a92a2c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59927c5cceb562d8cb56c4aa3a92a2c8">&#9670;&nbsp;</a></span>DMA_DMA4_B_START_REG_DMA4_B_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_B_START_REG_DMA4_B_START_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA4_B_START (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gacaab5e1d8c6286340978d4f3e08d15dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaab5e1d8c6286340978d4f3e08d15dd">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_AINC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_AINC_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AINC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1a5d823ea0c6710a60920d72c39162ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a5d823ea0c6710a60920d72c39162ef">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_AINC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_AINC_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AINC (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga7b5ecb837c93dcf3fab698dc18ee7634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b5ecb837c93dcf3fab698dc18ee7634">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_BINC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_BINC_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BINC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa6f583278adb60c1489b6b8a5ea0cc23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6f583278adb60c1489b6b8a5ea0cc23">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_BINC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_BINC_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BINC (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gaaabb701c5ede9bac46f3ef5b4e45d7ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaabb701c5ede9bac46f3ef5b4e45d7ab">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_BURST_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_BURST_MODE_Msk&#160;&#160;&#160;(0x6000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BURST_MODE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gab0da1d6e57657cec5ac474872c13210a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0da1d6e57657cec5ac474872c13210a">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_BURST_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_BURST_MODE_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BURST_MODE (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga72b14e5ab4442fa7a5f0f007a46e3375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72b14e5ab4442fa7a5f0f007a46e3375">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_BUS_ERROR_DETECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_BUS_ERROR_DETECT_Msk&#160;&#160;&#160;(0x8000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUS_ERROR_DETECT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac02476b52cc9dfe349cdefb20d360327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac02476b52cc9dfe349cdefb20d360327">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_BUS_ERROR_DETECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_BUS_ERROR_DETECT_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUS_ERROR_DETECT (Bit 15) <br  />
 </p>

</div>
</div>
<a id="gae48c84d7b993e56322760398425f70d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae48c84d7b993e56322760398425f70d3">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_BW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_BW_Msk&#160;&#160;&#160;(0x6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BW (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gac02cf7dadfbacba6d36d1b9a10a0e279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac02cf7dadfbacba6d36d1b9a10a0e279">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_BW_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_BW_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BW (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gabaef64f684f797bdfcb8ccd916fb0a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaef64f684f797bdfcb8ccd916fb0a20">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_CIRCULAR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_CIRCULAR_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CIRCULAR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5fe4f4ad17d022cf96ede20353cb7dcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fe4f4ad17d022cf96ede20353cb7dcf">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_CIRCULAR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_CIRCULAR_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CIRCULAR (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga4a760b7d871a5b618b977fd28c5993ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a760b7d871a5b618b977fd28c5993ad">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_EXCLUSIVE_ACCESS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3268b5461fae90f653c1ce0fa09adeb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3268b5461fae90f653c1ce0fa09adeb8">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_EXCLUSIVE_ACCESS (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga0ff06157e1b6405a76cd760ebb96af1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ff06157e1b6405a76cd760ebb96af1f">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_DMA_IDLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_DMA_IDLE_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IDLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab461105093e651849705f6d7e47abed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab461105093e651849705f6d7e47abed2">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_DMA_IDLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_DMA_IDLE_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IDLE (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga9c2ae9a603d10866dd58cd11064dbfe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c2ae9a603d10866dd58cd11064dbfe1">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_DMA_INIT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_DMA_INIT_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_INIT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5a59cd53aec99b1c359468864b4125f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a59cd53aec99b1c359468864b4125f1">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_DMA_INIT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_DMA_INIT_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_INIT (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga61f42a2f5a703ff27ab74a09ced004a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61f42a2f5a703ff27ab74a09ced004a2">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_DMA_ON_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_DMA_ON_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_ON (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6efe45fb8c20f84bf1958fc315d209f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6efe45fb8c20f84bf1958fc315d209f8">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_DMA_ON_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_DMA_ON_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_ON (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gab63de9f98e57ebd7a7fefa50676224f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab63de9f98e57ebd7a7fefa50676224f2">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_DMA_PRIO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_DMA_PRIO_Msk&#160;&#160;&#160;(0x380UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_PRIO (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga77113046001dced51eb985e1d82dbfab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77113046001dced51eb985e1d82dbfab">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_DMA_PRIO_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_DMA_PRIO_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_PRIO (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga2e05d305502278dc487b19a63ce0edf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e05d305502278dc487b19a63ce0edf6">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_DREQ_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_DREQ_MODE_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DREQ_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5a088078374fec15075364676268413b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a088078374fec15075364676268413b">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_DREQ_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_DREQ_MODE_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DREQ_MODE (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gab29b41b8e551e5bc8fc20ed88b4c41d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab29b41b8e551e5bc8fc20ed88b4c41d6">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_REQ_SENSE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_REQ_SENSE_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REQ_SENSE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga74cf47723652c8f8d650336682191f7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74cf47723652c8f8d650336682191f7c">&#9670;&nbsp;</a></span>DMA_DMA4_CTRL_REG_REQ_SENSE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_CTRL_REG_REQ_SENSE_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REQ_SENSE (Bit 12) <br  />
 </p>

</div>
</div>
<a id="gab51de4ee56756b28451e5b544d60b45f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab51de4ee56756b28451e5b544d60b45f">&#9670;&nbsp;</a></span>DMA_DMA4_IDX_REG_DMA4_IDX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_IDX_REG_DMA4_IDX_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA4_IDX (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gafb657340213fc8c72f81d6f4fdfb7abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb657340213fc8c72f81d6f4fdfb7abd">&#9670;&nbsp;</a></span>DMA_DMA4_IDX_REG_DMA4_IDX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_IDX_REG_DMA4_IDX_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA4_IDX (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga8b8d85b8ce335c4f2a45dca33f5c3fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b8d85b8ce335c4f2a45dca33f5c3fb1">&#9670;&nbsp;</a></span>DMA_DMA4_INT_REG_DMA4_INT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_INT_REG_DMA4_INT_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA4_INT (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga3510b1b2cf448851e741bb253a171c71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3510b1b2cf448851e741bb253a171c71">&#9670;&nbsp;</a></span>DMA_DMA4_INT_REG_DMA4_INT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_INT_REG_DMA4_INT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA4_INT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga1e0ea11152c9932fe6961d90f3b04454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e0ea11152c9932fe6961d90f3b04454">&#9670;&nbsp;</a></span>DMA_DMA4_LEN_REG_DMA4_LEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_LEN_REG_DMA4_LEN_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA4_LEN (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga17a87a0eadff9acf0f8bca24ce8beaef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17a87a0eadff9acf0f8bca24ce8beaef">&#9670;&nbsp;</a></span>DMA_DMA4_LEN_REG_DMA4_LEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA4_LEN_REG_DMA4_LEN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA4_LEN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gabafdcac776e9f672697e4f9f1a3a1a2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabafdcac776e9f672697e4f9f1a3a1a2f">&#9670;&nbsp;</a></span>DMA_DMA5_A_START_REG_DMA5_A_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_A_START_REG_DMA5_A_START_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA5_A_START (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga592849b2d737e50f86a9c61fd05f9a48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga592849b2d737e50f86a9c61fd05f9a48">&#9670;&nbsp;</a></span>DMA_DMA5_A_START_REG_DMA5_A_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_A_START_REG_DMA5_A_START_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA5_A_START (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga2d10aadaf9ef75de7ee9a144f971b02d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d10aadaf9ef75de7ee9a144f971b02d">&#9670;&nbsp;</a></span>DMA_DMA5_B_START_REG_DMA5_B_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_B_START_REG_DMA5_B_START_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA5_B_START (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga5963bf815e813dad8ad2b26c85507259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5963bf815e813dad8ad2b26c85507259">&#9670;&nbsp;</a></span>DMA_DMA5_B_START_REG_DMA5_B_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_B_START_REG_DMA5_B_START_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA5_B_START (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga294caf760f4df04a7694d73bc4a16c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga294caf760f4df04a7694d73bc4a16c22">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_AINC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_AINC_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AINC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab3c0c2c840cc6686136528a765ab2dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c0c2c840cc6686136528a765ab2dab">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_AINC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_AINC_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AINC (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gaf5c7f21c0de8c885179d0a65bf791def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5c7f21c0de8c885179d0a65bf791def">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_BINC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_BINC_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BINC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gace8cfcf65eb939ee9a1586502dbda163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace8cfcf65eb939ee9a1586502dbda163">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_BINC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_BINC_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BINC (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gacfd7e1335c32ce8bdf47d308f327367a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfd7e1335c32ce8bdf47d308f327367a">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_BURST_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_BURST_MODE_Msk&#160;&#160;&#160;(0x6000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BURST_MODE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gacdafca63530b0e16d7e27148292ca19c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdafca63530b0e16d7e27148292ca19c">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_BURST_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_BURST_MODE_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BURST_MODE (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga54e5a4fd40673bc7e749d5a178c48af6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54e5a4fd40673bc7e749d5a178c48af6">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_BUS_ERROR_DETECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_BUS_ERROR_DETECT_Msk&#160;&#160;&#160;(0x8000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUS_ERROR_DETECT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0b46a8de33b8ccb22d3d25f879f919ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b46a8de33b8ccb22d3d25f879f919ee">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_BUS_ERROR_DETECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_BUS_ERROR_DETECT_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUS_ERROR_DETECT (Bit 15) <br  />
 </p>

</div>
</div>
<a id="ga7956bb073eca2b92324457c6f9e72f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7956bb073eca2b92324457c6f9e72f75">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_BW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_BW_Msk&#160;&#160;&#160;(0x6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BW (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga233369120cfae8205d18b0adb6082606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga233369120cfae8205d18b0adb6082606">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_BW_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_BW_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BW (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga78f6287c8f98e99b48185110526de4f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78f6287c8f98e99b48185110526de4f7">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_CIRCULAR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_CIRCULAR_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CIRCULAR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga46ed0468fa73f4aefa0d4a670c0ddc9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46ed0468fa73f4aefa0d4a670c0ddc9d">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_CIRCULAR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_CIRCULAR_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CIRCULAR (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga761c4b43d7eafd5c52e638c6b23866b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga761c4b43d7eafd5c52e638c6b23866b4">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Msk&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_EXCLUSIVE_ACCESS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6bd359b0de1e448e73cf7b011ef4f448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bd359b0de1e448e73cf7b011ef4f448">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_DMA_EXCLUSIVE_ACCESS_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_EXCLUSIVE_ACCESS (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga882b72b50ea10526e8f36322918c11dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga882b72b50ea10526e8f36322918c11dc">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_DMA_IDLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_DMA_IDLE_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IDLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa4d503fd013461308915423a30dfe68b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4d503fd013461308915423a30dfe68b">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_DMA_IDLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_DMA_IDLE_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IDLE (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gab6d74768934a8af5ddb9aac1814b46c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6d74768934a8af5ddb9aac1814b46c1">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_DMA_INIT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_DMA_INIT_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_INIT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga37c38c817eadedc2d98a2c80a8e3f842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37c38c817eadedc2d98a2c80a8e3f842">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_DMA_INIT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_DMA_INIT_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_INIT (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga50e52e1bc727778bcf243cfd40c72f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50e52e1bc727778bcf243cfd40c72f22">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_DMA_ON_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_DMA_ON_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_ON (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8361e5cd5d463d209cc80a28d08e150d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8361e5cd5d463d209cc80a28d08e150d">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_DMA_ON_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_DMA_ON_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_ON (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga3f0ed7ef6e447e026838788f39d8d35c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f0ed7ef6e447e026838788f39d8d35c">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_DMA_PRIO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_DMA_PRIO_Msk&#160;&#160;&#160;(0x380UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_PRIO (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga025067f441c479fc6c3af573f25ddd6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga025067f441c479fc6c3af573f25ddd6a">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_DMA_PRIO_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_DMA_PRIO_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_PRIO (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gaaba4d96d0c4b29a0034cbe111e7b34a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaba4d96d0c4b29a0034cbe111e7b34a0">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_DREQ_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_DREQ_MODE_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DREQ_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae041ef3fcdd11f09cf4998c06c5ab7f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae041ef3fcdd11f09cf4998c06c5ab7f3">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_DREQ_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_DREQ_MODE_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DREQ_MODE (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga19b29d1233c9680d89228372299c3a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19b29d1233c9680d89228372299c3a76">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_REQ_SENSE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_REQ_SENSE_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REQ_SENSE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0121a1e8c46e5db70018f05fa37ad24f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0121a1e8c46e5db70018f05fa37ad24f">&#9670;&nbsp;</a></span>DMA_DMA5_CTRL_REG_REQ_SENSE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_CTRL_REG_REQ_SENSE_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REQ_SENSE (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga8cad4af7d74ece711c2b0b482bb59eff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cad4af7d74ece711c2b0b482bb59eff">&#9670;&nbsp;</a></span>DMA_DMA5_IDX_REG_DMA5_IDX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_IDX_REG_DMA5_IDX_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA5_IDX (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga165ffc931466f656f2799e92e2bd5c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga165ffc931466f656f2799e92e2bd5c5d">&#9670;&nbsp;</a></span>DMA_DMA5_IDX_REG_DMA5_IDX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_IDX_REG_DMA5_IDX_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA5_IDX (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaeed0a551aa877781fe7f3cd5c78d2be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeed0a551aa877781fe7f3cd5c78d2be2">&#9670;&nbsp;</a></span>DMA_DMA5_INT_REG_DMA5_INT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_INT_REG_DMA5_INT_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA5_INT (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga1d01d4d2f464831e4644d3e9903c131c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d01d4d2f464831e4644d3e9903c131c">&#9670;&nbsp;</a></span>DMA_DMA5_INT_REG_DMA5_INT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_INT_REG_DMA5_INT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA5_INT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga86944f32e3ff304abd25baa3489c839d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86944f32e3ff304abd25baa3489c839d">&#9670;&nbsp;</a></span>DMA_DMA5_LEN_REG_DMA5_LEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_LEN_REG_DMA5_LEN_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA5_LEN (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga4fd745ded546a48804eca7de19ad0a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fd745ded546a48804eca7de19ad0a01">&#9670;&nbsp;</a></span>DMA_DMA5_LEN_REG_DMA5_LEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA5_LEN_REG_DMA5_LEN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA5_LEN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gafc725133b074ca6d3b21a39433d3f493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc725133b074ca6d3b21a39433d3f493">&#9670;&nbsp;</a></span>DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH0_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RST_IRQ_CH0 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2499ef8c505c524a8ca831f8ec7f3a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2499ef8c505c524a8ca831f8ec7f3a71">&#9670;&nbsp;</a></span>DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH0_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RST_IRQ_CH0 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaaf059993fa3a2601cc1788a2cbcc4644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf059993fa3a2601cc1788a2cbcc4644">&#9670;&nbsp;</a></span>DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH1_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RST_IRQ_CH1 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad0b57359b99b6476e57c38478644f291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0b57359b99b6476e57c38478644f291">&#9670;&nbsp;</a></span>DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH1_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RST_IRQ_CH1 (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gacf44591c81c83618fa7bb4ceea336af7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf44591c81c83618fa7bb4ceea336af7">&#9670;&nbsp;</a></span>DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH2_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RST_IRQ_CH2 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga80007f87c8798703f5cf1b7d70936582"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80007f87c8798703f5cf1b7d70936582">&#9670;&nbsp;</a></span>DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH2_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RST_IRQ_CH2 (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga17ee97acc7de1fd0b1d9567a0d00d332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17ee97acc7de1fd0b1d9567a0d00d332">&#9670;&nbsp;</a></span>DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH3_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RST_IRQ_CH3 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa081ca66d3fd55d0437465ebfc6247a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa081ca66d3fd55d0437465ebfc6247a0">&#9670;&nbsp;</a></span>DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH3_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RST_IRQ_CH3 (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gaa7c73c8ebb42cc512b470e9c2efe1c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7c73c8ebb42cc512b470e9c2efe1c3a">&#9670;&nbsp;</a></span>DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH4_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RST_IRQ_CH4 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac36dcb091eb840b8003b4844070eb1ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac36dcb091eb840b8003b4844070eb1ca">&#9670;&nbsp;</a></span>DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH4_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RST_IRQ_CH4 (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gae146e660872c2a0b03bfb7632e8b366b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae146e660872c2a0b03bfb7632e8b366b">&#9670;&nbsp;</a></span>DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH5_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RST_IRQ_CH5 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gabfcbbc946bf857fe6b411d3c79d0c0ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfcbbc946bf857fe6b411d3c79d0c0ba">&#9670;&nbsp;</a></span>DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_CLEAR_INT_REG_DMA_RST_IRQ_CH5_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RST_IRQ_CH5 (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga30184a648f22bf755343368f0dad525d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30184a648f22bf755343368f0dad525d">&#9670;&nbsp;</a></span>DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE0_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_ENABLE0 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf53cb67b29553ab87616b608641ec130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf53cb67b29553ab87616b608641ec130">&#9670;&nbsp;</a></span>DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE0_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_ENABLE0 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga50c1af85419db18e968bce6676d9bbd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50c1af85419db18e968bce6676d9bbd3">&#9670;&nbsp;</a></span>DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE1_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_ENABLE1 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga063b6c6f7448151215dd493e1678d5f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga063b6c6f7448151215dd493e1678d5f1">&#9670;&nbsp;</a></span>DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE1_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_ENABLE1 (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga3f3a3d149b2a51809b7c12e107a1c09b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f3a3d149b2a51809b7c12e107a1c09b">&#9670;&nbsp;</a></span>DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE2_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_ENABLE2 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga740147133516a99d547ebcc543d5c768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga740147133516a99d547ebcc543d5c768">&#9670;&nbsp;</a></span>DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE2_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_ENABLE2 (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga3fbc0c09f7737b4fc4b59c3aa873de53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fbc0c09f7737b4fc4b59c3aa873de53">&#9670;&nbsp;</a></span>DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE3_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_ENABLE3 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5380b439f8b89dbb6113c4ce990ac3f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5380b439f8b89dbb6113c4ce990ac3f2">&#9670;&nbsp;</a></span>DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE3_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_ENABLE3 (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga4942222d016a313de1a00aadec369336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4942222d016a313de1a00aadec369336">&#9670;&nbsp;</a></span>DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE4_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_ENABLE4 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gadf315820a8828ce23e399d53b28e2b99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf315820a8828ce23e399d53b28e2b99">&#9670;&nbsp;</a></span>DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE4_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_ENABLE4 (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga87f6f91cbdaf07b37e2fc0e9f31f9ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87f6f91cbdaf07b37e2fc0e9f31f9ca6">&#9670;&nbsp;</a></span>DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE5_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_ENABLE5 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9b857ce4b96340f295478b671cace656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b857ce4b96340f295478b671cace656">&#9670;&nbsp;</a></span>DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_MASK_REG_DMA_IRQ_ENABLE5_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_ENABLE5 (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga8c5f1784d7b527591e7a28d5c06e00df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c5f1784d7b527591e7a28d5c06e00df">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR0_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_BUS_ERR0 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga63e6a1217b8cea943903a380f9d54247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63e6a1217b8cea943903a380f9d54247">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR0_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_BUS_ERR0 (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gac05ca9691117715f83b16d5711839de3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac05ca9691117715f83b16d5711839de3">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR1_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_BUS_ERR1 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8141ebad49c66abdddff14b3f7dea9aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8141ebad49c66abdddff14b3f7dea9aa">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR1_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_BUS_ERR1 (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga6e85aa81b4c390bd3080aa82f9d3fa84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e85aa81b4c390bd3080aa82f9d3fa84">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR2_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_BUS_ERR2 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa5d5e6b3bc16b4fc9ea53c4ee04b081b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5d5e6b3bc16b4fc9ea53c4ee04b081b">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR2_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_BUS_ERR2 (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga56756a48e2ff758f454b1693b2ec06dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56756a48e2ff758f454b1693b2ec06dc">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR3_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_BUS_ERR3 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae3ee1125a368f1a579d26f9111057ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3ee1125a368f1a579d26f9111057ecf">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR3_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_BUS_ERR3 (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga4be31d2eb8671707b3762e78414b2a60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4be31d2eb8671707b3762e78414b2a60">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR4_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_BUS_ERR4 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4b4e776c46717aaaed442fe043916474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b4e776c46717aaaed442fe043916474">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR4_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_BUS_ERR4 (Bit 12) <br  />
 </p>

</div>
</div>
<a id="gaa7212ffc6f1a3f02bd8763618f27f8c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7212ffc6f1a3f02bd8763618f27f8c1">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR5_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_BUS_ERR5 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga58f120cc388f00666c7f12894a0abda5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58f120cc388f00666c7f12894a0abda5">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_BUS_ERR5_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_BUS_ERR5 (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga314c72f11169f12a432e69e81888c3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga314c72f11169f12a432e69e81888c3b3">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH0_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_CH0 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8d03d6be862cae0e1cd271560e2f7246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d03d6be862cae0e1cd271560e2f7246">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH0_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_CH0 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga1b1bbebb826a0f9f6df3257096888c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b1bbebb826a0f9f6df3257096888c4d">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH1_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_CH1 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab316defcd09fade1f7675d9458135bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab316defcd09fade1f7675d9458135bba">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH1_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_CH1 (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gae6503c033fb10fa6a1b4e0864e448864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6503c033fb10fa6a1b4e0864e448864">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH2_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_CH2 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3c1700a5ccc8ebb1e00b0e4a28b9c9a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c1700a5ccc8ebb1e00b0e4a28b9c9a8">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH2_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_CH2 (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gac0f931c61dd22288b1443965534a7652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0f931c61dd22288b1443965534a7652">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH3_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_CH3 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad6a79ecbec807a37d060af0092109991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6a79ecbec807a37d060af0092109991">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH3_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_CH3 (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga2b3ce17ead1ee03d320a00332c5057bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b3ce17ead1ee03d320a00332c5057bc">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH4_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_CH4 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf8f1060b2147383c1a251d3ed23e6805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8f1060b2147383c1a251d3ed23e6805">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH4_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_CH4 (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gaada1ac61810f9bb00da92c3aff1dcad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaada1ac61810f9bb00da92c3aff1dcad3">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH5_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_CH5 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga98ae27cffdc70f982fc80c67e517d373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98ae27cffdc70f982fc80c67e517d373">&#9670;&nbsp;</a></span>DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_INT_STATUS_REG_DMA_IRQ_CH5_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_IRQ_CH5 (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga7f94c2adb6d2ff52ea642513d4c0ab93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f94c2adb6d2ff52ea642513d4c0ab93">&#9670;&nbsp;</a></span>DMA_DMA_REQ_MUX_REG_DMA01_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_REQ_MUX_REG_DMA01_SEL_Msk&#160;&#160;&#160;(0xfUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA01_SEL (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gabdfe02d11791ee1b29070186eaea385e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdfe02d11791ee1b29070186eaea385e">&#9670;&nbsp;</a></span>DMA_DMA_REQ_MUX_REG_DMA01_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_REQ_MUX_REG_DMA01_SEL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA01_SEL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaaefab0e052366cfe99216042b23c7320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaefab0e052366cfe99216042b23c7320">&#9670;&nbsp;</a></span>DMA_DMA_REQ_MUX_REG_DMA23_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_REQ_MUX_REG_DMA23_SEL_Msk&#160;&#160;&#160;(0xf0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA23_SEL (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gaf4b07a5e30b3c685550dfdbadc902996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4b07a5e30b3c685550dfdbadc902996">&#9670;&nbsp;</a></span>DMA_DMA_REQ_MUX_REG_DMA23_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_REQ_MUX_REG_DMA23_SEL_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA23_SEL (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga4ea2f157db13c645de1aca8a26c0be09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ea2f157db13c645de1aca8a26c0be09">&#9670;&nbsp;</a></span>DMA_DMA_REQ_MUX_REG_DMA45_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_REQ_MUX_REG_DMA45_SEL_Msk&#160;&#160;&#160;(0xf00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA45_SEL (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gac1c94822f547b31dd147037b36c0ea70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1c94822f547b31dd147037b36c0ea70">&#9670;&nbsp;</a></span>DMA_DMA_REQ_MUX_REG_DMA45_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_REQ_MUX_REG_DMA45_SEL_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA45_SEL (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga9d6f982a1c39d6e3447981524bb591fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d6f982a1c39d6e3447981524bb591fe">&#9670;&nbsp;</a></span>DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE0_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RESET_IRQ_ENABLE0 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gace29b735c8b3c89cfa3d2abd6f3c26b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace29b735c8b3c89cfa3d2abd6f3c26b3">&#9670;&nbsp;</a></span>DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE0_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RESET_IRQ_ENABLE0 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga03abbc0225244055b4611f8f99531557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03abbc0225244055b4611f8f99531557">&#9670;&nbsp;</a></span>DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE1_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RESET_IRQ_ENABLE1 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad1fe01bbc1e21165c81e83d7e0629d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1fe01bbc1e21165c81e83d7e0629d06">&#9670;&nbsp;</a></span>DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE1_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RESET_IRQ_ENABLE1 (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gafcb7f59e2ca7fcd4ebd9ae4929a4548e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcb7f59e2ca7fcd4ebd9ae4929a4548e">&#9670;&nbsp;</a></span>DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE2_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RESET_IRQ_ENABLE2 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad60e29c5d245329c4703952d8757536e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad60e29c5d245329c4703952d8757536e">&#9670;&nbsp;</a></span>DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE2_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RESET_IRQ_ENABLE2 (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga1dc9aaaf78550e0a21dacc6f004c533f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dc9aaaf78550e0a21dacc6f004c533f">&#9670;&nbsp;</a></span>DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE3_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RESET_IRQ_ENABLE3 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa6d99ff0ac885a20de582215c47c0256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6d99ff0ac885a20de582215c47c0256">&#9670;&nbsp;</a></span>DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE3_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RESET_IRQ_ENABLE3 (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga3fbc4747f33d4912de6935e925c0b3d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fbc4747f33d4912de6935e925c0b3d1">&#9670;&nbsp;</a></span>DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE4_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RESET_IRQ_ENABLE4 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa3425dce5a542d0c870e20f00109cd5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3425dce5a542d0c870e20f00109cd5a">&#9670;&nbsp;</a></span>DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE4_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RESET_IRQ_ENABLE4 (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga286b3cee14f61844c2a39f1dafdd79ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga286b3cee14f61844c2a39f1dafdd79ee">&#9670;&nbsp;</a></span>DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE5_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RESET_IRQ_ENABLE5 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8294a248d27b9007b90a63dd2b0690f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8294a248d27b9007b90a63dd2b0690f8">&#9670;&nbsp;</a></span>DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_RESET_INT_MASK_REG_DMA_RESET_IRQ_ENABLE5_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_RESET_IRQ_ENABLE5 (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga6a03e90b4ac2e6f3325f12d85f7d8f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a03e90b4ac2e6f3325f12d85f7d8f6c">&#9670;&nbsp;</a></span>DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE0_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_SET_IRQ_ENABLE0 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf9408f052ed660ddaf79de9d61d5797e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9408f052ed660ddaf79de9d61d5797e">&#9670;&nbsp;</a></span>DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE0_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_SET_IRQ_ENABLE0 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga941b8f627ebddd32cd58b3d021264179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga941b8f627ebddd32cd58b3d021264179">&#9670;&nbsp;</a></span>DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE1_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_SET_IRQ_ENABLE1 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9589e5923de7330d390845c126594bf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9589e5923de7330d390845c126594bf3">&#9670;&nbsp;</a></span>DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE1_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_SET_IRQ_ENABLE1 (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga77830857d901996bb7bd5d2af027a94e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77830857d901996bb7bd5d2af027a94e">&#9670;&nbsp;</a></span>DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE2_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_SET_IRQ_ENABLE2 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga86c7d577473769ef173220560c0488f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86c7d577473769ef173220560c0488f2">&#9670;&nbsp;</a></span>DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE2_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_SET_IRQ_ENABLE2 (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga11b3efde93ccb4ad897c8f223632dfab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11b3efde93ccb4ad897c8f223632dfab">&#9670;&nbsp;</a></span>DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE3_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_SET_IRQ_ENABLE3 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaeb589dd2d71504f5bf24e6acc66db7e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb589dd2d71504f5bf24e6acc66db7e6">&#9670;&nbsp;</a></span>DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE3_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_SET_IRQ_ENABLE3 (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gab6183243a1f3f7afc390fe6562986051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6183243a1f3f7afc390fe6562986051">&#9670;&nbsp;</a></span>DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE4_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_SET_IRQ_ENABLE4 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9804401c5b982082d1b5956a4d5e86dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9804401c5b982082d1b5956a4d5e86dc">&#9670;&nbsp;</a></span>DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE4_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_SET_IRQ_ENABLE4 (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga7acb93a5935eaae0e94806bc376b3cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7acb93a5935eaae0e94806bc376b3cf8">&#9670;&nbsp;</a></span>DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE5_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_SET_IRQ_ENABLE5 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga68c1c70f3986fe900509d8ba534e89ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c1c70f3986fe900509d8ba534e89ed">&#9670;&nbsp;</a></span>DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_DMA_SET_INT_MASK_REG_DMA_SET_IRQ_ENABLE5_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_SET_IRQ_ENABLE5 (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga113e2a1a2adb8c1607fc2108272453a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga113e2a1a2adb8c1607fc2108272453a9">&#9670;&nbsp;</a></span>DW_AHB_DMA_CCLM1_REG_AHB_DMA_CCLM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_CCLM1_REG_AHB_DMA_CCLM_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_CCLM (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga49b1e0f985e7e78100e917acc93a3b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49b1e0f985e7e78100e917acc93a3b92">&#9670;&nbsp;</a></span>DW_AHB_DMA_CCLM1_REG_AHB_DMA_CCLM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_CCLM1_REG_AHB_DMA_CCLM_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_CCLM (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gabaa70ddef147320a3bb7863ac5e8946a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaa70ddef147320a3bb7863ac5e8946a">&#9670;&nbsp;</a></span>DW_AHB_DMA_CCLM2_REG_AHB_DMA_CCLM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_CCLM2_REG_AHB_DMA_CCLM_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_CCLM (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gaaf2e5a22b8e5f764b8727b54e1fb0c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf2e5a22b8e5f764b8727b54e1fb0c25">&#9670;&nbsp;</a></span>DW_AHB_DMA_CCLM2_REG_AHB_DMA_CCLM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_CCLM2_REG_AHB_DMA_CCLM_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_CCLM (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga6e8421220110d14a66ebc154971158c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e8421220110d14a66ebc154971158c4">&#9670;&nbsp;</a></span>DW_AHB_DMA_CCLM3_REG_AHB_DMA_CCLM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_CCLM3_REG_AHB_DMA_CCLM_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_CCLM (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gaee28978e899e997e7071e48bb9e79bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee28978e899e997e7071e48bb9e79bdb">&#9670;&nbsp;</a></span>DW_AHB_DMA_CCLM3_REG_AHB_DMA_CCLM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_CCLM3_REG_AHB_DMA_CCLM_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_CCLM (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga2fd86bea9f0cc6be62ee52d9457ee5f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fd86bea9f0cc6be62ee52d9457ee5f3">&#9670;&nbsp;</a></span>DW_AHB_DMA_CCLM4_REG_AHB_DMA_CCLM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_CCLM4_REG_AHB_DMA_CCLM_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_CCLM (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gaeec5072ffdd899107264ce76291d5756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeec5072ffdd899107264ce76291d5756">&#9670;&nbsp;</a></span>DW_AHB_DMA_CCLM4_REG_AHB_DMA_CCLM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_CCLM4_REG_AHB_DMA_CCLM_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_CCLM (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga8bb7ac156389ed6ae8cf27b5af7f261c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bb7ac156389ed6ae8cf27b5af7f261c">&#9670;&nbsp;</a></span>DW_AHB_DMA_DFLT_MASTER_REG_AHB_DMA_DFLT_MASTER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_DFLT_MASTER_REG_AHB_DMA_DFLT_MASTER_Msk&#160;&#160;&#160;(0xfUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_DFLT_MASTER (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga852c3b6c4fc4e6a47701a258d49cc7a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga852c3b6c4fc4e6a47701a258d49cc7a6">&#9670;&nbsp;</a></span>DW_AHB_DMA_DFLT_MASTER_REG_AHB_DMA_DFLT_MASTER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_DFLT_MASTER_REG_AHB_DMA_DFLT_MASTER_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_DFLT_MASTER (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga64a1df715097733dcf6826c889fb1694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64a1df715097733dcf6826c889fb1694">&#9670;&nbsp;</a></span>DW_AHB_DMA_PL1_REG_AHB_DMA_PL1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_PL1_REG_AHB_DMA_PL1_Msk&#160;&#160;&#160;(0xfUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_PL1 (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga473e845cc4e2b9b54b91ea7b51a4d46b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga473e845cc4e2b9b54b91ea7b51a4d46b">&#9670;&nbsp;</a></span>DW_AHB_DMA_PL1_REG_AHB_DMA_PL1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_PL1_REG_AHB_DMA_PL1_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_PL1 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga85918942e78f7f31bb83707852a80cf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85918942e78f7f31bb83707852a80cf0">&#9670;&nbsp;</a></span>DW_AHB_DMA_PL2_REG_AHB_DMA_PL2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_PL2_REG_AHB_DMA_PL2_Msk&#160;&#160;&#160;(0xfUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_PL2 (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga836875161e7508967b525a3a5da93ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga836875161e7508967b525a3a5da93ea1">&#9670;&nbsp;</a></span>DW_AHB_DMA_PL2_REG_AHB_DMA_PL2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_PL2_REG_AHB_DMA_PL2_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_PL2 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga91b34d4ea792010d64786bbff1c13909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91b34d4ea792010d64786bbff1c13909">&#9670;&nbsp;</a></span>DW_AHB_DMA_PL3_REG_AHB_DMA_PL3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_PL3_REG_AHB_DMA_PL3_Msk&#160;&#160;&#160;(0xfUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_PL3 (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga8298b6623c30ab3f9871ec202a2f68e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8298b6623c30ab3f9871ec202a2f68e3">&#9670;&nbsp;</a></span>DW_AHB_DMA_PL3_REG_AHB_DMA_PL3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_PL3_REG_AHB_DMA_PL3_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_PL3 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac3ea6dbde4e722198b55d6c9dd706da8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3ea6dbde4e722198b55d6c9dd706da8">&#9670;&nbsp;</a></span>DW_AHB_DMA_PL4_REG_AHB_DMA_PL4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_PL4_REG_AHB_DMA_PL4_Msk&#160;&#160;&#160;(0xfUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_PL4 (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga606b775e5b05b22d5ccb8bdfa14ab169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga606b775e5b05b22d5ccb8bdfa14ab169">&#9670;&nbsp;</a></span>DW_AHB_DMA_PL4_REG_AHB_DMA_PL4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_PL4_REG_AHB_DMA_PL4_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_PL4 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac36229360073387d6f66d160051b3582"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac36229360073387d6f66d160051b3582">&#9670;&nbsp;</a></span>DW_AHB_DMA_TCL_REG_AHB_DMA_TCL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_TCL_REG_AHB_DMA_TCL_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_TCL (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gab34527d8a267c3e5a2e98a278144801d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab34527d8a267c3e5a2e98a278144801d">&#9670;&nbsp;</a></span>DW_AHB_DMA_TCL_REG_AHB_DMA_TCL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_TCL_REG_AHB_DMA_TCL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_TCL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gafd3758e30ac1230695f01c8fb543f57e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd3758e30ac1230695f01c8fb543f57e">&#9670;&nbsp;</a></span>DW_AHB_DMA_VERSION_REG_AHB_DMA_VERSION_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_VERSION_REG_AHB_DMA_VERSION_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_VERSION (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gab6bd808a3416f6bb6de0cd12e187c51a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6bd808a3416f6bb6de0cd12e187c51a">&#9670;&nbsp;</a></span>DW_AHB_DMA_VERSION_REG_AHB_DMA_VERSION_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_VERSION_REG_AHB_DMA_VERSION_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_VERSION (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga194b1f6d8940f13bec93c9e864899491"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga194b1f6d8940f13bec93c9e864899491">&#9670;&nbsp;</a></span>DW_AHB_DMA_WTEN_REG_AHB_DMA_WTEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_WTEN_REG_AHB_DMA_WTEN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_WTEN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab5da8b5a229a1a92c8ec44baf6d324ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5da8b5a229a1a92c8ec44baf6d324ac">&#9670;&nbsp;</a></span>DW_AHB_DMA_WTEN_REG_AHB_DMA_WTEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DW_AHB_DMA_WTEN_REG_AHB_DMA_WTEN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_WTEN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gacc8fe9db3769973b27f25ad3e838c10b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc8fe9db3769973b27f25ad3e838c10b">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_BUS_ERROR_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_BUS_ERROR_EN_Msk&#160;&#160;&#160;(0x8000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUS_ERROR_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab20aba8e33c5e7521464469e4c13e217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab20aba8e33c5e7521464469e4c13e217">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_BUS_ERROR_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_BUS_ERROR_EN_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUS_ERROR_EN (Bit 15) <br  />
 </p>

</div>
</div>
<a id="ga6d2a87c28d0df990d59bec41d5211417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d2a87c28d0df990d59bec41d5211417">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_BUS_ERROR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_BUS_ERROR_Msk&#160;&#160;&#160;(0x4000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUS_ERROR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8a3819c2913b809ea56e0cc9d8f7e336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a3819c2913b809ea56e0cc9d8f7e336">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_BUS_ERROR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_BUS_ERROR_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUS_ERROR (Bit 14) <br  />
 </p>

</div>
</div>
<a id="ga1d979a90d7e68c98e99cdd4fc15c509b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d979a90d7e68c98e99cdd4fc15c509b">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_DFT_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_DFT_EN_Msk&#160;&#160;&#160;(0x1000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DFT_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad4aa9f5698db651815242ccc0e54c35f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4aa9f5698db651815242ccc0e54c35f">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_DFT_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_DFT_EN_Pos&#160;&#160;&#160;(24UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DFT_EN (Bit 24) <br  />
 </p>

</div>
</div>
<a id="gaffbb3198a83d0ab3b0dbfb59161fb6c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffbb3198a83d0ab3b0dbfb59161fb6c6">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_DISCHARGE_STAT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_DISCHARGE_STAT_Msk&#160;&#160;&#160;(0x2000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DISCHARGE_STAT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gabf0f600f0809fda8080db9f12894074d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf0f600f0809fda8080db9f12894074d">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_DISCHARGE_STAT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_DISCHARGE_STAT_Pos&#160;&#160;&#160;(25UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DISCHARGE_STAT (Bit 25) <br  />
 </p>

</div>
</div>
<a id="gac171c3276e411106313ad551e7cafe4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac171c3276e411106313ad551e7cafe4f">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_DMA_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_DMA_EN_Msk&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac0654d9948b518ac68a0d00941ccaa42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0654d9948b518ac68a0d00941ccaa42">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_DMA_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_DMA_EN_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA_EN (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga00b694748bb1bbb3d247d07a13cb1536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00b694748bb1bbb3d247d07a13cb1536">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_ERASE_RESUME_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_ERASE_RESUME_Msk&#160;&#160;&#160;(0x200000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERASE_RESUME (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4d18aee9071568e4208423cb19320f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d18aee9071568e4208423cb19320f2e">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_ERASE_RESUME_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_ERASE_RESUME_Pos&#160;&#160;&#160;(21UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERASE_RESUME (Bit 21) <br  />
 </p>

</div>
</div>
<a id="gafc44e8883435c424d4add2239660b25d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc44e8883435c424d4add2239660b25d">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_ERASE_SUSPEND_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_ERASE_SUSPEND_EN_Msk&#160;&#160;&#160;(0x40000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERASE_SUSPEND_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga28fa94c92827be68f0ef9fd25ddcea1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28fa94c92827be68f0ef9fd25ddcea1f">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_ERASE_SUSPEND_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_ERASE_SUSPEND_EN_Pos&#160;&#160;&#160;(18UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERASE_SUSPEND_EN (Bit 18) <br  />
 </p>

</div>
</div>
<a id="ga16d265ce65a9de6a657027c8c2c34fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16d265ce65a9de6a657027c8c2c34fc6">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_ERASE_SUSPEND_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_ERASE_SUSPEND_MODE_Msk&#160;&#160;&#160;(0x80000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERASE_SUSPEND_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga561b20ff234c35d41874c6d9a05bf634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga561b20ff234c35d41874c6d9a05bf634">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_ERASE_SUSPEND_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_ERASE_SUSPEND_MODE_Pos&#160;&#160;&#160;(19UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERASE_SUSPEND_MODE (Bit 19) <br  />
 </p>

</div>
</div>
<a id="ga9e30d7fa11afcc69833d43e4c7ff1014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e30d7fa11afcc69833d43e4c7ff1014">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_ERASE_SUSPEND_STAT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_ERASE_SUSPEND_STAT_Msk&#160;&#160;&#160;(0x100000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERASE_SUSPEND_STAT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaaaa612c9b037c534d9a04016075993a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaa612c9b037c534d9a04016075993a4">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_ERASE_SUSPEND_STAT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_ERASE_SUSPEND_STAT_Pos&#160;&#160;&#160;(20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERASE_SUSPEND_STAT (Bit 20) <br  />
 </p>

</div>
</div>
<a id="ga7727dc1568e97ea271dbe48d4c76435c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7727dc1568e97ea271dbe48d4c76435c">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_FLASH_PROT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_FLASH_PROT_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_PROT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6e962e7786cbb3caaeb3862d1c1214a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e962e7786cbb3caaeb3862d1c1214a5">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_FLASH_PROT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_FLASH_PROT_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_PROT (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga79f82845186a669b0f4d942a616cb4fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79f82845186a669b0f4d942a616cb4fc">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_FLASH_RPROT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_FLASH_RPROT_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_RPROT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gabeb446f490914f0418e17f37c81b69b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeb446f490914f0418e17f37c81b69b7">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_FLASH_RPROT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_FLASH_RPROT_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_RPROT (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga0a3e38c117b2442810a510295cf1fa88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a3e38c117b2442810a510295cf1fa88">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_FLASH_WPROT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_FLASH_WPROT_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_WPROT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4a9963ffd9d48f1975a1f91c79c52e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a9963ffd9d48f1975a1f91c79c52e61">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_FLASH_WPROT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_FLASH_WPROT_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH_WPROT (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gab2f1a4927a82e0ccdf4e06ff39228b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2f1a4927a82e0ccdf4e06ff39228b2c">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_IRQ_CLEAR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_IRQ_CLEAR_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IRQ_CLEAR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5a5b45dfdd89609dda171d0ec5ec410a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a5b45dfdd89609dda171d0ec5ec410a">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_IRQ_CLEAR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_IRQ_CLEAR_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IRQ_CLEAR (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga82c0a5dd340b20ae7205ef687c1f4f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82c0a5dd340b20ae7205ef687c1f4f96">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_PROG_ERS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_PROG_ERS_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROG_ERS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaaa691cd9e01f72e803b9173a2a4eb7b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa691cd9e01f72e803b9173a2a4eb7b1">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_PROG_ERS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_PROG_ERS_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROG_ERS (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga9024930acda6efb971066b38120597d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9024930acda6efb971066b38120597d6">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_PROG_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_PROG_MODE_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROG_MODE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga76d6e434116d3c2c640b9c5b5eef379e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76d6e434116d3c2c640b9c5b5eef379e">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_PROG_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_PROG_MODE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROG_MODE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga19c3c276007875ae4c725437f74030fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19c3c276007875ae4c725437f74030fc">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_PROG_RMIN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_PROG_RMIN_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROG_RMIN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8a10b0223cf5394d181e9b61af914234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a10b0223cf5394d181e9b61af914234">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_PROG_RMIN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_PROG_RMIN_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROG_RMIN (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gada6751cefe7dd755964451b8923515ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada6751cefe7dd755964451b8923515ec">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_PROG_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_PROG_SEL_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROG_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaabaa598261498475a220f414242d5e36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabaa598261498475a220f414242d5e36">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_PROG_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_PROG_SEL_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROG_SEL (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga14ee5158f8c505636f4c793edad97b13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14ee5158f8c505636f4c793edad97b13">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_PROG_WRS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_PROG_WRS_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROG_WRS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad4081828586ba75c361fa6a46bb4b838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4081828586ba75c361fa6a46bb4b838">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_PROG_WRS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_PROG_WRS_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PROG_WRS (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga33b007f81dc16bb6c6b8f29301fc7858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33b007f81dc16bb6c6b8f29301fc7858">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_SLEEP_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_SLEEP_MODE_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SLEEP_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7b2a94be5e5b90e6e2656ae4f53d7556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b2a94be5e5b90e6e2656ae4f53d7556">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_SLEEP_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_SLEEP_MODE_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SLEEP_MODE (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gaf52f875e4039bd74a8cf3ac85e91695d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf52f875e4039bd74a8cf3ac85e91695d">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_SLEEP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_SLEEP_Msk&#160;&#160;&#160;(0x20000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SLEEP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac77de825ead6ec165286b29daa280a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac77de825ead6ec165286b29daa280a52">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_SLEEP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_SLEEP_Pos&#160;&#160;&#160;(17UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SLEEP (Bit 17) <br  />
 </p>

</div>
</div>
<a id="ga0ae034f0a962636209303702c1616ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ae034f0a962636209303702c1616ea5">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_VDD_LEVEL_FORCE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_VDD_LEVEL_FORCE_Msk&#160;&#160;&#160;(0x400000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VDD_LEVEL_FORCE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2b74a76df41e598377246bbab417f419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b74a76df41e598377246bbab417f419">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_VDD_LEVEL_FORCE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_VDD_LEVEL_FORCE_Pos&#160;&#160;&#160;(22UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VDD_LEVEL_FORCE (Bit 22) <br  />
 </p>

</div>
</div>
<a id="gabc338163793134ddf15fd4e8bc321979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc338163793134ddf15fd4e8bc321979">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_VDD_LEVEL_VALUE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_VDD_LEVEL_VALUE_Msk&#160;&#160;&#160;(0x800000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VDD_LEVEL_VALUE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab6f533e39bf3023f0d468aafa67f7e64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6f533e39bf3023f0d468aafa67f7e64">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_VDD_LEVEL_VALUE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_VDD_LEVEL_VALUE_Pos&#160;&#160;&#160;(23UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VDD_LEVEL_VALUE (Bit 23) <br  />
 </p>

</div>
</div>
<a id="ga3f6fd5963220663058a89ef5ea84483c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f6fd5963220663058a89ef5ea84483c">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_WAIT_CYCLES_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_WAIT_CYCLES_Msk&#160;&#160;&#160;(0x1c00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WAIT_CYCLES (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga97bcc83d3fceb559e5bb0d8a36607dca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97bcc83d3fceb559e5bb0d8a36607dca">&#9670;&nbsp;</a></span>FCU_FLASH_CTRL_REG_WAIT_CYCLES_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_CTRL_REG_WAIT_CYCLES_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WAIT_CYCLES (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga36d25dcdc06d6aea05f2da04fc0f1efc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36d25dcdc06d6aea05f2da04fc0f1efc">&#9670;&nbsp;</a></span>FCU_FLASH_PTERASE_REG_PTERASE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_PTERASE_REG_PTERASE_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTERASE (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga6d375748446d46d940f3fc9d7b444259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d375748446d46d940f3fc9d7b444259">&#9670;&nbsp;</a></span>FCU_FLASH_PTERASE_REG_PTERASE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_PTERASE_REG_PTERASE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTERASE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac2ef790ce99a5989144387325cb66642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2ef790ce99a5989144387325cb66642">&#9670;&nbsp;</a></span>FCU_FLASH_PTERASE_SEG_REG_PTERASE_SEG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_PTERASE_SEG_REG_PTERASE_SEG_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTERASE_SEG (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga45c4693880935a590110e6dce3693a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45c4693880935a590110e6dce3693a4b">&#9670;&nbsp;</a></span>FCU_FLASH_PTERASE_SEG_REG_PTERASE_SEG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_PTERASE_SEG_REG_PTERASE_SEG_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTERASE_SEG (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gabbb5c795f1c3756b71b708449466fc24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbb5c795f1c3756b71b708449466fc24">&#9670;&nbsp;</a></span>FCU_FLASH_PTME_REG_PTME_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_PTME_REG_PTME_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTME (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga25aa06fe1c23da0669daf62119bdaffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25aa06fe1c23da0669daf62119bdaffc">&#9670;&nbsp;</a></span>FCU_FLASH_PTME_REG_PTME_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_PTME_REG_PTME_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTME (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga150c92a82de788e972052613257fef3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga150c92a82de788e972052613257fef3a">&#9670;&nbsp;</a></span>FCU_FLASH_PTNVH1_REG_PTNVH1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_PTNVH1_REG_PTNVH1_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTNVH1 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gad1bfcc1a7c093a62117cd477a4d71082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1bfcc1a7c093a62117cd477a4d71082">&#9670;&nbsp;</a></span>FCU_FLASH_PTNVH1_REG_PTNVH1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_PTNVH1_REG_PTNVH1_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTNVH1 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga0352131f0e1fc9770f31a93e4aa1354a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0352131f0e1fc9770f31a93e4aa1354a">&#9670;&nbsp;</a></span>FCU_FLASH_PTPROG_REG_PTPROG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_PTPROG_REG_PTPROG_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTPROG (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga619b108a90240648c9d2fdca38a68d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga619b108a90240648c9d2fdca38a68d07">&#9670;&nbsp;</a></span>FCU_FLASH_PTPROG_REG_PTPROG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_PTPROG_REG_PTPROG_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTPROG (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga4f32a8a060f589250e0eb57679ae4b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f32a8a060f589250e0eb57679ae4b87">&#9670;&nbsp;</a></span>FCU_FLASH_PTWK_SP_REG_PTWK_SP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_PTWK_SP_REG_PTWK_SP_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTWK_SP (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gad046de5b2b2c59ad7f85c3fb3cb39bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad046de5b2b2c59ad7f85c3fb3cb39bde">&#9670;&nbsp;</a></span>FCU_FLASH_PTWK_SP_REG_PTWK_SP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_PTWK_SP_REG_PTWK_SP_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTWK_SP (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga2c8ffe5b88031133d2ac5ba621a48e05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c8ffe5b88031133d2ac5ba621a48e05">&#9670;&nbsp;</a></span>FCU_FLASH_RTERASE_SEG_CNT_REG_RTERASE_SEG_CNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_RTERASE_SEG_CNT_REG_RTERASE_SEG_CNT_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTERASE_SEG_CNT (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga50981a15499ee2f1ecb0c1d8f0b69965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50981a15499ee2f1ecb0c1d8f0b69965">&#9670;&nbsp;</a></span>FCU_FLASH_RTERASE_SEG_CNT_REG_RTERASE_SEG_CNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_RTERASE_SEG_CNT_REG_RTERASE_SEG_CNT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTERASE_SEG_CNT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga695002729507dd411ed0e26312ea4c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga695002729507dd411ed0e26312ea4c90">&#9670;&nbsp;</a></span>FCU_FLASH_RTERASE_TOT_CNT_REG_RTERASE_TOT_CNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_RTERASE_TOT_CNT_REG_RTERASE_TOT_CNT_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTERASE_TOT_CNT (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga18a4807ea5425243d366887f1a3e8f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18a4807ea5425243d366887f1a3e8f9f">&#9670;&nbsp;</a></span>FCU_FLASH_RTERASE_TOT_CNT_REG_RTERASE_TOT_CNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FCU_FLASH_RTERASE_TOT_CNT_REG_RTERASE_TOT_CNT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTERASE_TOT_CNT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga6d6c618c2afd054abaf62afeca13808b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d6c618c2afd054abaf62afeca13808b">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CLEAR_INT_REG_GP_ADC_CLR_INT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CLEAR_INT_REG_GP_ADC_CLR_INT_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_CLR_INT (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga44b4551c86a936b1532d9002230950cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44b4551c86a936b1532d9002230950cc">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CLEAR_INT_REG_GP_ADC_CLR_INT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CLEAR_INT_REG_GP_ADC_CLR_INT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_CLR_INT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga9062b06c63730a6dc9941e2a8985c202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9062b06c63730a6dc9941e2a8985c202">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL2_REG_GP_ADC_ATTN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL2_REG_GP_ADC_ATTN_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_ATTN (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gad4291fdae09e86bbbbc881bb5c556bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4291fdae09e86bbbbc881bb5c556bf2">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL2_REG_GP_ADC_ATTN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL2_REG_GP_ADC_ATTN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_ATTN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga02145d05a7cda81ce2804f8053008678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02145d05a7cda81ce2804f8053008678">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL2_REG_GP_ADC_CONV_NRS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL2_REG_GP_ADC_CONV_NRS_Msk&#160;&#160;&#160;(0x1c0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_CONV_NRS (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga9fd2d1f798cc0dd73d17ef1c54778708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fd2d1f798cc0dd73d17ef1c54778708">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL2_REG_GP_ADC_CONV_NRS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL2_REG_GP_ADC_CONV_NRS_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_CONV_NRS (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga739456fb056bddec3fde6d025267354d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga739456fb056bddec3fde6d025267354d">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL2_REG_GP_ADC_I20U_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL2_REG_GP_ADC_I20U_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_I20U (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gafc81ea3582088a4a40b3f44e64899521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc81ea3582088a4a40b3f44e64899521">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL2_REG_GP_ADC_I20U_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL2_REG_GP_ADC_I20U_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_I20U (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gad3d29612e9984dc9967e489d20372c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3d29612e9984dc9967e489d20372c6a">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL2_REG_GP_ADC_SMPL_TIME_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL2_REG_GP_ADC_SMPL_TIME_Msk&#160;&#160;&#160;(0x1e00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_SMPL_TIME (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga81fea188756a2e732b672b321339f29a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81fea188756a2e732b672b321339f29a">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL2_REG_GP_ADC_SMPL_TIME_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL2_REG_GP_ADC_SMPL_TIME_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_SMPL_TIME (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga41fdb6e037cb6dc99bae11b6f5d1f647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41fdb6e037cb6dc99bae11b6f5d1f647">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL2_REG_GP_ADC_STORE_DEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL2_REG_GP_ADC_STORE_DEL_Msk&#160;&#160;&#160;(0xe000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_STORE_DEL (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga79f328219c8f23e08882b608e8e6954d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79f328219c8f23e08882b608e8e6954d">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL2_REG_GP_ADC_STORE_DEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL2_REG_GP_ADC_STORE_DEL_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_STORE_DEL (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga217e4c59171e28fcfeb28bd198f9dd23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga217e4c59171e28fcfeb28bd198f9dd23">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL3_REG_GP_ADC_EN_DEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL3_REG_GP_ADC_EN_DEL_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_EN_DEL (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gadfc7599c1fd3a69ddb283a2f2c0a608c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfc7599c1fd3a69ddb283a2f2c0a608c">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL3_REG_GP_ADC_EN_DEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL3_REG_GP_ADC_EN_DEL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_EN_DEL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga810d7750a3990595b7245af637ab00c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga810d7750a3990595b7245af637ab00c4">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL3_REG_GP_ADC_INTERVAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL3_REG_GP_ADC_INTERVAL_Msk&#160;&#160;&#160;(0xff00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_INTERVAL (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga7e4fee0f04e9ae286e10b727af49914f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e4fee0f04e9ae286e10b727af49914f">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL3_REG_GP_ADC_INTERVAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL3_REG_GP_ADC_INTERVAL_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_INTERVAL (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gac3ace619d58af346cecf5448c22eb77c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3ace619d58af346cecf5448c22eb77c">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_DIE_TEMP_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_DIE_TEMP_EN_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DIE_TEMP_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8069e50f008d47f0a09a52c6aa0a9713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8069e50f008d47f0a09a52c6aa0a9713">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_DIE_TEMP_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_DIE_TEMP_EN_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DIE_TEMP_EN (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga6032726668ca6b7504e8a0f36c1c72ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6032726668ca6b7504e8a0f36c1c72ad">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_CHOP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_CHOP_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_CHOP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf12ad1b9d4ef36cdc84baa512fd74905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf12ad1b9d4ef36cdc84baa512fd74905">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_CHOP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_CHOP_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_CHOP (Bit 9) <br  />
 </p>

</div>
</div>
<a id="gad1a0bed3311dc16588f7adf646826dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1a0bed3311dc16588f7adf646826dd8">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_CONT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_CONT_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_CONT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4b727f9b8e1f21dc7643cfacea2b7806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b727f9b8e1f21dc7643cfacea2b7806">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_CONT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_CONT_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_CONT (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga96bd39fff19f9bf6e19f295dce65c381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96bd39fff19f9bf6e19f295dce65c381">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_DMA_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_DMA_EN_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_DMA_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4a9e19c8849aa48d69a501578b6fe154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a9e19c8849aa48d69a501578b6fe154">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_DMA_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_DMA_EN_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_DMA_EN (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gad53ba4fce415fe02319c8e337fd09573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad53ba4fce415fe02319c8e337fd09573">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_EN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga304b8d952142e45fbd81d293e8292a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga304b8d952142e45fbd81d293e8292a92">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga2f102254a0ff22602a4a680fb8664a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f102254a0ff22602a4a680fb8664a25">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_INT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_INT_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_INT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0913e59aeffcaaafdb7632926f0ed8d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0913e59aeffcaaafdb7632926f0ed8d6">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_INT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_INT_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_INT (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga2a6f3b14b67caf6315c587e357176e44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a6f3b14b67caf6315c587e357176e44">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_LDO_HOLD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_LDO_HOLD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_LDO_HOLD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0f0d090bf777471509b23216387cc625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f0d090bf777471509b23216387cc625">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_LDO_HOLD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_LDO_HOLD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_LDO_HOLD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga02dc1ba03233dfb381b838a82b13d17a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02dc1ba03233dfb381b838a82b13d17a">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_MINT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_MINT_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_MINT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0688ddb98038a0feae782b1bc3448805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0688ddb98038a0feae782b1bc3448805">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_MINT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_MINT_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_MINT (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gaeeb27a8896e5fc9d6fee634d954619ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeeb27a8896e5fc9d6fee634d954619ce">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_MUTE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_MUTE_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_MUTE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae4a2f9a144ec604a5421ea4f496c0f87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4a2f9a144ec604a5421ea4f496c0f87">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_MUTE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_MUTE_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_MUTE (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gac63c8d4f99a5482432c160ba39dabcdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac63c8d4f99a5482432c160ba39dabcdd">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_SE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_SE_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_SE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga32cf6c1760b5f71f64bd903f72deb575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32cf6c1760b5f71f64bd903f72deb575">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_SE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_SE_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_SE (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gae7e7e923bb5f58fbaee58372398d6628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7e7e923bb5f58fbaee58372398d6628">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_SIGN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_SIGN_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_SIGN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gace83f746e0455910da1b6eb4043f42ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace83f746e0455910da1b6eb4043f42ed">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_SIGN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_SIGN_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_SIGN (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gae78ff24b0abf973a9b8e56a78e194349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae78ff24b0abf973a9b8e56a78e194349">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_START_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_START (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6ebbcdea364d3b41fbe2812aecd4a4da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ebbcdea364d3b41fbe2812aecd4a4da">&#9670;&nbsp;</a></span>GPADC_GP_ADC_CTRL_REG_GP_ADC_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_CTRL_REG_GP_ADC_START_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_START (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga10159e2ec1b315dd024bb2f92c484d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10159e2ec1b315dd024bb2f92c484d2f">&#9670;&nbsp;</a></span>GPADC_GP_ADC_OFFN_REG_GP_ADC_OFFN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_OFFN_REG_GP_ADC_OFFN_Msk&#160;&#160;&#160;(0x3ffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_OFFN (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="ga3332fe619dff9d189864be5e5af3f141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3332fe619dff9d189864be5e5af3f141">&#9670;&nbsp;</a></span>GPADC_GP_ADC_OFFN_REG_GP_ADC_OFFN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_OFFN_REG_GP_ADC_OFFN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_OFFN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa3a0dae105bb57a8b2b6a39dad8be2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3a0dae105bb57a8b2b6a39dad8be2de">&#9670;&nbsp;</a></span>GPADC_GP_ADC_OFFP_REG_GP_ADC_OFFP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_OFFP_REG_GP_ADC_OFFP_Msk&#160;&#160;&#160;(0x3ffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_OFFP (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="gacf49d67e5197412e99f1b492eda9def4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf49d67e5197412e99f1b492eda9def4">&#9670;&nbsp;</a></span>GPADC_GP_ADC_OFFP_REG_GP_ADC_OFFP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_OFFP_REG_GP_ADC_OFFP_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_OFFP (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gabcf4484c5b22f4e9a6f49a332da05b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcf4484c5b22f4e9a6f49a332da05b5b">&#9670;&nbsp;</a></span>GPADC_GP_ADC_RESULT_REG_GP_ADC_VAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_RESULT_REG_GP_ADC_VAL_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_VAL (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gae35fc8ce00ac90e8ebc19a48548e4efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae35fc8ce00ac90e8ebc19a48548e4efa">&#9670;&nbsp;</a></span>GPADC_GP_ADC_RESULT_REG_GP_ADC_VAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_RESULT_REG_GP_ADC_VAL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_VAL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga187103c4b7a633843a00ebb9daa26f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga187103c4b7a633843a00ebb9daa26f05">&#9670;&nbsp;</a></span>GPADC_GP_ADC_SEL_REG_GP_ADC_SEL_N_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_SEL_REG_GP_ADC_SEL_N_Msk&#160;&#160;&#160;(0xfUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_SEL_N (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga944e7c08010328b1dfbd002ef16ec38d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga944e7c08010328b1dfbd002ef16ec38d">&#9670;&nbsp;</a></span>GPADC_GP_ADC_SEL_REG_GP_ADC_SEL_N_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_SEL_REG_GP_ADC_SEL_N_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_SEL_N (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga4c7f640e4e7e0abb87cbdbea7f67f6bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c7f640e4e7e0abb87cbdbea7f67f6bb">&#9670;&nbsp;</a></span>GPADC_GP_ADC_SEL_REG_GP_ADC_SEL_P_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_SEL_REG_GP_ADC_SEL_P_Msk&#160;&#160;&#160;(0xf0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_SEL_P (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gad56ae043dbb53e1fdf91f8d1ddd9e1f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad56ae043dbb53e1fdf91f8d1ddd9e1f0">&#9670;&nbsp;</a></span>GPADC_GP_ADC_SEL_REG_GP_ADC_SEL_P_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPADC_GP_ADC_SEL_REG_GP_ADC_SEL_P_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GP_ADC_SEL_P (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga6ad5c4a3e933ef328e181b9c403c8276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ad5c4a3e933ef328e181b9c403c8276">&#9670;&nbsp;</a></span>GPIO_GPIO_CLK_SEL_REG_DIVN_OUTPUT_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_GPIO_CLK_SEL_REG_DIVN_OUTPUT_EN_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DIVN_OUTPUT_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga28d106e5027905ffe584b86c8a8d8452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d106e5027905ffe584b86c8a8d8452">&#9670;&nbsp;</a></span>GPIO_GPIO_CLK_SEL_REG_DIVN_OUTPUT_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_GPIO_CLK_SEL_REG_DIVN_OUTPUT_EN_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DIVN_OUTPUT_EN (Bit 9) <br  />
 </p>

</div>
</div>
<a id="gaa2a84e733a75cc7560a804ca710d8f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2a84e733a75cc7560a804ca710d8f9f">&#9670;&nbsp;</a></span>GPIO_GPIO_CLK_SEL_REG_FUNC_CLOCK_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_GPIO_CLK_SEL_REG_FUNC_CLOCK_EN_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FUNC_CLOCK_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7c4c233faface0315dd02d2f37e10e35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c4c233faface0315dd02d2f37e10e35">&#9670;&nbsp;</a></span>GPIO_GPIO_CLK_SEL_REG_FUNC_CLOCK_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_GPIO_CLK_SEL_REG_FUNC_CLOCK_EN_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FUNC_CLOCK_EN (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gaeffb7a9dfc38236e40410e1a2e7b9af7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeffb7a9dfc38236e40410e1a2e7b9af7">&#9670;&nbsp;</a></span>GPIO_GPIO_CLK_SEL_REG_FUNC_CLOCK_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_GPIO_CLK_SEL_REG_FUNC_CLOCK_SEL_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FUNC_CLOCK_SEL (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga893bd786152eef37cc34dab20089a0ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga893bd786152eef37cc34dab20089a0ac">&#9670;&nbsp;</a></span>GPIO_GPIO_CLK_SEL_REG_FUNC_CLOCK_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_GPIO_CLK_SEL_REG_FUNC_CLOCK_SEL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FUNC_CLOCK_SEL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gab4958f8b08f19252722dfc4d15825369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4958f8b08f19252722dfc4d15825369">&#9670;&nbsp;</a></span>GPIO_GPIO_CLK_SEL_REG_RC32M_OUTPUT_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_GPIO_CLK_SEL_REG_RC32M_OUTPUT_EN_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RC32M_OUTPUT_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5df5f58a13eec7d0b350189003124a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5df5f58a13eec7d0b350189003124a8b">&#9670;&nbsp;</a></span>GPIO_GPIO_CLK_SEL_REG_RC32M_OUTPUT_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_GPIO_CLK_SEL_REG_RC32M_OUTPUT_EN_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RC32M_OUTPUT_EN (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga5fb2975192f098906522034ba385b710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fb2975192f098906522034ba385b710">&#9670;&nbsp;</a></span>GPIO_GPIO_CLK_SEL_REG_XTAL32M_OUTPUT_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_GPIO_CLK_SEL_REG_XTAL32M_OUTPUT_EN_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_OUTPUT_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga837315d26730c64bcae511ac7245a57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga837315d26730c64bcae511ac7245a57c">&#9670;&nbsp;</a></span>GPIO_GPIO_CLK_SEL_REG_XTAL32M_OUTPUT_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_GPIO_CLK_SEL_REG_XTAL32M_OUTPUT_EN_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XTAL32M_OUTPUT_EN (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga09670eaf5e3322bfd303186a2c4dd5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09670eaf5e3322bfd303186a2c4dd5e6">&#9670;&nbsp;</a></span>GPIO_P0_00_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_00_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga1a55bd7f4fc7a636baee2061dadd8b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a55bd7f4fc7a636baee2061dadd8b5c">&#9670;&nbsp;</a></span>GPIO_P0_00_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_00_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga66202bb3c15243c5e586a00a46cff64a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66202bb3c15243c5e586a00a46cff64a">&#9670;&nbsp;</a></span>GPIO_P0_00_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_00_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab75eb512d03d24061fc00ee7d5b360cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab75eb512d03d24061fc00ee7d5b360cf">&#9670;&nbsp;</a></span>GPIO_P0_00_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_00_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gab0f9788485e23a7863b8a4c39876adbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0f9788485e23a7863b8a4c39876adbe">&#9670;&nbsp;</a></span>GPIO_P0_00_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_00_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gab26f8726060e97ed3a8329fe747a6736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab26f8726060e97ed3a8329fe747a6736">&#9670;&nbsp;</a></span>GPIO_P0_00_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_00_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gac414683a1b83e61c85044d1580ccd173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac414683a1b83e61c85044d1580ccd173">&#9670;&nbsp;</a></span>GPIO_P0_01_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_01_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gabfbb32329e479908ebf7a517b828d540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfbb32329e479908ebf7a517b828d540">&#9670;&nbsp;</a></span>GPIO_P0_01_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_01_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga937261f1ba2a4109eee3b379160bdda0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga937261f1ba2a4109eee3b379160bdda0">&#9670;&nbsp;</a></span>GPIO_P0_01_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_01_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3370bb17f690df373f2d71244df55f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3370bb17f690df373f2d71244df55f7f">&#9670;&nbsp;</a></span>GPIO_P0_01_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_01_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga3da39581393977a29de450efec3bcd46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3da39581393977a29de450efec3bcd46">&#9670;&nbsp;</a></span>GPIO_P0_01_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_01_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga6ec52a7943e2e0e140ea22905afdbd6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ec52a7943e2e0e140ea22905afdbd6b">&#9670;&nbsp;</a></span>GPIO_P0_01_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_01_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga9dfbc5f7bcde9004085423beb8812e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dfbc5f7bcde9004085423beb8812e5e">&#9670;&nbsp;</a></span>GPIO_P0_02_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_02_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga4c7ee0d7aad3460072093e26aa588098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c7ee0d7aad3460072093e26aa588098">&#9670;&nbsp;</a></span>GPIO_P0_02_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_02_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga425fc17f9b533989d367a3dd3dd0a70a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga425fc17f9b533989d367a3dd3dd0a70a">&#9670;&nbsp;</a></span>GPIO_P0_02_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_02_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2f9c8a60bb8a65bf2f15b8f5650809fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f9c8a60bb8a65bf2f15b8f5650809fe">&#9670;&nbsp;</a></span>GPIO_P0_02_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_02_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga7730d82593084df6d745ce42bbf727aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7730d82593084df6d745ce42bbf727aa">&#9670;&nbsp;</a></span>GPIO_P0_02_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_02_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga18dc9de843d82f557b794566e025c367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18dc9de843d82f557b794566e025c367">&#9670;&nbsp;</a></span>GPIO_P0_02_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_02_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga0b2ad20e17f43e4e75b199b4fb895f15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b2ad20e17f43e4e75b199b4fb895f15">&#9670;&nbsp;</a></span>GPIO_P0_03_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_03_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga321329c3b7e5cca9c920bb3428510567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga321329c3b7e5cca9c920bb3428510567">&#9670;&nbsp;</a></span>GPIO_P0_03_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_03_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa8cc061cfdfceec00d9d779fb45b7f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8cc061cfdfceec00d9d779fb45b7f48">&#9670;&nbsp;</a></span>GPIO_P0_03_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_03_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad764158fdae4d9ed37af4ec9ae268731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad764158fdae4d9ed37af4ec9ae268731">&#9670;&nbsp;</a></span>GPIO_P0_03_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_03_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga26f69aecb85e09267de49555a173ec3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f69aecb85e09267de49555a173ec3c">&#9670;&nbsp;</a></span>GPIO_P0_03_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_03_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga87cf8422b5337fe734c3ea5d3c80c299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87cf8422b5337fe734c3ea5d3c80c299">&#9670;&nbsp;</a></span>GPIO_P0_03_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_03_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga5a89f4efdf53e8fae26d89f5c9a300ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a89f4efdf53e8fae26d89f5c9a300ef">&#9670;&nbsp;</a></span>GPIO_P0_04_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_04_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga83bc1ef8a76c7db6736bcbeded4429b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83bc1ef8a76c7db6736bcbeded4429b3">&#9670;&nbsp;</a></span>GPIO_P0_04_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_04_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga635ab193ea7f6b74f56aa8ba3914814b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga635ab193ea7f6b74f56aa8ba3914814b">&#9670;&nbsp;</a></span>GPIO_P0_04_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_04_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9fe12bc9cbcf146f4b899d371bf2422a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fe12bc9cbcf146f4b899d371bf2422a">&#9670;&nbsp;</a></span>GPIO_P0_04_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_04_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gae76cc7c558e6525a2e88948552cb27d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae76cc7c558e6525a2e88948552cb27d5">&#9670;&nbsp;</a></span>GPIO_P0_04_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_04_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gae0570c142b64893a0902303d9b040200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0570c142b64893a0902303d9b040200">&#9670;&nbsp;</a></span>GPIO_P0_04_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_04_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gad946369d4f6534356d4bb2043de21152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad946369d4f6534356d4bb2043de21152">&#9670;&nbsp;</a></span>GPIO_P0_05_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_05_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gac605fd01e1b250ad27a0734488c579c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac605fd01e1b250ad27a0734488c579c7">&#9670;&nbsp;</a></span>GPIO_P0_05_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_05_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa01916819e31061b5679b044f34d7f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa01916819e31061b5679b044f34d7f08">&#9670;&nbsp;</a></span>GPIO_P0_05_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_05_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3804323a99b23d10426df1e0bb46806a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3804323a99b23d10426df1e0bb46806a">&#9670;&nbsp;</a></span>GPIO_P0_05_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_05_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gaa3e232bdc68372467f1e711a1ee5f6e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3e232bdc68372467f1e711a1ee5f6e0">&#9670;&nbsp;</a></span>GPIO_P0_05_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_05_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga2af4aabd181cc476fbd0233661aff0f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2af4aabd181cc476fbd0233661aff0f4">&#9670;&nbsp;</a></span>GPIO_P0_05_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_05_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gab1086fdaa58c1dbd0ca40a273b1380b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1086fdaa58c1dbd0ca40a273b1380b3">&#9670;&nbsp;</a></span>GPIO_P0_06_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_06_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga5d15c1418fe2bd3f9d6e80e2844210cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d15c1418fe2bd3f9d6e80e2844210cf">&#9670;&nbsp;</a></span>GPIO_P0_06_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_06_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gafe9cb86f24d58dbdfba6460ded9dbf98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe9cb86f24d58dbdfba6460ded9dbf98">&#9670;&nbsp;</a></span>GPIO_P0_06_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_06_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga23eaa4c6e2c15349e1bfbce0de30b0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23eaa4c6e2c15349e1bfbce0de30b0e8">&#9670;&nbsp;</a></span>GPIO_P0_06_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_06_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga472da08906aceee241ae8a86785cdc8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga472da08906aceee241ae8a86785cdc8e">&#9670;&nbsp;</a></span>GPIO_P0_06_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_06_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gac09a0c1670bc9946e3baa594cd448bef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac09a0c1670bc9946e3baa594cd448bef">&#9670;&nbsp;</a></span>GPIO_P0_06_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_06_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga76eeb808a8b06f451b8143074f055690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76eeb808a8b06f451b8143074f055690">&#9670;&nbsp;</a></span>GPIO_P0_07_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_07_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga0270e34bb0e15fd82b04d002e444fed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0270e34bb0e15fd82b04d002e444fed0">&#9670;&nbsp;</a></span>GPIO_P0_07_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_07_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gab6f10806adb03332836a767e3a179a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6f10806adb03332836a767e3a179a46">&#9670;&nbsp;</a></span>GPIO_P0_07_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_07_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab0f0c8b308630b96ca86bf13b7894b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0f0c8b308630b96ca86bf13b7894b0e">&#9670;&nbsp;</a></span>GPIO_P0_07_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_07_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga6a28577a059ab10273f8454bf7f19005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a28577a059ab10273f8454bf7f19005">&#9670;&nbsp;</a></span>GPIO_P0_07_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_07_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaf39c61020c830a8771cc8715abbc4c85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf39c61020c830a8771cc8715abbc4c85">&#9670;&nbsp;</a></span>GPIO_P0_07_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_07_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga1b08b12d6ed73e29cfe1b6f753e206a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b08b12d6ed73e29cfe1b6f753e206a0">&#9670;&nbsp;</a></span>GPIO_P0_08_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_08_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga3399793b63fe0047867224007b386eb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3399793b63fe0047867224007b386eb6">&#9670;&nbsp;</a></span>GPIO_P0_08_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_08_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gab1f8598a4f34de3f0d8cbe5d8c1f2131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1f8598a4f34de3f0d8cbe5d8c1f2131">&#9670;&nbsp;</a></span>GPIO_P0_08_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_08_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9d6bba52ffee8d1408f777a4dee31a3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d6bba52ffee8d1408f777a4dee31a3f">&#9670;&nbsp;</a></span>GPIO_P0_08_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_08_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga146ca6b7a7a2e677581c54ad3b95292a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga146ca6b7a7a2e677581c54ad3b95292a">&#9670;&nbsp;</a></span>GPIO_P0_08_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_08_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga9920ed691db815fe370e7866f8a6e3e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9920ed691db815fe370e7866f8a6e3e4">&#9670;&nbsp;</a></span>GPIO_P0_08_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_08_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gad49aa4e704d6c1818c2fe387d50db929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad49aa4e704d6c1818c2fe387d50db929">&#9670;&nbsp;</a></span>GPIO_P0_09_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_09_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga4f1fbb4c3d885d9a5bde96e128cf80ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f1fbb4c3d885d9a5bde96e128cf80ad">&#9670;&nbsp;</a></span>GPIO_P0_09_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_09_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac153e2bee8a94a3f235032eb8f18c2c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac153e2bee8a94a3f235032eb8f18c2c4">&#9670;&nbsp;</a></span>GPIO_P0_09_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_09_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga13e566926425e4f8d5074881413d1eb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13e566926425e4f8d5074881413d1eb9">&#9670;&nbsp;</a></span>GPIO_P0_09_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_09_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga673f5dcfa32937aa1caa733cf7775a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga673f5dcfa32937aa1caa733cf7775a71">&#9670;&nbsp;</a></span>GPIO_P0_09_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_09_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga3715b48d20cb3f1d0e7365e187a030c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3715b48d20cb3f1d0e7365e187a030c4">&#9670;&nbsp;</a></span>GPIO_P0_09_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_09_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gaf4f2c1a7aa52268f1680ea52d66c01fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4f2c1a7aa52268f1680ea52d66c01fe">&#9670;&nbsp;</a></span>GPIO_P0_10_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_10_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga0140b8ca25c82d9793e8ce9b522339a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0140b8ca25c82d9793e8ce9b522339a6">&#9670;&nbsp;</a></span>GPIO_P0_10_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_10_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga3f84cf99e454cdfd364653f00bf22f54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f84cf99e454cdfd364653f00bf22f54">&#9670;&nbsp;</a></span>GPIO_P0_10_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_10_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gafbcc833dd469860d685e8ca6cf7523de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbcc833dd469860d685e8ca6cf7523de">&#9670;&nbsp;</a></span>GPIO_P0_10_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_10_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gaa31cdf93f90eacf853400671f53c3fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa31cdf93f90eacf853400671f53c3fc3">&#9670;&nbsp;</a></span>GPIO_P0_10_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_10_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga0ec13cfbe9f24fc07ac41b2362e4c713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ec13cfbe9f24fc07ac41b2362e4c713">&#9670;&nbsp;</a></span>GPIO_P0_10_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_10_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gafd2151073ee161b10b950e255fccd5fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd2151073ee161b10b950e255fccd5fb">&#9670;&nbsp;</a></span>GPIO_P0_11_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_11_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gad3c88465c24cb47f0de5e4bcdfa5e9c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3c88465c24cb47f0de5e4bcdfa5e9c5">&#9670;&nbsp;</a></span>GPIO_P0_11_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_11_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaed9e01de4817a95af0bd592861ba70fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed9e01de4817a95af0bd592861ba70fb">&#9670;&nbsp;</a></span>GPIO_P0_11_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_11_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1bc2347d276271bb2cd4fee807173c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bc2347d276271bb2cd4fee807173c01">&#9670;&nbsp;</a></span>GPIO_P0_11_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_11_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga9fd12f09de40ed5d0728d8a55594429a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fd12f09de40ed5d0728d8a55594429a">&#9670;&nbsp;</a></span>GPIO_P0_11_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_11_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gac92128e0517ca29b586765676521f2d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac92128e0517ca29b586765676521f2d2">&#9670;&nbsp;</a></span>GPIO_P0_11_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_11_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gaf750ef55cf87e01da7c6c0eb18769533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf750ef55cf87e01da7c6c0eb18769533">&#9670;&nbsp;</a></span>GPIO_P0_12_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_12_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga0d58ad8bf3d764f33ecc8539ab18d280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d58ad8bf3d764f33ecc8539ab18d280">&#9670;&nbsp;</a></span>GPIO_P0_12_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_12_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gab9c01e27db16bf37b428cea7ac5b0d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9c01e27db16bf37b428cea7ac5b0d23">&#9670;&nbsp;</a></span>GPIO_P0_12_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_12_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga16f0c65b088cb9d863ad828663467620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16f0c65b088cb9d863ad828663467620">&#9670;&nbsp;</a></span>GPIO_P0_12_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_12_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga48a8b856d479dbafe61e137dcfd7adb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48a8b856d479dbafe61e137dcfd7adb0">&#9670;&nbsp;</a></span>GPIO_P0_12_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_12_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gabb600b9907f20515837788eb18eb7610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb600b9907f20515837788eb18eb7610">&#9670;&nbsp;</a></span>GPIO_P0_12_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_12_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga7f2fb46a20d76aab6c5ab4b81f7294ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f2fb46a20d76aab6c5ab4b81f7294ec">&#9670;&nbsp;</a></span>GPIO_P0_13_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_13_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga70151acdc91b9d410ed274935acf0d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70151acdc91b9d410ed274935acf0d2f">&#9670;&nbsp;</a></span>GPIO_P0_13_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_13_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga0a0ca6f03b73df2a7fa00da506db669d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a0ca6f03b73df2a7fa00da506db669d">&#9670;&nbsp;</a></span>GPIO_P0_13_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_13_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gabbb4636760e428c3e2780b8d7eb0a18b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbb4636760e428c3e2780b8d7eb0a18b">&#9670;&nbsp;</a></span>GPIO_P0_13_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_13_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga1b279039efdaa37249a695590bfdfe7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b279039efdaa37249a695590bfdfe7a">&#9670;&nbsp;</a></span>GPIO_P0_13_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_13_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaa83a18ea0ffc55c86b785c9d1e4a93b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa83a18ea0ffc55c86b785c9d1e4a93b1">&#9670;&nbsp;</a></span>GPIO_P0_13_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_13_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga5315e506362387a38a753914453442c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5315e506362387a38a753914453442c9">&#9670;&nbsp;</a></span>GPIO_P0_14_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_14_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gafb43728d6d17f563783754f9ba469830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb43728d6d17f563783754f9ba469830">&#9670;&nbsp;</a></span>GPIO_P0_14_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_14_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga88766756ea30e9ec7a18467a97cc24db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88766756ea30e9ec7a18467a97cc24db">&#9670;&nbsp;</a></span>GPIO_P0_14_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_14_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7ca40a6d8a90e0bef20ed565a05ee1df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ca40a6d8a90e0bef20ed565a05ee1df">&#9670;&nbsp;</a></span>GPIO_P0_14_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_14_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga7f5dc1537690dc739d445e151f5e4a35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f5dc1537690dc739d445e151f5e4a35">&#9670;&nbsp;</a></span>GPIO_P0_14_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_14_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga1c07b6d70b309c0272290f1c85c79717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c07b6d70b309c0272290f1c85c79717">&#9670;&nbsp;</a></span>GPIO_P0_14_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_14_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga04e3ad0730ce5a9b9a1c6a6f960286e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04e3ad0730ce5a9b9a1c6a6f960286e9">&#9670;&nbsp;</a></span>GPIO_P0_15_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_15_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga1c535d854680c0777d8e323cf9a3b7eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c535d854680c0777d8e323cf9a3b7eb">&#9670;&nbsp;</a></span>GPIO_P0_15_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_15_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga02f754c6e49d6f27ffe973b2088fcbab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02f754c6e49d6f27ffe973b2088fcbab">&#9670;&nbsp;</a></span>GPIO_P0_15_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_15_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga28633760866e29fae3d089cd8a2f934f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28633760866e29fae3d089cd8a2f934f">&#9670;&nbsp;</a></span>GPIO_P0_15_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_15_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gad1151d7f3064ec4547d46f4d16c1102e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1151d7f3064ec4547d46f4d16c1102e">&#9670;&nbsp;</a></span>GPIO_P0_15_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_15_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga165ad65c89e9ab355095e42f2ac6a363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga165ad65c89e9ab355095e42f2ac6a363">&#9670;&nbsp;</a></span>GPIO_P0_15_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_15_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga600bdd5eeb7688937f3f549954b53e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga600bdd5eeb7688937f3f549954b53e6f">&#9670;&nbsp;</a></span>GPIO_P0_DATA_REG_P0_DATA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_DATA_REG_P0_DATA_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P0_DATA (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gaf5ddbf67601eca237c1b067315b3d56a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5ddbf67601eca237c1b067315b3d56a">&#9670;&nbsp;</a></span>GPIO_P0_DATA_REG_P0_DATA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_DATA_REG_P0_DATA_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P0_DATA (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac41f4abb7db228dcac885e74f06ef0a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac41f4abb7db228dcac885e74f06ef0a5">&#9670;&nbsp;</a></span>GPIO_P0_RESET_DATA_REG_P0_RESET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_RESET_DATA_REG_P0_RESET_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P0_RESET (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga0d42c589a485dcdadb0799fc6e3b6369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d42c589a485dcdadb0799fc6e3b6369">&#9670;&nbsp;</a></span>GPIO_P0_RESET_DATA_REG_P0_RESET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_RESET_DATA_REG_P0_RESET_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P0_RESET (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga00641fe2763575e95eb2aee7efed5450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00641fe2763575e95eb2aee7efed5450">&#9670;&nbsp;</a></span>GPIO_P0_SET_DATA_REG_P0_SET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_SET_DATA_REG_P0_SET_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P0_SET (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga7b7f323d7aca8f4734e0fe235bb7e6c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b7f323d7aca8f4734e0fe235bb7e6c5">&#9670;&nbsp;</a></span>GPIO_P0_SET_DATA_REG_P0_SET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_SET_DATA_REG_P0_SET_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P0_SET (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga928100691b367711bdb4af55feb6a87d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga928100691b367711bdb4af55feb6a87d">&#9670;&nbsp;</a></span>GPIO_P0_WEAK_CTRL_REG_P0_LOWDRV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_WEAK_CTRL_REG_P0_LOWDRV_Msk&#160;&#160;&#160;(0xffc0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P0_LOWDRV (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="ga80eedd945c879fa8aa0a5f4b8dcc3d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80eedd945c879fa8aa0a5f4b8dcc3d93">&#9670;&nbsp;</a></span>GPIO_P0_WEAK_CTRL_REG_P0_LOWDRV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P0_WEAK_CTRL_REG_P0_LOWDRV_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P0_LOWDRV (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gaf88dfd68f4edbcfb9c05d678ea14b4f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf88dfd68f4edbcfb9c05d678ea14b4f9">&#9670;&nbsp;</a></span>GPIO_P1_00_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_00_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga158483f2cae504dd43576efe7f7d94fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga158483f2cae504dd43576efe7f7d94fc">&#9670;&nbsp;</a></span>GPIO_P1_00_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_00_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga35585ba3df432e3fc02448fee8b6ed29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35585ba3df432e3fc02448fee8b6ed29">&#9670;&nbsp;</a></span>GPIO_P1_00_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_00_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga88e592ca4acdadcf5a5381fb4c8daf34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88e592ca4acdadcf5a5381fb4c8daf34">&#9670;&nbsp;</a></span>GPIO_P1_00_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_00_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga48dc6fb84700a4459ec68c44b9f0023a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48dc6fb84700a4459ec68c44b9f0023a">&#9670;&nbsp;</a></span>GPIO_P1_00_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_00_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gadf26fe1001cc519911444ba073513a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf26fe1001cc519911444ba073513a22">&#9670;&nbsp;</a></span>GPIO_P1_00_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_00_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gaa6a86025227f33a5cfbd194f2dc252c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6a86025227f33a5cfbd194f2dc252c9">&#9670;&nbsp;</a></span>GPIO_P1_01_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_01_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga5b50e7b776528c38b4888ad0e98169ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b50e7b776528c38b4888ad0e98169ca">&#9670;&nbsp;</a></span>GPIO_P1_01_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_01_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga93c6af972355b677281e9abfffa2d492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93c6af972355b677281e9abfffa2d492">&#9670;&nbsp;</a></span>GPIO_P1_01_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_01_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaff3da8de5cb9f036ee315bcdf292e461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff3da8de5cb9f036ee315bcdf292e461">&#9670;&nbsp;</a></span>GPIO_P1_01_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_01_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga35bd08037e575cbc79338da6435f8fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35bd08037e575cbc79338da6435f8fa3">&#9670;&nbsp;</a></span>GPIO_P1_01_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_01_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gabf913073668af0a69a15044b5d85e238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf913073668af0a69a15044b5d85e238">&#9670;&nbsp;</a></span>GPIO_P1_01_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_01_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga3dd649f8817d9c154a64e092b0a58142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dd649f8817d9c154a64e092b0a58142">&#9670;&nbsp;</a></span>GPIO_P1_02_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_02_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga6fd01eface993df961d42902d6ad613f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fd01eface993df961d42902d6ad613f">&#9670;&nbsp;</a></span>GPIO_P1_02_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_02_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga72b346088e9236cb2591ab1abd3530c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72b346088e9236cb2591ab1abd3530c4">&#9670;&nbsp;</a></span>GPIO_P1_02_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_02_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaea1892d4c7ee05b2ca7848b3d7a32246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea1892d4c7ee05b2ca7848b3d7a32246">&#9670;&nbsp;</a></span>GPIO_P1_02_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_02_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gac99275c1983f848442e8c77e456387c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac99275c1983f848442e8c77e456387c6">&#9670;&nbsp;</a></span>GPIO_P1_02_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_02_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga4006a65357dc1d4c7f349a68d133a04b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4006a65357dc1d4c7f349a68d133a04b">&#9670;&nbsp;</a></span>GPIO_P1_02_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_02_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gaba7dd2e826fc682f0bf0aaef91379276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba7dd2e826fc682f0bf0aaef91379276">&#9670;&nbsp;</a></span>GPIO_P1_03_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_03_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gaa764e570335ff5111b747d2ecc527b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa764e570335ff5111b747d2ecc527b4b">&#9670;&nbsp;</a></span>GPIO_P1_03_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_03_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga5e432a86850e8923ff5092ceb0ff3e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e432a86850e8923ff5092ceb0ff3e61">&#9670;&nbsp;</a></span>GPIO_P1_03_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_03_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga479ed80f242ef96d2f0c4e89a1d3eb3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga479ed80f242ef96d2f0c4e89a1d3eb3e">&#9670;&nbsp;</a></span>GPIO_P1_03_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_03_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gab74c0bfd412bc3c579e3802a067cd710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab74c0bfd412bc3c579e3802a067cd710">&#9670;&nbsp;</a></span>GPIO_P1_03_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_03_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga7ea8ec848f6060f0631a680da86aefe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ea8ec848f6060f0631a680da86aefe5">&#9670;&nbsp;</a></span>GPIO_P1_03_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_03_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga05eefe425dce997c285205a5d78c7e08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05eefe425dce997c285205a5d78c7e08">&#9670;&nbsp;</a></span>GPIO_P1_04_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_04_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga5a30cb334250f64453e69f8241a12936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a30cb334250f64453e69f8241a12936">&#9670;&nbsp;</a></span>GPIO_P1_04_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_04_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga640a658527c1e7e727f4d1c1e4408e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga640a658527c1e7e727f4d1c1e4408e89">&#9670;&nbsp;</a></span>GPIO_P1_04_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_04_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga26b1d77f8ac234108f2f84fbb01482b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26b1d77f8ac234108f2f84fbb01482b7">&#9670;&nbsp;</a></span>GPIO_P1_04_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_04_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga9020700ccefdae1a7fa66bb4a2644998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9020700ccefdae1a7fa66bb4a2644998">&#9670;&nbsp;</a></span>GPIO_P1_04_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_04_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gafc4b16c4b6433461adfa13abe0b51622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc4b16c4b6433461adfa13abe0b51622">&#9670;&nbsp;</a></span>GPIO_P1_04_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_04_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga839752900a5e189e5fb5661e2aa412e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga839752900a5e189e5fb5661e2aa412e9">&#9670;&nbsp;</a></span>GPIO_P1_05_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_05_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga75aebf2547bcb21581b4fd665f187622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75aebf2547bcb21581b4fd665f187622">&#9670;&nbsp;</a></span>GPIO_P1_05_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_05_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga5b3a270f7747ced29d32c2c28728f52f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b3a270f7747ced29d32c2c28728f52f">&#9670;&nbsp;</a></span>GPIO_P1_05_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_05_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga35fa386ecaa73baa36c4bd9158150331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35fa386ecaa73baa36c4bd9158150331">&#9670;&nbsp;</a></span>GPIO_P1_05_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_05_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gae641267cf935d7a677f904cb2c6c7785"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae641267cf935d7a677f904cb2c6c7785">&#9670;&nbsp;</a></span>GPIO_P1_05_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_05_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga0eeff37ad3835ff7bfb9276c8fe120d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eeff37ad3835ff7bfb9276c8fe120d0">&#9670;&nbsp;</a></span>GPIO_P1_05_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_05_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gadefb740d143fb8901f29e73432514ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadefb740d143fb8901f29e73432514ab6">&#9670;&nbsp;</a></span>GPIO_P1_06_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_06_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gaccad616b98932eea5541433341a41886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccad616b98932eea5541433341a41886">&#9670;&nbsp;</a></span>GPIO_P1_06_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_06_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga59b8df92fab000ae0b135d95fac9962f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59b8df92fab000ae0b135d95fac9962f">&#9670;&nbsp;</a></span>GPIO_P1_06_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_06_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad5a69008b3414d3eac74c748c7b4ab54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5a69008b3414d3eac74c748c7b4ab54">&#9670;&nbsp;</a></span>GPIO_P1_06_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_06_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gac3bce8d1226e284ea759e93f3c7e498a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3bce8d1226e284ea759e93f3c7e498a">&#9670;&nbsp;</a></span>GPIO_P1_06_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_06_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gafa11ff922b2038d2f954510636146244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa11ff922b2038d2f954510636146244">&#9670;&nbsp;</a></span>GPIO_P1_06_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_06_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gab484c95896b8ba544da00008f97e8ffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab484c95896b8ba544da00008f97e8ffa">&#9670;&nbsp;</a></span>GPIO_P1_07_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_07_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gafa0ee62b3371c398017a32e93788462d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa0ee62b3371c398017a32e93788462d">&#9670;&nbsp;</a></span>GPIO_P1_07_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_07_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga225a5bbe720f23037d28e6abcbde03c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga225a5bbe720f23037d28e6abcbde03c8">&#9670;&nbsp;</a></span>GPIO_P1_07_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_07_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga95227beef99d60931e62fea359087974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95227beef99d60931e62fea359087974">&#9670;&nbsp;</a></span>GPIO_P1_07_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_07_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gaadeeeda0d59c4fbc736d6291b0ac601e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadeeeda0d59c4fbc736d6291b0ac601e">&#9670;&nbsp;</a></span>GPIO_P1_07_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_07_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga7f1e980ba8bdae8716a2c344fd666257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f1e980ba8bdae8716a2c344fd666257">&#9670;&nbsp;</a></span>GPIO_P1_07_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_07_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gafb1a0b62bc151ebdddea3c82c36dcfbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb1a0b62bc151ebdddea3c82c36dcfbe">&#9670;&nbsp;</a></span>GPIO_P1_08_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_08_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gae578dc4ba6fb284212ed2ee749521e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae578dc4ba6fb284212ed2ee749521e80">&#9670;&nbsp;</a></span>GPIO_P1_08_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_08_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga10a73ea01a01ce88c831d9a4743b6ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10a73ea01a01ce88c831d9a4743b6ae9">&#9670;&nbsp;</a></span>GPIO_P1_08_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_08_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga55ccdb65233488acf1d1a536d2f9f797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55ccdb65233488acf1d1a536d2f9f797">&#9670;&nbsp;</a></span>GPIO_P1_08_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_08_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gadc4b193df5aa125ef85b36c9eaf66134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc4b193df5aa125ef85b36c9eaf66134">&#9670;&nbsp;</a></span>GPIO_P1_08_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_08_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga8e1f01b6b21dcc6fab83c6a29f188d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e1f01b6b21dcc6fab83c6a29f188d45">&#9670;&nbsp;</a></span>GPIO_P1_08_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_08_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga5c812a1f06908485c51046f864f4b32b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c812a1f06908485c51046f864f4b32b">&#9670;&nbsp;</a></span>GPIO_P1_09_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_09_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga592f9cfcccf5965f2947c2905915c8ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga592f9cfcccf5965f2947c2905915c8ba">&#9670;&nbsp;</a></span>GPIO_P1_09_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_09_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga062fde833d537c55ad421118c5696346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga062fde833d537c55ad421118c5696346">&#9670;&nbsp;</a></span>GPIO_P1_09_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_09_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf91ca37ebf80806f61e71a1244cc6a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf91ca37ebf80806f61e71a1244cc6a92">&#9670;&nbsp;</a></span>GPIO_P1_09_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_09_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga9b858b5a69f4b40c888c46abe97c5070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b858b5a69f4b40c888c46abe97c5070">&#9670;&nbsp;</a></span>GPIO_P1_09_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_09_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga91001fc7042d7efff208e11beae1e8d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91001fc7042d7efff208e11beae1e8d7">&#9670;&nbsp;</a></span>GPIO_P1_09_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_09_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga89c4e8a0c41bc9d7e4799ba1a7f4fadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89c4e8a0c41bc9d7e4799ba1a7f4fadf">&#9670;&nbsp;</a></span>GPIO_P1_10_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_10_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gad39c88c0327528981900cd61680e45fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad39c88c0327528981900cd61680e45fe">&#9670;&nbsp;</a></span>GPIO_P1_10_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_10_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga61262d0d269eaa52368c3d287199cac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61262d0d269eaa52368c3d287199cac7">&#9670;&nbsp;</a></span>GPIO_P1_10_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_10_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9ad7cf781bdb40e0972d67db5f602929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ad7cf781bdb40e0972d67db5f602929">&#9670;&nbsp;</a></span>GPIO_P1_10_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_10_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gaecd5c59ef678d12f6e611415f89601ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecd5c59ef678d12f6e611415f89601ea">&#9670;&nbsp;</a></span>GPIO_P1_10_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_10_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga88f98d7d37bc2d10e5ecad107c3c9a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88f98d7d37bc2d10e5ecad107c3c9a53">&#9670;&nbsp;</a></span>GPIO_P1_10_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_10_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga6928c756c05777bc01cf488f85b04fd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6928c756c05777bc01cf488f85b04fd4">&#9670;&nbsp;</a></span>GPIO_P1_11_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_11_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga5f0ab4d9fd590115b7b177fe6412b7f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f0ab4d9fd590115b7b177fe6412b7f0">&#9670;&nbsp;</a></span>GPIO_P1_11_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_11_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga946d1c5e0a6eceeb31d3016d6ab23baa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga946d1c5e0a6eceeb31d3016d6ab23baa">&#9670;&nbsp;</a></span>GPIO_P1_11_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_11_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8db9c383132125597fe07a0b71707d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8db9c383132125597fe07a0b71707d27">&#9670;&nbsp;</a></span>GPIO_P1_11_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_11_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga2041f7a40cfecca1aa6f5c3e79343201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2041f7a40cfecca1aa6f5c3e79343201">&#9670;&nbsp;</a></span>GPIO_P1_11_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_11_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gab641bfe5983699291c8c9f3624e9aae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab641bfe5983699291c8c9f3624e9aae8">&#9670;&nbsp;</a></span>GPIO_P1_11_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_11_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga58feeae84f5d4bfa268c6548684cd5d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58feeae84f5d4bfa268c6548684cd5d9">&#9670;&nbsp;</a></span>GPIO_P1_12_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_12_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga9da68a25ce8c083df80322ed8019fb8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9da68a25ce8c083df80322ed8019fb8c">&#9670;&nbsp;</a></span>GPIO_P1_12_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_12_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga8de871cef9003584544e0a017aae19a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8de871cef9003584544e0a017aae19a9">&#9670;&nbsp;</a></span>GPIO_P1_12_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_12_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9d8133addf4aad6e5078ceee21068b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d8133addf4aad6e5078ceee21068b3d">&#9670;&nbsp;</a></span>GPIO_P1_12_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_12_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga24756a6acc950a779d86581bd4e692a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24756a6acc950a779d86581bd4e692a4">&#9670;&nbsp;</a></span>GPIO_P1_12_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_12_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gab010730e7b9b6c4ff4c2cd896de44654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab010730e7b9b6c4ff4c2cd896de44654">&#9670;&nbsp;</a></span>GPIO_P1_12_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_12_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gaf5d03ab818379f38a2e0afbf8fd4bef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5d03ab818379f38a2e0afbf8fd4bef7">&#9670;&nbsp;</a></span>GPIO_P1_13_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_13_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gaca6f4a44d0273b127a24200bd0104ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca6f4a44d0273b127a24200bd0104ec8">&#9670;&nbsp;</a></span>GPIO_P1_13_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_13_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac44ea266993bd68eebcab6860d2d206a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac44ea266993bd68eebcab6860d2d206a">&#9670;&nbsp;</a></span>GPIO_P1_13_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_13_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae1334e4b6907652fad2ef7b0f1c15214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1334e4b6907652fad2ef7b0f1c15214">&#9670;&nbsp;</a></span>GPIO_P1_13_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_13_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga22c2a3e892f8cbb21f7d3a5836bc86bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22c2a3e892f8cbb21f7d3a5836bc86bb">&#9670;&nbsp;</a></span>GPIO_P1_13_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_13_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga846e44a63372eb57ea8f9225ff9b1fd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga846e44a63372eb57ea8f9225ff9b1fd8">&#9670;&nbsp;</a></span>GPIO_P1_13_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_13_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga142de935aabacd22d05ffa60f9d54b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga142de935aabacd22d05ffa60f9d54b00">&#9670;&nbsp;</a></span>GPIO_P1_14_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_14_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gac7d05f3b694e1edf14a3ba3a3f8fc48e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7d05f3b694e1edf14a3ba3a3f8fc48e">&#9670;&nbsp;</a></span>GPIO_P1_14_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_14_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gabffecdc435c5773ebdccbb6715a3efdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabffecdc435c5773ebdccbb6715a3efdf">&#9670;&nbsp;</a></span>GPIO_P1_14_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_14_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaca056bce1a183b5001d320e75cb62f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca056bce1a183b5001d320e75cb62f41">&#9670;&nbsp;</a></span>GPIO_P1_14_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_14_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gad2ddcae6fcef64048cbb1cdb478bd64d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2ddcae6fcef64048cbb1cdb478bd64d">&#9670;&nbsp;</a></span>GPIO_P1_14_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_14_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gad5ac87c82826231515f957fa0cb40da1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5ac87c82826231515f957fa0cb40da1">&#9670;&nbsp;</a></span>GPIO_P1_14_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_14_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga61b16622b0a6616d85bb48461806aa5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61b16622b0a6616d85bb48461806aa5a">&#9670;&nbsp;</a></span>GPIO_P1_15_MODE_REG_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_15_MODE_REG_PID_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga052710ef67ba0f75a479321c70d93037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga052710ef67ba0f75a479321c70d93037">&#9670;&nbsp;</a></span>GPIO_P1_15_MODE_REG_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_15_MODE_REG_PID_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PID (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gab04959b6ea13fe4f997283809254e58b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab04959b6ea13fe4f997283809254e58b">&#9670;&nbsp;</a></span>GPIO_P1_15_MODE_REG_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_15_MODE_REG_PPOD_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8104bbceb4556972ebfc01e692a4720a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8104bbceb4556972ebfc01e692a4720a">&#9670;&nbsp;</a></span>GPIO_P1_15_MODE_REG_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_15_MODE_REG_PPOD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPOD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga184da7dda76d2f8922afad3b21c44122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga184da7dda76d2f8922afad3b21c44122">&#9670;&nbsp;</a></span>GPIO_P1_15_MODE_REG_PUPD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_15_MODE_REG_PUPD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga95b081cf7ac19a115f1c2ec173be8fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95b081cf7ac19a115f1c2ec173be8fc7">&#9670;&nbsp;</a></span>GPIO_P1_15_MODE_REG_PUPD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_15_MODE_REG_PUPD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PUPD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga73b0fefd1c657f408e44434441333a49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73b0fefd1c657f408e44434441333a49">&#9670;&nbsp;</a></span>GPIO_P1_DATA_REG_P1_DATA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_DATA_REG_P1_DATA_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P1_DATA (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gaf35651789d42e26deeeae918379f4d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf35651789d42e26deeeae918379f4d36">&#9670;&nbsp;</a></span>GPIO_P1_DATA_REG_P1_DATA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_DATA_REG_P1_DATA_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P1_DATA (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gafc19fea31a688a2c16d2e9be9a4a0b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc19fea31a688a2c16d2e9be9a4a0b75">&#9670;&nbsp;</a></span>GPIO_P1_RESET_DATA_REG_P1_RESET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_RESET_DATA_REG_P1_RESET_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P1_RESET (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga18d26816365839751d2bc8c4c2c1decb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18d26816365839751d2bc8c4c2c1decb">&#9670;&nbsp;</a></span>GPIO_P1_RESET_DATA_REG_P1_RESET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_RESET_DATA_REG_P1_RESET_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P1_RESET (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaee983fb58a98801401aafcbeb1f660be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee983fb58a98801401aafcbeb1f660be">&#9670;&nbsp;</a></span>GPIO_P1_SET_DATA_REG_P1_SET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_SET_DATA_REG_P1_SET_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P1_SET (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga514fc41e2069d33479087ae9b6bd3bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga514fc41e2069d33479087ae9b6bd3bed">&#9670;&nbsp;</a></span>GPIO_P1_SET_DATA_REG_P1_SET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_SET_DATA_REG_P1_SET_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P1_SET (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaabafa8b28653543b3c8c3343f8f0d2c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabafa8b28653543b3c8c3343f8f0d2c0">&#9670;&nbsp;</a></span>GPIO_P1_WEAK_CTRL_REG_P1_LOWDRV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_WEAK_CTRL_REG_P1_LOWDRV_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P1_LOWDRV (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga5291567a138dae107f7bd179a355a897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5291567a138dae107f7bd179a355a897">&#9670;&nbsp;</a></span>GPIO_P1_WEAK_CTRL_REG_P1_LOWDRV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P1_WEAK_CTRL_REG_P1_LOWDRV_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>P1_LOWDRV (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga0f1306a4deda5c627291017b11426a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f1306a4deda5c627291017b11426a1b">&#9670;&nbsp;</a></span>GPREG_DEBUG_REG_CMAC_CPU_FREEZE_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_DEBUG_REG_CMAC_CPU_FREEZE_EN_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMAC_CPU_FREEZE_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7cd58095e7032bd6ae7670aca185cbf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cd58095e7032bd6ae7670aca185cbf5">&#9670;&nbsp;</a></span>GPREG_DEBUG_REG_CMAC_CPU_FREEZE_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_DEBUG_REG_CMAC_CPU_FREEZE_EN_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMAC_CPU_FREEZE_EN (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga1db662d4b152eb80000193179a1c24d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1db662d4b152eb80000193179a1c24d7">&#9670;&nbsp;</a></span>GPREG_DEBUG_REG_CMAC_CPU_IS_HALTED_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_DEBUG_REG_CMAC_CPU_IS_HALTED_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMAC_CPU_IS_HALTED (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga01cbd087c51f981df2a839f3e71a954b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01cbd087c51f981df2a839f3e71a954b">&#9670;&nbsp;</a></span>GPREG_DEBUG_REG_CMAC_CPU_IS_HALTED_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_DEBUG_REG_CMAC_CPU_IS_HALTED_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMAC_CPU_IS_HALTED (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga8e6a0514f0a2c7430cc550fac508cf67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e6a0514f0a2c7430cc550fac508cf67">&#9670;&nbsp;</a></span>GPREG_DEBUG_REG_CROSS_CPU_HALT_SENSITIVITY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_DEBUG_REG_CROSS_CPU_HALT_SENSITIVITY_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CROSS_CPU_HALT_SENSITIVITY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac2fdea72f980787e555d3b52f9af285d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2fdea72f980787e555d3b52f9af285d">&#9670;&nbsp;</a></span>GPREG_DEBUG_REG_CROSS_CPU_HALT_SENSITIVITY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_DEBUG_REG_CROSS_CPU_HALT_SENSITIVITY_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CROSS_CPU_HALT_SENSITIVITY (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gacb69fcf78d0f92439fa41a1c6f5a1e24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb69fcf78d0f92439fa41a1c6f5a1e24">&#9670;&nbsp;</a></span>GPREG_DEBUG_REG_HALT_CMAC_SYS_CPU_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_DEBUG_REG_HALT_CMAC_SYS_CPU_EN_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HALT_CMAC_SYS_CPU_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8dd31050beef2538d03c641e0d53b125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dd31050beef2538d03c641e0d53b125">&#9670;&nbsp;</a></span>GPREG_DEBUG_REG_HALT_CMAC_SYS_CPU_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_DEBUG_REG_HALT_CMAC_SYS_CPU_EN_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HALT_CMAC_SYS_CPU_EN (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga3ac9f62d18163aab72294abef5dca251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ac9f62d18163aab72294abef5dca251">&#9670;&nbsp;</a></span>GPREG_DEBUG_REG_HALT_SYS_CMAC_CPU_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_DEBUG_REG_HALT_SYS_CMAC_CPU_EN_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HALT_SYS_CMAC_CPU_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab39fbb7354d4817e4893503369d8b05b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab39fbb7354d4817e4893503369d8b05b">&#9670;&nbsp;</a></span>GPREG_DEBUG_REG_HALT_SYS_CMAC_CPU_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_DEBUG_REG_HALT_SYS_CMAC_CPU_EN_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HALT_SYS_CMAC_CPU_EN (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gac8ed24a961721a3e69e090df492ac229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8ed24a961721a3e69e090df492ac229">&#9670;&nbsp;</a></span>GPREG_DEBUG_REG_SYS_CPU_FREEZE_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_DEBUG_REG_SYS_CPU_FREEZE_EN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYS_CPU_FREEZE_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga629edf879ce778245a67211d9f077342"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga629edf879ce778245a67211d9f077342">&#9670;&nbsp;</a></span>GPREG_DEBUG_REG_SYS_CPU_FREEZE_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_DEBUG_REG_SYS_CPU_FREEZE_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYS_CPU_FREEZE_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga94a0725d15bc52acf1f9fbc3bdf1c1ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94a0725d15bc52acf1f9fbc3bdf1c1ad">&#9670;&nbsp;</a></span>GPREG_DEBUG_REG_SYS_CPU_IS_HALTED_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_DEBUG_REG_SYS_CPU_IS_HALTED_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYS_CPU_IS_HALTED (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gafd12156c8b6c8d0eec9e8b9bef7a01ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd12156c8b6c8d0eec9e8b9bef7a01ae">&#9670;&nbsp;</a></span>GPREG_DEBUG_REG_SYS_CPU_IS_HALTED_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_DEBUG_REG_SYS_CPU_IS_HALTED_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYS_CPU_IS_HALTED (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga08eb45270753d9e8398dcc169a1294a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08eb45270753d9e8398dcc169a1294a1">&#9670;&nbsp;</a></span>GPREG_DEBUG_REG_SYS_CPUWAIT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_DEBUG_REG_SYS_CPUWAIT_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYS_CPUWAIT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab7153f98123e8a2ba7149f2d98142a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7153f98123e8a2ba7149f2d98142a6c">&#9670;&nbsp;</a></span>GPREG_DEBUG_REG_SYS_CPUWAIT_ON_JTAG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_DEBUG_REG_SYS_CPUWAIT_ON_JTAG_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYS_CPUWAIT_ON_JTAG (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gafaa910cfbd380f93785787088337eb28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaa910cfbd380f93785787088337eb28">&#9670;&nbsp;</a></span>GPREG_DEBUG_REG_SYS_CPUWAIT_ON_JTAG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_DEBUG_REG_SYS_CPUWAIT_ON_JTAG_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYS_CPUWAIT_ON_JTAG (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga52aa840c5a0dd54792c7d944b6ff8f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52aa840c5a0dd54792c7d944b6ff8f21">&#9670;&nbsp;</a></span>GPREG_DEBUG_REG_SYS_CPUWAIT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_DEBUG_REG_SYS_CPUWAIT_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYS_CPUWAIT (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga7d1e07c74ffe1cb9547ab624e15b9989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d1e07c74ffe1cb9547ab624e15b9989">&#9670;&nbsp;</a></span>GPREG_GP_STATUS_REG_CAL_PHASE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_GP_STATUS_REG_CAL_PHASE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAL_PHASE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad0fb34ba7e6ddc09c7c17b0caf314c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0fb34ba7e6ddc09c7c17b0caf314c0c">&#9670;&nbsp;</a></span>GPREG_GP_STATUS_REG_CAL_PHASE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_GP_STATUS_REG_CAL_PHASE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CAL_PHASE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga2538dc5dbe048c46606a8cf28f19168b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2538dc5dbe048c46606a8cf28f19168b">&#9670;&nbsp;</a></span>GPREG_RESET_FREEZE_REG_FRZ_CMAC_WDOG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_RESET_FREEZE_REG_FRZ_CMAC_WDOG_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_CMAC_WDOG (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8c5006c083f1eed68b39b3ec861a2452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c5006c083f1eed68b39b3ec861a2452">&#9670;&nbsp;</a></span>GPREG_RESET_FREEZE_REG_FRZ_CMAC_WDOG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_RESET_FREEZE_REG_FRZ_CMAC_WDOG_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_CMAC_WDOG (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga4b6eb183651f5bc5879577fef7d369c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b6eb183651f5bc5879577fef7d369c7">&#9670;&nbsp;</a></span>GPREG_RESET_FREEZE_REG_FRZ_DMA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_RESET_FREEZE_REG_FRZ_DMA_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_DMA (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga920faea6e534e0ca42d6d93b9855dcb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga920faea6e534e0ca42d6d93b9855dcb8">&#9670;&nbsp;</a></span>GPREG_RESET_FREEZE_REG_FRZ_DMA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_RESET_FREEZE_REG_FRZ_DMA_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_DMA (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga61438923916e7cffc5155e1789486f13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61438923916e7cffc5155e1789486f13">&#9670;&nbsp;</a></span>GPREG_RESET_FREEZE_REG_FRZ_RESERVED_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_RESET_FREEZE_REG_FRZ_RESERVED_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_RESERVED (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6b2fe1b1f8bd013b7de70f67960ed971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b2fe1b1f8bd013b7de70f67960ed971">&#9670;&nbsp;</a></span>GPREG_RESET_FREEZE_REG_FRZ_RESERVED_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_RESET_FREEZE_REG_FRZ_RESERVED_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_RESERVED (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga9e5d5bd257e2ba2ce70eb562dd370306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e5d5bd257e2ba2ce70eb562dd370306">&#9670;&nbsp;</a></span>GPREG_RESET_FREEZE_REG_FRZ_SWTIM2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_RESET_FREEZE_REG_FRZ_SWTIM2_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_SWTIM2 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3f461af4e93d684dfebfa788fffb6241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f461af4e93d684dfebfa788fffb6241">&#9670;&nbsp;</a></span>GPREG_RESET_FREEZE_REG_FRZ_SWTIM2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_RESET_FREEZE_REG_FRZ_SWTIM2_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_SWTIM2 (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga331c634f50ac6b0ac03885644b3bf944"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga331c634f50ac6b0ac03885644b3bf944">&#9670;&nbsp;</a></span>GPREG_RESET_FREEZE_REG_FRZ_SWTIM3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_RESET_FREEZE_REG_FRZ_SWTIM3_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_SWTIM3 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6b431911830e28adb1873dc61c13288b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b431911830e28adb1873dc61c13288b">&#9670;&nbsp;</a></span>GPREG_RESET_FREEZE_REG_FRZ_SWTIM3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_RESET_FREEZE_REG_FRZ_SWTIM3_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_SWTIM3 (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga0aafb5c5af6d9971f24705cfbeac58cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0aafb5c5af6d9971f24705cfbeac58cb">&#9670;&nbsp;</a></span>GPREG_RESET_FREEZE_REG_FRZ_SWTIM4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_RESET_FREEZE_REG_FRZ_SWTIM4_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_SWTIM4 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf6ba4b3700fd573b5837ab4957c38e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6ba4b3700fd573b5837ab4957c38e1e">&#9670;&nbsp;</a></span>GPREG_RESET_FREEZE_REG_FRZ_SWTIM4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_RESET_FREEZE_REG_FRZ_SWTIM4_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_SWTIM4 (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga0bff747e7e9829a58e5288947141eea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bff747e7e9829a58e5288947141eea9">&#9670;&nbsp;</a></span>GPREG_RESET_FREEZE_REG_FRZ_SWTIM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_RESET_FREEZE_REG_FRZ_SWTIM_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_SWTIM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga24b0c8b21eb7e6f6e072e26c999f4ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24b0c8b21eb7e6f6e072e26c999f4ae3">&#9670;&nbsp;</a></span>GPREG_RESET_FREEZE_REG_FRZ_SWTIM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_RESET_FREEZE_REG_FRZ_SWTIM_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_SWTIM (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga63bd5d5a3601f4455665cf91a7440083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63bd5d5a3601f4455665cf91a7440083">&#9670;&nbsp;</a></span>GPREG_RESET_FREEZE_REG_FRZ_SYS_WDOG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_RESET_FREEZE_REG_FRZ_SYS_WDOG_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_SYS_WDOG (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga15c6f56705bef91280c41987ffc44260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15c6f56705bef91280c41987ffc44260">&#9670;&nbsp;</a></span>GPREG_RESET_FREEZE_REG_FRZ_SYS_WDOG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_RESET_FREEZE_REG_FRZ_SYS_WDOG_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_SYS_WDOG (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga4ee875b1bde12df520f761334a115d66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ee875b1bde12df520f761334a115d66">&#9670;&nbsp;</a></span>GPREG_RESET_FREEZE_REG_FRZ_WKUPTIM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_RESET_FREEZE_REG_FRZ_WKUPTIM_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_WKUPTIM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga131513bb28a2988eead65573dcc0edd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga131513bb28a2988eead65573dcc0edd7">&#9670;&nbsp;</a></span>GPREG_RESET_FREEZE_REG_FRZ_WKUPTIM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_RESET_FREEZE_REG_FRZ_WKUPTIM_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_WKUPTIM (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gab6b9af546924c5a790e308727341e73c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6b9af546924c5a790e308727341e73c">&#9670;&nbsp;</a></span>GPREG_SCPU_FCU_TAG_REG_SCPU_FCU_TAG_ALL_TRANS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SCPU_FCU_TAG_REG_SCPU_FCU_TAG_ALL_TRANS_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCPU_FCU_TAG_ALL_TRANS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gafea749e7588100dfc491e26fb8bc14ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafea749e7588100dfc491e26fb8bc14ff">&#9670;&nbsp;</a></span>GPREG_SCPU_FCU_TAG_REG_SCPU_FCU_TAG_ALL_TRANS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SCPU_FCU_TAG_REG_SCPU_FCU_TAG_ALL_TRANS_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCPU_FCU_TAG_ALL_TRANS (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gaf7b44dc3a031b5898b7262cb70a71c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7b44dc3a031b5898b7262cb70a71c84">&#9670;&nbsp;</a></span>GPREG_SCPU_FCU_TAG_REG_SCPU_FCU_TAG_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SCPU_FCU_TAG_REG_SCPU_FCU_TAG_EN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCPU_FCU_TAG_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga12f74d3b6025e1b78d04fed0255c6a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12f74d3b6025e1b78d04fed0255c6a4c">&#9670;&nbsp;</a></span>GPREG_SCPU_FCU_TAG_REG_SCPU_FCU_TAG_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SCPU_FCU_TAG_REG_SCPU_FCU_TAG_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCPU_FCU_TAG_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaba5ac93237d1d6241d0e15f1147e6494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba5ac93237d1d6241d0e15f1147e6494">&#9670;&nbsp;</a></span>GPREG_SET_FREEZE_REG_FRZ_CMAC_WDOG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SET_FREEZE_REG_FRZ_CMAC_WDOG_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_CMAC_WDOG (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2a4a2ff5bd1c538e2da915036ee61cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a4a2ff5bd1c538e2da915036ee61cbd">&#9670;&nbsp;</a></span>GPREG_SET_FREEZE_REG_FRZ_CMAC_WDOG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SET_FREEZE_REG_FRZ_CMAC_WDOG_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_CMAC_WDOG (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gab0359a2f58f23a31b7d56650c8ee4fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0359a2f58f23a31b7d56650c8ee4fd9">&#9670;&nbsp;</a></span>GPREG_SET_FREEZE_REG_FRZ_DMA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SET_FREEZE_REG_FRZ_DMA_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_DMA (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7fbd88ee1e996da1993f8865f6b697af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fbd88ee1e996da1993f8865f6b697af">&#9670;&nbsp;</a></span>GPREG_SET_FREEZE_REG_FRZ_DMA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SET_FREEZE_REG_FRZ_DMA_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_DMA (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gaa9ec15f6895e79ce21fb8d8e4c4d06ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9ec15f6895e79ce21fb8d8e4c4d06ed">&#9670;&nbsp;</a></span>GPREG_SET_FREEZE_REG_FRZ_RESERVED_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SET_FREEZE_REG_FRZ_RESERVED_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_RESERVED (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9e2af1944440aaebb47243b7a14843d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e2af1944440aaebb47243b7a14843d2">&#9670;&nbsp;</a></span>GPREG_SET_FREEZE_REG_FRZ_RESERVED_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SET_FREEZE_REG_FRZ_RESERVED_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_RESERVED (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga7c86ae4cac4d40ab2898b4550c3e55c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c86ae4cac4d40ab2898b4550c3e55c5">&#9670;&nbsp;</a></span>GPREG_SET_FREEZE_REG_FRZ_SWTIM2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SET_FREEZE_REG_FRZ_SWTIM2_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_SWTIM2 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gadbf7430c064b2f1e42c39d1c5b65a41a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbf7430c064b2f1e42c39d1c5b65a41a">&#9670;&nbsp;</a></span>GPREG_SET_FREEZE_REG_FRZ_SWTIM2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SET_FREEZE_REG_FRZ_SWTIM2_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_SWTIM2 (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga7ec8acbf7be83d97cab6745d39334732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ec8acbf7be83d97cab6745d39334732">&#9670;&nbsp;</a></span>GPREG_SET_FREEZE_REG_FRZ_SWTIM3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SET_FREEZE_REG_FRZ_SWTIM3_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_SWTIM3 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8f6a7df22718208d389365e3877f8955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f6a7df22718208d389365e3877f8955">&#9670;&nbsp;</a></span>GPREG_SET_FREEZE_REG_FRZ_SWTIM3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SET_FREEZE_REG_FRZ_SWTIM3_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_SWTIM3 (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga4c414aba317cbef74250dda1e6398a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c414aba317cbef74250dda1e6398a76">&#9670;&nbsp;</a></span>GPREG_SET_FREEZE_REG_FRZ_SWTIM4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SET_FREEZE_REG_FRZ_SWTIM4_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_SWTIM4 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga940d98dff78b348888c6a8eb23674eae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga940d98dff78b348888c6a8eb23674eae">&#9670;&nbsp;</a></span>GPREG_SET_FREEZE_REG_FRZ_SWTIM4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SET_FREEZE_REG_FRZ_SWTIM4_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_SWTIM4 (Bit 9) <br  />
 </p>

</div>
</div>
<a id="gaa127bf4c1208ce6129047fff66693e59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa127bf4c1208ce6129047fff66693e59">&#9670;&nbsp;</a></span>GPREG_SET_FREEZE_REG_FRZ_SWTIM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SET_FREEZE_REG_FRZ_SWTIM_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_SWTIM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad38fafad73fbeb537001cabca3747316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad38fafad73fbeb537001cabca3747316">&#9670;&nbsp;</a></span>GPREG_SET_FREEZE_REG_FRZ_SWTIM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SET_FREEZE_REG_FRZ_SWTIM_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_SWTIM (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga1ccacf00ab35502083abca0218072163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ccacf00ab35502083abca0218072163">&#9670;&nbsp;</a></span>GPREG_SET_FREEZE_REG_FRZ_SYS_WDOG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SET_FREEZE_REG_FRZ_SYS_WDOG_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_SYS_WDOG (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga420be98133488dfdd828d6319815fb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga420be98133488dfdd828d6319815fb79">&#9670;&nbsp;</a></span>GPREG_SET_FREEZE_REG_FRZ_SYS_WDOG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SET_FREEZE_REG_FRZ_SYS_WDOG_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_SYS_WDOG (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga438d9063ed8f307597e1fd4256cfcae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga438d9063ed8f307597e1fd4256cfcae6">&#9670;&nbsp;</a></span>GPREG_SET_FREEZE_REG_FRZ_WKUPTIM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SET_FREEZE_REG_FRZ_WKUPTIM_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_WKUPTIM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga52ff6a9ad0c33d20e77719c392cc6fdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52ff6a9ad0c33d20e77719c392cc6fdf">&#9670;&nbsp;</a></span>GPREG_SET_FREEZE_REG_FRZ_WKUPTIM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPREG_SET_FREEZE_REG_FRZ_WKUPTIM_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FRZ_WKUPTIM (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga944b3791ba4c4429cff242588feb9304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga944b3791ba4c4429cff242588feb9304">&#9670;&nbsp;</a></span>I2C_I2C_ACK_GENERAL_CALL_REG_ACK_GEN_CALL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_ACK_GENERAL_CALL_REG_ACK_GEN_CALL_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACK_GEN_CALL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8ade1db96fb8a0818580ca4ed500d8b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ade1db96fb8a0818580ca4ed500d8b4">&#9670;&nbsp;</a></span>I2C_I2C_ACK_GENERAL_CALL_REG_ACK_GEN_CALL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_ACK_GENERAL_CALL_REG_ACK_GEN_CALL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACK_GEN_CALL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga838a81b0a08b320fdcc7f5b8aab65a2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga838a81b0a08b320fdcc7f5b8aab65a2a">&#9670;&nbsp;</a></span>I2C_I2C_CLR_ACTIVITY_REG_CLR_ACTIVITY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_ACTIVITY_REG_CLR_ACTIVITY_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_ACTIVITY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaebb7e7fb88442deee639dee71e44a842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebb7e7fb88442deee639dee71e44a842">&#9670;&nbsp;</a></span>I2C_I2C_CLR_ACTIVITY_REG_CLR_ACTIVITY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_ACTIVITY_REG_CLR_ACTIVITY_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_ACTIVITY (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga72eba21056cc358b11fcd240b52e588d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72eba21056cc358b11fcd240b52e588d">&#9670;&nbsp;</a></span>I2C_I2C_CLR_GEN_CALL_REG_CLR_GEN_CALL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_GEN_CALL_REG_CLR_GEN_CALL_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_GEN_CALL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac9169380f9bf43c8c72c1b9b1953ca93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9169380f9bf43c8c72c1b9b1953ca93">&#9670;&nbsp;</a></span>I2C_I2C_CLR_GEN_CALL_REG_CLR_GEN_CALL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_GEN_CALL_REG_CLR_GEN_CALL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_GEN_CALL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga73d5bbdebd3ffbdfed8d98f560550572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73d5bbdebd3ffbdfed8d98f560550572">&#9670;&nbsp;</a></span>I2C_I2C_CLR_INTR_REG_CLR_INTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_INTR_REG_CLR_INTR_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_INTR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga21351e396d101fb4e9f0f8cee1b7f350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21351e396d101fb4e9f0f8cee1b7f350">&#9670;&nbsp;</a></span>I2C_I2C_CLR_INTR_REG_CLR_INTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_INTR_REG_CLR_INTR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_INTR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga67f226081266417ef68425b046b78e0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67f226081266417ef68425b046b78e0f">&#9670;&nbsp;</a></span>I2C_I2C_CLR_RD_REQ_REG_CLR_RD_REQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_RD_REQ_REG_CLR_RD_REQ_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_RD_REQ (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9669ea85544320e2fc652e6b63f0718a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9669ea85544320e2fc652e6b63f0718a">&#9670;&nbsp;</a></span>I2C_I2C_CLR_RD_REQ_REG_CLR_RD_REQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_RD_REQ_REG_CLR_RD_REQ_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_RD_REQ (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga97f2dee359a1b69cee45b6b18c8a4d8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97f2dee359a1b69cee45b6b18c8a4d8c">&#9670;&nbsp;</a></span>I2C_I2C_CLR_RX_DONE_REG_CLR_RX_DONE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_RX_DONE_REG_CLR_RX_DONE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_RX_DONE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf515b9db36db945776aaf8aac7456abd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf515b9db36db945776aaf8aac7456abd">&#9670;&nbsp;</a></span>I2C_I2C_CLR_RX_DONE_REG_CLR_RX_DONE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_RX_DONE_REG_CLR_RX_DONE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_RX_DONE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf85a58d0647641f7f4aec179101fa7b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf85a58d0647641f7f4aec179101fa7b1">&#9670;&nbsp;</a></span>I2C_I2C_CLR_RX_OVER_REG_CLR_RX_OVER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_RX_OVER_REG_CLR_RX_OVER_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_RX_OVER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9c328e5d63f33c907d13d655f834789f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c328e5d63f33c907d13d655f834789f">&#9670;&nbsp;</a></span>I2C_I2C_CLR_RX_OVER_REG_CLR_RX_OVER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_RX_OVER_REG_CLR_RX_OVER_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_RX_OVER (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga37810757539e4b01e4abe4519f3e49f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37810757539e4b01e4abe4519f3e49f9">&#9670;&nbsp;</a></span>I2C_I2C_CLR_RX_UNDER_REG_CLR_RX_UNDER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_RX_UNDER_REG_CLR_RX_UNDER_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_RX_UNDER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5191a647651a91ecccdf7121c317ed64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5191a647651a91ecccdf7121c317ed64">&#9670;&nbsp;</a></span>I2C_I2C_CLR_RX_UNDER_REG_CLR_RX_UNDER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_RX_UNDER_REG_CLR_RX_UNDER_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_RX_UNDER (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga35089fe014f7dd162354870c132fedd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35089fe014f7dd162354870c132fedd3">&#9670;&nbsp;</a></span>I2C_I2C_CLR_START_DET_REG_CLR_START_DET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_START_DET_REG_CLR_START_DET_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_START_DET (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaef88360724e5506bae6ae8a353cc33e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef88360724e5506bae6ae8a353cc33e2">&#9670;&nbsp;</a></span>I2C_I2C_CLR_START_DET_REG_CLR_START_DET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_START_DET_REG_CLR_START_DET_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_START_DET (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf6b7488871a197a3f7a563b6a58f8647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6b7488871a197a3f7a563b6a58f8647">&#9670;&nbsp;</a></span>I2C_I2C_CLR_STOP_DET_REG_CLR_STOP_DET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_STOP_DET_REG_CLR_STOP_DET_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_STOP_DET (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae60dbebaa7d4bbb2ec69845e23c1d046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae60dbebaa7d4bbb2ec69845e23c1d046">&#9670;&nbsp;</a></span>I2C_I2C_CLR_STOP_DET_REG_CLR_STOP_DET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_STOP_DET_REG_CLR_STOP_DET_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_STOP_DET (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga01ceb517083abcea07d12994b8580ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01ceb517083abcea07d12994b8580ebd">&#9670;&nbsp;</a></span>I2C_I2C_CLR_TX_ABRT_REG_CLR_TX_ABRT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_TX_ABRT_REG_CLR_TX_ABRT_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_TX_ABRT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6143cf9c8a20b9a7ef2a31512d3417e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6143cf9c8a20b9a7ef2a31512d3417e7">&#9670;&nbsp;</a></span>I2C_I2C_CLR_TX_ABRT_REG_CLR_TX_ABRT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_TX_ABRT_REG_CLR_TX_ABRT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_TX_ABRT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gae22ebffe1ed2b490b30e4b803e0455eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae22ebffe1ed2b490b30e4b803e0455eb">&#9670;&nbsp;</a></span>I2C_I2C_CLR_TX_OVER_REG_CLR_TX_OVER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_TX_OVER_REG_CLR_TX_OVER_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_TX_OVER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gadf7bab0637992cae3811803e8bb946c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf7bab0637992cae3811803e8bb946c5">&#9670;&nbsp;</a></span>I2C_I2C_CLR_TX_OVER_REG_CLR_TX_OVER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CLR_TX_OVER_REG_CLR_TX_OVER_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLR_TX_OVER (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gabca262b23e45d60a274d7e166ffd792f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabca262b23e45d60a274d7e166ffd792f">&#9670;&nbsp;</a></span>I2C_I2C_CON_REG_I2C_10BITADDR_MASTER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CON_REG_I2C_10BITADDR_MASTER_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_10BITADDR_MASTER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga08fe23db8d804849ec098908704fbdb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08fe23db8d804849ec098908704fbdb3">&#9670;&nbsp;</a></span>I2C_I2C_CON_REG_I2C_10BITADDR_MASTER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CON_REG_I2C_10BITADDR_MASTER_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_10BITADDR_MASTER (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga4cf02c6b8a39ed4cc3a620275af1addd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cf02c6b8a39ed4cc3a620275af1addd">&#9670;&nbsp;</a></span>I2C_I2C_CON_REG_I2C_10BITADDR_SLAVE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CON_REG_I2C_10BITADDR_SLAVE_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_10BITADDR_SLAVE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga12504c9730e8b29da3b80dacae077fdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12504c9730e8b29da3b80dacae077fdd">&#9670;&nbsp;</a></span>I2C_I2C_CON_REG_I2C_10BITADDR_SLAVE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CON_REG_I2C_10BITADDR_SLAVE_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_10BITADDR_SLAVE (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga20f8130865b797c2e623aacf23f58768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20f8130865b797c2e623aacf23f58768">&#9670;&nbsp;</a></span>I2C_I2C_CON_REG_I2C_MASTER_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CON_REG_I2C_MASTER_MODE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_MASTER_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7024d7f7f18fa32a3f1064183a982087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7024d7f7f18fa32a3f1064183a982087">&#9670;&nbsp;</a></span>I2C_I2C_CON_REG_I2C_MASTER_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CON_REG_I2C_MASTER_MODE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_MASTER_MODE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga11e67bc013d7660a37556effe92f36ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11e67bc013d7660a37556effe92f36ca">&#9670;&nbsp;</a></span>I2C_I2C_CON_REG_I2C_RESTART_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CON_REG_I2C_RESTART_EN_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_RESTART_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga62e116a0a9cbab8cd9af8e65672d4711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62e116a0a9cbab8cd9af8e65672d4711">&#9670;&nbsp;</a></span>I2C_I2C_CON_REG_I2C_RESTART_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CON_REG_I2C_RESTART_EN_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_RESTART_EN (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gad4d7ff9a12824c9b39e9b75f5433ab2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4d7ff9a12824c9b39e9b75f5433ab2a">&#9670;&nbsp;</a></span>I2C_I2C_CON_REG_I2C_RX_FIFO_FULL_HLD_CTRL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CON_REG_I2C_RX_FIFO_FULL_HLD_CTRL_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_RX_FIFO_FULL_HLD_CTRL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga44e84606553859c4dd58c626bcadaaff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44e84606553859c4dd58c626bcadaaff">&#9670;&nbsp;</a></span>I2C_I2C_CON_REG_I2C_RX_FIFO_FULL_HLD_CTRL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CON_REG_I2C_RX_FIFO_FULL_HLD_CTRL_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_RX_FIFO_FULL_HLD_CTRL (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga0ec99128dbb6eb368f511374b2da2058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ec99128dbb6eb368f511374b2da2058">&#9670;&nbsp;</a></span>I2C_I2C_CON_REG_I2C_SLAVE_DISABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CON_REG_I2C_SLAVE_DISABLE_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_SLAVE_DISABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga53fad20eca8786dff567606423ef1a9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53fad20eca8786dff567606423ef1a9b">&#9670;&nbsp;</a></span>I2C_I2C_CON_REG_I2C_SLAVE_DISABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CON_REG_I2C_SLAVE_DISABLE_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_SLAVE_DISABLE (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gaa967b28d808fc6d45404e443e06525c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa967b28d808fc6d45404e443e06525c0">&#9670;&nbsp;</a></span>I2C_I2C_CON_REG_I2C_SPEED_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CON_REG_I2C_SPEED_Msk&#160;&#160;&#160;(0x6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_SPEED (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga03e151b8e7e9dd127ecb124ea078f24b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03e151b8e7e9dd127ecb124ea078f24b">&#9670;&nbsp;</a></span>I2C_I2C_CON_REG_I2C_SPEED_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CON_REG_I2C_SPEED_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_SPEED (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gae00570190e6c1278e1a8c2305308f467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae00570190e6c1278e1a8c2305308f467">&#9670;&nbsp;</a></span>I2C_I2C_CON_REG_I2C_STOP_DET_IF_MASTER_ACTIVE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CON_REG_I2C_STOP_DET_IF_MASTER_ACTIVE_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_STOP_DET_IF_MASTER_ACTIVE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa61c6f5f70b7d55b83298a9246c4dc58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa61c6f5f70b7d55b83298a9246c4dc58">&#9670;&nbsp;</a></span>I2C_I2C_CON_REG_I2C_STOP_DET_IF_MASTER_ACTIVE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CON_REG_I2C_STOP_DET_IF_MASTER_ACTIVE_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_STOP_DET_IF_MASTER_ACTIVE (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga9c721672ac7862f0f8ca0955beda4ee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c721672ac7862f0f8ca0955beda4ee5">&#9670;&nbsp;</a></span>I2C_I2C_CON_REG_I2C_STOP_DET_IFADDRESSED_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CON_REG_I2C_STOP_DET_IFADDRESSED_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_STOP_DET_IFADDRESSED (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf5a00daa060d473b74429c784e935ae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5a00daa060d473b74429c784e935ae5">&#9670;&nbsp;</a></span>I2C_I2C_CON_REG_I2C_STOP_DET_IFADDRESSED_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CON_REG_I2C_STOP_DET_IFADDRESSED_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_STOP_DET_IFADDRESSED (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga10391b69afba900fc6beb13b814126ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10391b69afba900fc6beb13b814126ce">&#9670;&nbsp;</a></span>I2C_I2C_CON_REG_I2C_TX_EMPTY_CTRL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CON_REG_I2C_TX_EMPTY_CTRL_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_TX_EMPTY_CTRL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab80467a7813476c35eae896ba9446287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab80467a7813476c35eae896ba9446287">&#9670;&nbsp;</a></span>I2C_I2C_CON_REG_I2C_TX_EMPTY_CTRL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_CON_REG_I2C_TX_EMPTY_CTRL_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_TX_EMPTY_CTRL (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gaa3e5a97621b3c70fdbb7aa19b91bf8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3e5a97621b3c70fdbb7aa19b91bf8dc">&#9670;&nbsp;</a></span>I2C_I2C_DATA_CMD_REG_I2C_CMD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_DATA_CMD_REG_I2C_CMD_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_CMD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae8cb579579929a0d2a9769bee5b97685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8cb579579929a0d2a9769bee5b97685">&#9670;&nbsp;</a></span>I2C_I2C_DATA_CMD_REG_I2C_CMD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_DATA_CMD_REG_I2C_CMD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_CMD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga0c56ed006804aefe5f1a090b2bfb66c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c56ed006804aefe5f1a090b2bfb66c1">&#9670;&nbsp;</a></span>I2C_I2C_DATA_CMD_REG_I2C_DAT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_DATA_CMD_REG_I2C_DAT_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_DAT (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga7b01fe29402d1057e82ac3304054fc5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b01fe29402d1057e82ac3304054fc5d">&#9670;&nbsp;</a></span>I2C_I2C_DATA_CMD_REG_I2C_DAT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_DATA_CMD_REG_I2C_DAT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_DAT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gad6e3e7b7e9daf297d5337256bfdac331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6e3e7b7e9daf297d5337256bfdac331">&#9670;&nbsp;</a></span>I2C_I2C_DATA_CMD_REG_I2C_RESTART_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_DATA_CMD_REG_I2C_RESTART_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_RESTART (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae790e92e75b8dff3369cd31b30f618dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae790e92e75b8dff3369cd31b30f618dc">&#9670;&nbsp;</a></span>I2C_I2C_DATA_CMD_REG_I2C_RESTART_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_DATA_CMD_REG_I2C_RESTART_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_RESTART (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga83617a3d95272743cf6b553f36f031e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83617a3d95272743cf6b553f36f031e2">&#9670;&nbsp;</a></span>I2C_I2C_DATA_CMD_REG_I2C_STOP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_DATA_CMD_REG_I2C_STOP_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_STOP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gade2a109248d6a16e43c57df3a3bba7e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade2a109248d6a16e43c57df3a3bba7e6">&#9670;&nbsp;</a></span>I2C_I2C_DATA_CMD_REG_I2C_STOP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_DATA_CMD_REG_I2C_STOP_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_STOP (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga765703f93f180574de635a23e058fede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga765703f93f180574de635a23e058fede">&#9670;&nbsp;</a></span>I2C_I2C_DMA_CR_REG_RDMAE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_DMA_CR_REG_RDMAE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RDMAE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6b794f93f08b5b68e645cc96743d9cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b794f93f08b5b68e645cc96743d9cb3">&#9670;&nbsp;</a></span>I2C_I2C_DMA_CR_REG_RDMAE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_DMA_CR_REG_RDMAE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RDMAE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga9b87a4acc0eb92dce45150006a175706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b87a4acc0eb92dce45150006a175706">&#9670;&nbsp;</a></span>I2C_I2C_DMA_CR_REG_TDMAE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_DMA_CR_REG_TDMAE_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TDMAE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac2898af2038c5b52138e0f4b48455899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2898af2038c5b52138e0f4b48455899">&#9670;&nbsp;</a></span>I2C_I2C_DMA_CR_REG_TDMAE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_DMA_CR_REG_TDMAE_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TDMAE (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga50039f2c420375d36d6b59ef7034718e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50039f2c420375d36d6b59ef7034718e">&#9670;&nbsp;</a></span>I2C_I2C_DMA_RDLR_REG_DMARDL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_DMA_RDLR_REG_DMARDL_Msk&#160;&#160;&#160;(0x1fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMARDL (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga0e05ea5ac13283d9f89e19f46700e2ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e05ea5ac13283d9f89e19f46700e2ba">&#9670;&nbsp;</a></span>I2C_I2C_DMA_RDLR_REG_DMARDL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_DMA_RDLR_REG_DMARDL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMARDL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gad04254c00e85b72e903057be9eed231f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad04254c00e85b72e903057be9eed231f">&#9670;&nbsp;</a></span>I2C_I2C_DMA_TDLR_REG_DMATDL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_DMA_TDLR_REG_DMATDL_Msk&#160;&#160;&#160;(0x1fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMATDL (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="gac88bbe9f8dc2a32c9c9a0204257034aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac88bbe9f8dc2a32c9c9a0204257034aa">&#9670;&nbsp;</a></span>I2C_I2C_DMA_TDLR_REG_DMATDL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_DMA_TDLR_REG_DMATDL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMATDL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga63e1677064af562d4d360ef6d5f44259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63e1677064af562d4d360ef6d5f44259">&#9670;&nbsp;</a></span>I2C_I2C_ENABLE_REG_I2C_ABORT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_ENABLE_REG_I2C_ABORT_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_ABORT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga171f017ee0660d8cadb1ac20f16033cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga171f017ee0660d8cadb1ac20f16033cf">&#9670;&nbsp;</a></span>I2C_I2C_ENABLE_REG_I2C_ABORT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_ENABLE_REG_I2C_ABORT_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_ABORT (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga7d2f376eacb6a8755601c4906b233099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d2f376eacb6a8755601c4906b233099">&#9670;&nbsp;</a></span>I2C_I2C_ENABLE_REG_I2C_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_ENABLE_REG_I2C_EN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gade45b91c049b5f76140b552e927e39b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade45b91c049b5f76140b552e927e39b0">&#9670;&nbsp;</a></span>I2C_I2C_ENABLE_REG_I2C_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_ENABLE_REG_I2C_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga9363150ab719250d47ddb6ed0d073a1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9363150ab719250d47ddb6ed0d073a1d">&#9670;&nbsp;</a></span>I2C_I2C_ENABLE_REG_I2C_TX_CMD_BLOCK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_ENABLE_REG_I2C_TX_CMD_BLOCK_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_TX_CMD_BLOCK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaed82ac6dc5acfe03374f6918b2c11f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed82ac6dc5acfe03374f6918b2c11f5c">&#9670;&nbsp;</a></span>I2C_I2C_ENABLE_REG_I2C_TX_CMD_BLOCK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_ENABLE_REG_I2C_TX_CMD_BLOCK_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_TX_CMD_BLOCK (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gadc3eadc0e1b37c5a50d3ae4c40f615aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc3eadc0e1b37c5a50d3ae4c40f615aa">&#9670;&nbsp;</a></span>I2C_I2C_ENABLE_STATUS_REG_IC_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_ENABLE_STATUS_REG_IC_EN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga50fc5d8da8d7cd05c85d079f6d8afee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50fc5d8da8d7cd05c85d079f6d8afee3">&#9670;&nbsp;</a></span>I2C_I2C_ENABLE_STATUS_REG_IC_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_ENABLE_STATUS_REG_IC_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga2ccae24d7dae194ca12dc4c4494d8bd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ccae24d7dae194ca12dc4c4494d8bd1">&#9670;&nbsp;</a></span>I2C_I2C_ENABLE_STATUS_REG_SLV_DISABLED_WHILE_BUSY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_ENABLE_STATUS_REG_SLV_DISABLED_WHILE_BUSY_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SLV_DISABLED_WHILE_BUSY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga01746b955531ad12f8a8aa1af31ce336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01746b955531ad12f8a8aa1af31ce336">&#9670;&nbsp;</a></span>I2C_I2C_ENABLE_STATUS_REG_SLV_DISABLED_WHILE_BUSY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_ENABLE_STATUS_REG_SLV_DISABLED_WHILE_BUSY_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SLV_DISABLED_WHILE_BUSY (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga9ecf8c165e7937615a5b2ab83377540b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ecf8c165e7937615a5b2ab83377540b">&#9670;&nbsp;</a></span>I2C_I2C_ENABLE_STATUS_REG_SLV_RX_DATA_LOST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_ENABLE_STATUS_REG_SLV_RX_DATA_LOST_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SLV_RX_DATA_LOST (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2836308d04cccbb8b6ea50fa5ed9e8bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2836308d04cccbb8b6ea50fa5ed9e8bc">&#9670;&nbsp;</a></span>I2C_I2C_ENABLE_STATUS_REG_SLV_RX_DATA_LOST_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_ENABLE_STATUS_REG_SLV_RX_DATA_LOST_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SLV_RX_DATA_LOST (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gac43bb828dbff65f6ff30fdb241841e01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac43bb828dbff65f6ff30fdb241841e01">&#9670;&nbsp;</a></span>I2C_I2C_FS_SCL_HCNT_REG_IC_FS_SCL_HCNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_FS_SCL_HCNT_REG_IC_FS_SCL_HCNT_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC_FS_SCL_HCNT (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gacbc3ca79c757918acd9aeb2950aa0fde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbc3ca79c757918acd9aeb2950aa0fde">&#9670;&nbsp;</a></span>I2C_I2C_FS_SCL_HCNT_REG_IC_FS_SCL_HCNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_FS_SCL_HCNT_REG_IC_FS_SCL_HCNT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC_FS_SCL_HCNT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga31cfe8491b8bf5b0da050dcdfd376e65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31cfe8491b8bf5b0da050dcdfd376e65">&#9670;&nbsp;</a></span>I2C_I2C_FS_SCL_LCNT_REG_IC_FS_SCL_LCNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_FS_SCL_LCNT_REG_IC_FS_SCL_LCNT_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC_FS_SCL_LCNT (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga92fa50f547a2f01c62609dcc938d3489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92fa50f547a2f01c62609dcc938d3489">&#9670;&nbsp;</a></span>I2C_I2C_FS_SCL_LCNT_REG_IC_FS_SCL_LCNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_FS_SCL_LCNT_REG_IC_FS_SCL_LCNT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC_FS_SCL_LCNT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga2f7fcbb46277b2c632b022a1ff0bd7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f7fcbb46277b2c632b022a1ff0bd7ed">&#9670;&nbsp;</a></span>I2C_I2C_HS_MADDR_REG_I2C_IC_HS_MAR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_HS_MADDR_REG_I2C_IC_HS_MAR_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_IC_HS_MAR (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gacc3ae189dc0deb08f4bdffa757cd0db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc3ae189dc0deb08f4bdffa757cd0db0">&#9670;&nbsp;</a></span>I2C_I2C_HS_MADDR_REG_I2C_IC_HS_MAR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_HS_MADDR_REG_I2C_IC_HS_MAR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_IC_HS_MAR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga279bb5266ceb53397ee790b57a2d6046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga279bb5266ceb53397ee790b57a2d6046">&#9670;&nbsp;</a></span>I2C_I2C_HS_SCL_HCNT_REG_IC_HS_SCL_HCNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_HS_SCL_HCNT_REG_IC_HS_SCL_HCNT_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC_HS_SCL_HCNT (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga5ebedd06ca8cfc23bd16c54da3591455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ebedd06ca8cfc23bd16c54da3591455">&#9670;&nbsp;</a></span>I2C_I2C_HS_SCL_HCNT_REG_IC_HS_SCL_HCNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_HS_SCL_HCNT_REG_IC_HS_SCL_HCNT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC_HS_SCL_HCNT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gae203c90b632b3410babc66136234c240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae203c90b632b3410babc66136234c240">&#9670;&nbsp;</a></span>I2C_I2C_HS_SCL_LCNT_REG_IC_HS_SCL_LCNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_HS_SCL_LCNT_REG_IC_HS_SCL_LCNT_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC_HS_SCL_LCNT (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga59f1a19943c9fa0a2782204f56e6468c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59f1a19943c9fa0a2782204f56e6468c">&#9670;&nbsp;</a></span>I2C_I2C_HS_SCL_LCNT_REG_IC_HS_SCL_LCNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_HS_SCL_LCNT_REG_IC_HS_SCL_LCNT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC_HS_SCL_LCNT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga71c46bc94523f9f3d7461263c368cfc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71c46bc94523f9f3d7461263c368cfc0">&#9670;&nbsp;</a></span>I2C_I2C_IC_FS_SPKLEN_REG_I2C_FS_SPKLEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_IC_FS_SPKLEN_REG_I2C_FS_SPKLEN_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_FS_SPKLEN (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga4ca4bac7b0636d358ba3a98fb8efeae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ca4bac7b0636d358ba3a98fb8efeae9">&#9670;&nbsp;</a></span>I2C_I2C_IC_FS_SPKLEN_REG_I2C_FS_SPKLEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_IC_FS_SPKLEN_REG_I2C_FS_SPKLEN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_FS_SPKLEN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac144deabfe15f51d5bb527fcf0c40b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac144deabfe15f51d5bb527fcf0c40b5f">&#9670;&nbsp;</a></span>I2C_I2C_IC_HS_SPKLEN_REG_I2C_HS_SPKLEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_IC_HS_SPKLEN_REG_I2C_HS_SPKLEN_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_HS_SPKLEN (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gae68cdfc6aad2594f1818aca3ef62a967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae68cdfc6aad2594f1818aca3ef62a967">&#9670;&nbsp;</a></span>I2C_I2C_IC_HS_SPKLEN_REG_I2C_HS_SPKLEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_IC_HS_SPKLEN_REG_I2C_HS_SPKLEN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_HS_SPKLEN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga5a3510f8c5b335e92bca822dc637f0dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a3510f8c5b335e92bca822dc637f0dc">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_ACTIVITY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_ACTIVITY_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_ACTIVITY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8b5cbdbc554cbee1143a03709ea76831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b5cbdbc554cbee1143a03709ea76831">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_ACTIVITY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_ACTIVITY_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_ACTIVITY (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga1d4f39045907d653bfed787ef1edf8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d4f39045907d653bfed787ef1edf8a5">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_GEN_CALL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_GEN_CALL_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_GEN_CALL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gabe29c188a53bb8f4757d38c26ff0dde4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe29c188a53bb8f4757d38c26ff0dde4">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_GEN_CALL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_GEN_CALL_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_GEN_CALL (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga514b722c148e18b11a499b05b8dd9c3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga514b722c148e18b11a499b05b8dd9c3f">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_MASTER_ON_HOLD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_MASTER_ON_HOLD_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_MASTER_ON_HOLD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga86e6587d369ba4f83298d76855c9b813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86e6587d369ba4f83298d76855c9b813">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_MASTER_ON_HOLD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_MASTER_ON_HOLD_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_MASTER_ON_HOLD (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga516e06044d52819328e8f196bf0788db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga516e06044d52819328e8f196bf0788db">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_RD_REQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_RD_REQ_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_RD_REQ (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa048bf3ab277e69e8f9764212a52b211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa048bf3ab277e69e8f9764212a52b211">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_RD_REQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_RD_REQ_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_RD_REQ (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga3d6de3a51c66bccc6a2bc85256b20ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d6de3a51c66bccc6a2bc85256b20ad2">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_RESTART_DET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_RESTART_DET_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_RESTART_DET (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8e6f222b5819b50f4954b4a30bd160e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e6f222b5819b50f4954b4a30bd160e7">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_RESTART_DET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_RESTART_DET_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_RESTART_DET (Bit 12) <br  />
 </p>

</div>
</div>
<a id="gab21921387ef73ea0b6b7a0c71a962484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab21921387ef73ea0b6b7a0c71a962484">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_RX_DONE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_RX_DONE_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_RX_DONE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga821e2c977d60a2379be22aae307bb89c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga821e2c977d60a2379be22aae307bb89c">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_RX_DONE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_RX_DONE_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_RX_DONE (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gacb2e1a7e9a6ddd3b097944bec2d94d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb2e1a7e9a6ddd3b097944bec2d94d67">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_RX_FULL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_RX_FULL_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_RX_FULL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1c4ba6630aae88718ad56f654306287d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c4ba6630aae88718ad56f654306287d">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_RX_FULL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_RX_FULL_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_RX_FULL (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gaea7fec11f0f901e9299972719a417a57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea7fec11f0f901e9299972719a417a57">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_RX_OVER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_RX_OVER_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_RX_OVER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae4d1d18a230be90262cc26867f7c93fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4d1d18a230be90262cc26867f7c93fe">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_RX_OVER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_RX_OVER_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_RX_OVER (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gabc15d7c21f5e72c0dee9363f4b47af50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc15d7c21f5e72c0dee9363f4b47af50">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_RX_UNDER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_RX_UNDER_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_RX_UNDER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga47b9ee84acf2b2761244e180a440f592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47b9ee84acf2b2761244e180a440f592">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_RX_UNDER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_RX_UNDER_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_RX_UNDER (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gae017ce10d2c6cfc9e2b754bbadce4725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae017ce10d2c6cfc9e2b754bbadce4725">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_SCL_STUCK_AT_LOW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_SCL_STUCK_AT_LOW_Msk&#160;&#160;&#160;(0x4000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_SCL_STUCK_AT_LOW (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae4974d73d09700f2e72cc5172462af70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4974d73d09700f2e72cc5172462af70">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_SCL_STUCK_AT_LOW_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_SCL_STUCK_AT_LOW_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_SCL_STUCK_AT_LOW (Bit 14) <br  />
 </p>

</div>
</div>
<a id="ga5486d50a58a5a78d1668114abef97151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5486d50a58a5a78d1668114abef97151">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_START_DET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_START_DET_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_START_DET (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6bb8c7400da22070da3b67c7366b01d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bb8c7400da22070da3b67c7366b01d6">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_START_DET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_START_DET_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_START_DET (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gaa488d8e22964444ab5bd12a3bebe4b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa488d8e22964444ab5bd12a3bebe4b31">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_STOP_DET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_STOP_DET_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_STOP_DET (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga304e035b5279a5838f08cc3a68d06861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga304e035b5279a5838f08cc3a68d06861">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_STOP_DET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_STOP_DET_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_STOP_DET (Bit 9) <br  />
 </p>

</div>
</div>
<a id="gafdb829ff032a2765a1823fbc12a6ba23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdb829ff032a2765a1823fbc12a6ba23">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_TX_ABRT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_TX_ABRT_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_TX_ABRT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3156c0ab821b074c5272993c97c25231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3156c0ab821b074c5272993c97c25231">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_TX_ABRT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_TX_ABRT_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_TX_ABRT (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gaba33856d46083ba94dcc564836bfe29e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba33856d46083ba94dcc564836bfe29e">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_TX_EMPTY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_TX_EMPTY_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_TX_EMPTY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2c4f2459ccf98388e24485c7aa9b3488"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c4f2459ccf98388e24485c7aa9b3488">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_TX_EMPTY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_TX_EMPTY_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_TX_EMPTY (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga5e16fc06e91f850d71a2111875616a6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e16fc06e91f850d71a2111875616a6a">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_TX_OVER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_TX_OVER_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_TX_OVER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac425793ec4880fd82ee4aaf21f886418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac425793ec4880fd82ee4aaf21f886418">&#9670;&nbsp;</a></span>I2C_I2C_INTR_MASK_REG_M_TX_OVER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_MASK_REG_M_TX_OVER_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M_TX_OVER (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga01df4815347248d253b1886c676bd438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01df4815347248d253b1886c676bd438">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_ACTIVITY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_ACTIVITY_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_ACTIVITY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga384f213f30a492f830d280c1bd19dedb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga384f213f30a492f830d280c1bd19dedb">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_ACTIVITY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_ACTIVITY_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_ACTIVITY (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga266ea8ef44df53f0be5c9685e0359284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga266ea8ef44df53f0be5c9685e0359284">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_GEN_CALL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_GEN_CALL_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_GEN_CALL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga21b029f112b87091a28b7bafecdbd4c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21b029f112b87091a28b7bafecdbd4c5">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_GEN_CALL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_GEN_CALL_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_GEN_CALL (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga4c267b8fae39b2c0437fae64e391c6e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c267b8fae39b2c0437fae64e391c6e7">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_MASTER_ON_HOLD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_MASTER_ON_HOLD_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_MASTER_ON_HOLD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf3bd249d821de3035515788bf1caada6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3bd249d821de3035515788bf1caada6">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_MASTER_ON_HOLD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_MASTER_ON_HOLD_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_MASTER_ON_HOLD (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga80a63cb12d891f2c241d5eb46a9d063d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80a63cb12d891f2c241d5eb46a9d063d">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_RD_REQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_RD_REQ_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_RD_REQ (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4c3c9f1f36eb5a8488c7685b58bc9b68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c3c9f1f36eb5a8488c7685b58bc9b68">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_RD_REQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_RD_REQ_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_RD_REQ (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gaadd888a83953a8273bd007d43e55a9aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadd888a83953a8273bd007d43e55a9aa">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_RESTART_DET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_RESTART_DET_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_RESTART_DET (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga918ee3eb67ebf30c28a806bc8feda9a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga918ee3eb67ebf30c28a806bc8feda9a8">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_RESTART_DET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_RESTART_DET_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_RESTART_DET (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga91110fc05801d5d991a0dbec1c27306f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91110fc05801d5d991a0dbec1c27306f">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_RX_DONE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_RX_DONE_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_RX_DONE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae08eefacd811c455835a174b7210c1f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae08eefacd811c455835a174b7210c1f1">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_RX_DONE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_RX_DONE_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_RX_DONE (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gadb8f238f2deaf5f18836df8d282e57e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb8f238f2deaf5f18836df8d282e57e9">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_RX_FULL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_RX_FULL_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_RX_FULL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga73a368c455ce1dbce0475a70b2d24ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73a368c455ce1dbce0475a70b2d24ec1">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_RX_FULL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_RX_FULL_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_RX_FULL (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga2a505ab6b62795dee930fc466502ab47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a505ab6b62795dee930fc466502ab47">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_RX_OVER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_RX_OVER_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_RX_OVER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga99b96c46b74c55b309fe05de0f14acdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99b96c46b74c55b309fe05de0f14acdc">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_RX_OVER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_RX_OVER_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_RX_OVER (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga29570d6dfcb3acae8b4efc5bf5a7c28e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29570d6dfcb3acae8b4efc5bf5a7c28e">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_RX_UNDER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_RX_UNDER_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_RX_UNDER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga14f9553367acdd52c8b99e423c0ad1bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14f9553367acdd52c8b99e423c0ad1bd">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_RX_UNDER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_RX_UNDER_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_RX_UNDER (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga930376e0ad81b27e604874f80e35bcdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga930376e0ad81b27e604874f80e35bcdf">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_SCL_STUCK_AT_LOW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_SCL_STUCK_AT_LOW_Msk&#160;&#160;&#160;(0x4000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_SCL_STUCK_AT_LOW (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga88d16099eb02144deec56057118c2742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88d16099eb02144deec56057118c2742">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_SCL_STUCK_AT_LOW_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_SCL_STUCK_AT_LOW_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_SCL_STUCK_AT_LOW (Bit 14) <br  />
 </p>

</div>
</div>
<a id="gaabc4cad2b9dbb16f9996471ddfd8216d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabc4cad2b9dbb16f9996471ddfd8216d">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_START_DET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_START_DET_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_START_DET (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gacef3603037dd2de9b4337c3e45ac72b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacef3603037dd2de9b4337c3e45ac72b4">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_START_DET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_START_DET_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_START_DET (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga343e9c1ab0cf5cc4c4ed82f8e48b482a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga343e9c1ab0cf5cc4c4ed82f8e48b482a">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_STOP_DET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_STOP_DET_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_STOP_DET (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6d265982ef4bef0e6401e2dd0fe1c4f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d265982ef4bef0e6401e2dd0fe1c4f9">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_STOP_DET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_STOP_DET_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_STOP_DET (Bit 9) <br  />
 </p>

</div>
</div>
<a id="gaa69ea177f136fb872fec4e76d6ce1bd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa69ea177f136fb872fec4e76d6ce1bd4">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_TX_ABRT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_TX_ABRT_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_TX_ABRT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae3e3d66e2893aa87653c699b4996a828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3e3d66e2893aa87653c699b4996a828">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_TX_ABRT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_TX_ABRT_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_TX_ABRT (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga598d3add8c51ffc8ca171fa28cc6e052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga598d3add8c51ffc8ca171fa28cc6e052">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_TX_EMPTY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_TX_EMPTY_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_TX_EMPTY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga78759b3e7876dccc4e77db9c85d14a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78759b3e7876dccc4e77db9c85d14a8b">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_TX_EMPTY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_TX_EMPTY_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_TX_EMPTY (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gadf29d08a130b909afe714b89488cd513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf29d08a130b909afe714b89488cd513">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_TX_OVER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_TX_OVER_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_TX_OVER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga56fd088ca5c29bdb7c3345ff04752613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56fd088ca5c29bdb7c3345ff04752613">&#9670;&nbsp;</a></span>I2C_I2C_INTR_STAT_REG_R_TX_OVER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_INTR_STAT_REG_R_TX_OVER_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R_TX_OVER (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga9227a285ffaf6ca95502b967dc9d6e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9227a285ffaf6ca95502b967dc9d6e92">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_ACTIVITY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_ACTIVITY_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACTIVITY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga92b750e35636d631f127d80781a2a28b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92b750e35636d631f127d80781a2a28b">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_ACTIVITY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_ACTIVITY_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ACTIVITY (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga9223ecfe61a586175cb80f0094f02e20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9223ecfe61a586175cb80f0094f02e20">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_GEN_CALL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_GEN_CALL_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GEN_CALL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga77e81fbde57f6ed333f1ef73a598c094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77e81fbde57f6ed333f1ef73a598c094">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_GEN_CALL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_GEN_CALL_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GEN_CALL (Bit 11) <br  />
 </p>

</div>
</div>
<a id="gad8e8177a9ad979b3f7d1d5a7627425e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8e8177a9ad979b3f7d1d5a7627425e6">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_MASTER_ON_HOLD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_MASTER_ON_HOLD_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MASTER_ON_HOLD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3d07bad093afd510c92b6e7c41a13ad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d07bad093afd510c92b6e7c41a13ad3">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_MASTER_ON_HOLD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_MASTER_ON_HOLD_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MASTER_ON_HOLD (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga2d4d3d0ad24577551b33d785cd3c950a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d4d3d0ad24577551b33d785cd3c950a">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_RD_REQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_RD_REQ_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RD_REQ (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6d4298ef7a55caaf21fde215d4815f0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d4298ef7a55caaf21fde215d4815f0f">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_RD_REQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_RD_REQ_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RD_REQ (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gaeee9c0d726fb4f3786c0738d250aab8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeee9c0d726fb4f3786c0738d250aab8f">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_RESTART_DET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_RESTART_DET_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESTART_DET (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8988fea9ffd98f0d0aaecb6356765dac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8988fea9ffd98f0d0aaecb6356765dac">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_RESTART_DET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_RESTART_DET_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESTART_DET (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga9c10c08827010b7a97ac336f1c4f0af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c10c08827010b7a97ac336f1c4f0af5">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_RX_DONE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_RX_DONE_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX_DONE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa2a8c2810185048ad3c852ea39d91687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2a8c2810185048ad3c852ea39d91687">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_RX_DONE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_RX_DONE_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX_DONE (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gaf3cf0e41820c78d64845aa3845992e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3cf0e41820c78d64845aa3845992e5b">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_RX_FULL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_RX_FULL_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX_FULL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9c4c559cdb5e8ed46065b13900517dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c4c559cdb5e8ed46065b13900517dfa">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_RX_FULL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_RX_FULL_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX_FULL (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga6a139a54968f6be2c5166a8d16c514b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a139a54968f6be2c5166a8d16c514b8">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_RX_OVER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_RX_OVER_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX_OVER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac56fa002b63cefeb5968f3f6615ce946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac56fa002b63cefeb5968f3f6615ce946">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_RX_OVER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_RX_OVER_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX_OVER (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gaff1325f2d826ad09de39bcfc7f07fc62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff1325f2d826ad09de39bcfc7f07fc62">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_RX_UNDER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_RX_UNDER_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX_UNDER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4c54dc5d6b9c866ad5392e68beb02fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c54dc5d6b9c866ad5392e68beb02fdb">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_RX_UNDER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_RX_UNDER_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX_UNDER (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga67c19e3a3eb32cd62e997e1a261d5663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67c19e3a3eb32cd62e997e1a261d5663">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_SCL_STUCK_AT_LOW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_SCL_STUCK_AT_LOW_Msk&#160;&#160;&#160;(0x4000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCL_STUCK_AT_LOW (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gafc4ab86cbe257fb442bd17e8dc4b61f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc4ab86cbe257fb442bd17e8dc4b61f2">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_SCL_STUCK_AT_LOW_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_SCL_STUCK_AT_LOW_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SCL_STUCK_AT_LOW (Bit 14) <br  />
 </p>

</div>
</div>
<a id="gab058f2ad2e1d445da32aa4e93b565460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab058f2ad2e1d445da32aa4e93b565460">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_START_DET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_START_DET_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>START_DET (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0a3aa08a5dcf3c6900e1288dfb05ef33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a3aa08a5dcf3c6900e1288dfb05ef33">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_START_DET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_START_DET_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>START_DET (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga9179f5b6697ee025df5dd5ef2b321687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9179f5b6697ee025df5dd5ef2b321687">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_STOP_DET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_STOP_DET_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STOP_DET (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gafc5aa8a24320ce4a5c0c2d50d8228bff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc5aa8a24320ce4a5c0c2d50d8228bff">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_STOP_DET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_STOP_DET_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STOP_DET (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga3ef36b2a8e85d07693c7f23d4c0df9f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ef36b2a8e85d07693c7f23d4c0df9f3">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_TX_ABRT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_TX_ABRT_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX_ABRT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac86fc896979b3787a91aea3be30c6a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac86fc896979b3787a91aea3be30c6a14">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_TX_ABRT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_TX_ABRT_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX_ABRT (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gacb75d17658bfec7b9155f16008e30cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb75d17658bfec7b9155f16008e30cab">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_TX_EMPTY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_TX_EMPTY_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX_EMPTY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga62b904bbc2996abfa2074946629fbe30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62b904bbc2996abfa2074946629fbe30">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_TX_EMPTY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_TX_EMPTY_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX_EMPTY (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gac0ef8c10938a86d9a2b5f2a95b8c45a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0ef8c10938a86d9a2b5f2a95b8c45a1">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_TX_OVER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_TX_OVER_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX_OVER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8f30c1e87233cf9bf1afa757e6b02773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f30c1e87233cf9bf1afa757e6b02773">&#9670;&nbsp;</a></span>I2C_I2C_RAW_INTR_STAT_REG_TX_OVER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RAW_INTR_STAT_REG_TX_OVER_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX_OVER (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga19a7bbadb50e68d9ed80c55a3bda0a9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19a7bbadb50e68d9ed80c55a3bda0a9d">&#9670;&nbsp;</a></span>I2C_I2C_RX_TL_REG_RX_TL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RX_TL_REG_RX_TL_Msk&#160;&#160;&#160;(0x1fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX_TL (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="gabf0ec8f41da37051235859dc941f4376"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf0ec8f41da37051235859dc941f4376">&#9670;&nbsp;</a></span>I2C_I2C_RX_TL_REG_RX_TL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RX_TL_REG_RX_TL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX_TL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga42c982cab5f019cdc1dd29a8c0021e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42c982cab5f019cdc1dd29a8c0021e19">&#9670;&nbsp;</a></span>I2C_I2C_RXFLR_REG_RXFLR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RXFLR_REG_RXFLR_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXFLR (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gae077fb09bc48e6fe89e71d3d683ede4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae077fb09bc48e6fe89e71d3d683ede4f">&#9670;&nbsp;</a></span>I2C_I2C_RXFLR_REG_RXFLR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_RXFLR_REG_RXFLR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RXFLR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga3c70411e5b2ec02468a5ef1f299d892e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c70411e5b2ec02468a5ef1f299d892e">&#9670;&nbsp;</a></span>I2C_I2C_SAR_REG_IC_SAR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_SAR_REG_IC_SAR_Msk&#160;&#160;&#160;(0x3ffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC_SAR (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="gae49003136b98dd5797042b8a098da5cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae49003136b98dd5797042b8a098da5cd">&#9670;&nbsp;</a></span>I2C_I2C_SAR_REG_IC_SAR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_SAR_REG_IC_SAR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC_SAR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gafda67aa6966d4401084455db7cbca6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafda67aa6966d4401084455db7cbca6cd">&#9670;&nbsp;</a></span>I2C_I2C_SDA_HOLD_REG_I2C_SDA_RX_HOLD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_SDA_HOLD_REG_I2C_SDA_RX_HOLD_Msk&#160;&#160;&#160;(0xff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_SDA_RX_HOLD (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga6d5d5957ee247f4872acba2091a82d4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d5d5957ee247f4872acba2091a82d4d">&#9670;&nbsp;</a></span>I2C_I2C_SDA_HOLD_REG_I2C_SDA_RX_HOLD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_SDA_HOLD_REG_I2C_SDA_RX_HOLD_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_SDA_RX_HOLD (Bit 16) <br  />
 </p>

</div>
</div>
<a id="gaa4f69323d016014c01f3c4e8bda6bd1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4f69323d016014c01f3c4e8bda6bd1a">&#9670;&nbsp;</a></span>I2C_I2C_SDA_HOLD_REG_I2C_SDA_TX_HOLD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_SDA_HOLD_REG_I2C_SDA_TX_HOLD_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_SDA_TX_HOLD (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gac0823d6dfe2b21de20885d515f7c68de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0823d6dfe2b21de20885d515f7c68de">&#9670;&nbsp;</a></span>I2C_I2C_SDA_HOLD_REG_I2C_SDA_TX_HOLD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_SDA_HOLD_REG_I2C_SDA_TX_HOLD_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_SDA_TX_HOLD (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac58f1fda0161f534d17185c8f96f1ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac58f1fda0161f534d17185c8f96f1ab1">&#9670;&nbsp;</a></span>I2C_I2C_SDA_SETUP_REG_SDA_SETUP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_SDA_SETUP_REG_SDA_SETUP_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDA_SETUP (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gab96393f0f92c9cf6c750157c2827963e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab96393f0f92c9cf6c750157c2827963e">&#9670;&nbsp;</a></span>I2C_I2C_SDA_SETUP_REG_SDA_SETUP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_SDA_SETUP_REG_SDA_SETUP_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDA_SETUP (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gae80330890b093e9c69e6258775315ee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae80330890b093e9c69e6258775315ee9">&#9670;&nbsp;</a></span>I2C_I2C_SS_SCL_HCNT_REG_IC_SS_SCL_HCNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_SS_SCL_HCNT_REG_IC_SS_SCL_HCNT_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC_SS_SCL_HCNT (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gae3aaa7c64f0421d81b1cfbba64731125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3aaa7c64f0421d81b1cfbba64731125">&#9670;&nbsp;</a></span>I2C_I2C_SS_SCL_HCNT_REG_IC_SS_SCL_HCNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_SS_SCL_HCNT_REG_IC_SS_SCL_HCNT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC_SS_SCL_HCNT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaecf29e26e0c25813bce6edc5369b2ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecf29e26e0c25813bce6edc5369b2ed6">&#9670;&nbsp;</a></span>I2C_I2C_SS_SCL_LCNT_REG_IC_SS_SCL_LCNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_SS_SCL_LCNT_REG_IC_SS_SCL_LCNT_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC_SS_SCL_LCNT (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gacf3b8ccce3dab7f3175b318173d975d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf3b8ccce3dab7f3175b318173d975d7">&#9670;&nbsp;</a></span>I2C_I2C_SS_SCL_LCNT_REG_IC_SS_SCL_LCNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_SS_SCL_LCNT_REG_IC_SS_SCL_LCNT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC_SS_SCL_LCNT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga48266fb7ad179121723f03b18300b2f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48266fb7ad179121723f03b18300b2f0">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_I2C_ACTIVITY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_I2C_ACTIVITY_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_ACTIVITY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga94bb8602507952fdd90e23d6cd3c7500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94bb8602507952fdd90e23d6cd3c7500">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_I2C_ACTIVITY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_I2C_ACTIVITY_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C_ACTIVITY (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga28759f5d9fe60a690a6cebba7cb686cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28759f5d9fe60a690a6cebba7cb686cf">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_LV_HOLD_RX_FIFO_FULL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_LV_HOLD_RX_FIFO_FULL_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LV_HOLD_RX_FIFO_FULL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga76eb8754f2a886aaa5bacc64f0307470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76eb8754f2a886aaa5bacc64f0307470">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_LV_HOLD_RX_FIFO_FULL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_LV_HOLD_RX_FIFO_FULL_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LV_HOLD_RX_FIFO_FULL (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga46bfd77101efa2f3395ac788489e202e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46bfd77101efa2f3395ac788489e202e">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_MST_ACTIVITY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_MST_ACTIVITY_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MST_ACTIVITY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2a9d3fa04d24405aff557cc77ef25e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a9d3fa04d24405aff557cc77ef25e67">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_MST_ACTIVITY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_MST_ACTIVITY_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MST_ACTIVITY (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga6ff4c621eb7993cc40b3e4fbe521ba77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ff4c621eb7993cc40b3e4fbe521ba77">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_MST_HOLD_RX_FIFO_FULL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_MST_HOLD_RX_FIFO_FULL_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MST_HOLD_RX_FIFO_FULL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga971dda6f92a4d50501e62fd791d6c71f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga971dda6f92a4d50501e62fd791d6c71f">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_MST_HOLD_RX_FIFO_FULL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_MST_HOLD_RX_FIFO_FULL_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MST_HOLD_RX_FIFO_FULL (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga782330d880846a5eeef6941a0ba267d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga782330d880846a5eeef6941a0ba267d7">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_MST_HOLD_TX_FIFO_EMPTY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_MST_HOLD_TX_FIFO_EMPTY_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MST_HOLD_TX_FIFO_EMPTY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0136dd5b5ab3aa9b4f5a378d1d20eee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0136dd5b5ab3aa9b4f5a378d1d20eee5">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_MST_HOLD_TX_FIFO_EMPTY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_MST_HOLD_TX_FIFO_EMPTY_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MST_HOLD_TX_FIFO_EMPTY (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gacb6ba41077d3feb017a908ef1100092a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb6ba41077d3feb017a908ef1100092a">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_RFF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_RFF_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RFF (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2d171aa3cddb30d508bd98145efa755c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d171aa3cddb30d508bd98145efa755c">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_RFF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_RFF_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RFF (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga37d65c0100101b928cd7a8692bcfb777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37d65c0100101b928cd7a8692bcfb777">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_RFNE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_RFNE_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RFNE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gafc7d507158177f1fd3290586653ee7a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc7d507158177f1fd3290586653ee7a5">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_RFNE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_RFNE_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RFNE (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga092b8ee95f80c35bcd839716449889c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga092b8ee95f80c35bcd839716449889c9">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_SLV_ACTIVITY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_SLV_ACTIVITY_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SLV_ACTIVITY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5f476eb85b2fae41367a0d1c2cc09031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f476eb85b2fae41367a0d1c2cc09031">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_SLV_ACTIVITY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_SLV_ACTIVITY_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SLV_ACTIVITY (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gab71acf00f617cdbf1e71ac04d8bbb647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab71acf00f617cdbf1e71ac04d8bbb647">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_SLV_HOLD_TX_FIFO_EMPTY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_SLV_HOLD_TX_FIFO_EMPTY_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SLV_HOLD_TX_FIFO_EMPTY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga47bdd79d056c54d7dad390e4620599fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47bdd79d056c54d7dad390e4620599fe">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_SLV_HOLD_TX_FIFO_EMPTY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_SLV_HOLD_TX_FIFO_EMPTY_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SLV_HOLD_TX_FIFO_EMPTY (Bit 9) <br  />
 </p>

</div>
</div>
<a id="gac1c3eb541ffb5313ff8c372558a3099a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1c3eb541ffb5313ff8c372558a3099a">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_TFE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_TFE_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TFE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa2263e5c92b54f5b06e7b415bcb402e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2263e5c92b54f5b06e7b415bcb402e1">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_TFE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_TFE_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TFE (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga4819757650c02c6bebcb0a324f4ca5e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4819757650c02c6bebcb0a324f4ca5e0">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_TFNF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_TFNF_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TFNF (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab6d9dad2849efe1e4f30c0a152929f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6d9dad2849efe1e4f30c0a152929f02">&#9670;&nbsp;</a></span>I2C_I2C_STATUS_REG_TFNF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_STATUS_REG_TFNF_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TFNF (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga58f957aa0bb4f1ba5b1695b7109aae88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58f957aa0bb4f1ba5b1695b7109aae88">&#9670;&nbsp;</a></span>I2C_I2C_TAR_REG_GC_OR_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TAR_REG_GC_OR_START_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GC_OR_START (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gadd0d4dec658908aa90bd815fdf72401c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd0d4dec658908aa90bd815fdf72401c">&#9670;&nbsp;</a></span>I2C_I2C_TAR_REG_GC_OR_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TAR_REG_GC_OR_START_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GC_OR_START (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gae164917ec8faa704852dbfe778aae9c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae164917ec8faa704852dbfe778aae9c0">&#9670;&nbsp;</a></span>I2C_I2C_TAR_REG_IC_TAR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TAR_REG_IC_TAR_Msk&#160;&#160;&#160;(0x3ffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC_TAR (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="ga0fc9435f33e85d69aba702a451187a69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fc9435f33e85d69aba702a451187a69">&#9670;&nbsp;</a></span>I2C_I2C_TAR_REG_IC_TAR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TAR_REG_IC_TAR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IC_TAR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gad8a179c730d0d7eaff6de18ef4e14592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8a179c730d0d7eaff6de18ef4e14592">&#9670;&nbsp;</a></span>I2C_I2C_TAR_REG_SPECIAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TAR_REG_SPECIAL_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPECIAL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gace0efaf986393a2cb62c76fe32a6914f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace0efaf986393a2cb62c76fe32a6914f">&#9670;&nbsp;</a></span>I2C_I2C_TAR_REG_SPECIAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TAR_REG_SPECIAL_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPECIAL (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga1cc87f2d991e51c83657bd43df8d8cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cc87f2d991e51c83657bd43df8d8cde">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10ADDR1_NOACK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10ADDR1_NOACK_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_10ADDR1_NOACK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab5204549c8df56d89747bddecd7ad793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5204549c8df56d89747bddecd7ad793">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10ADDR1_NOACK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10ADDR1_NOACK_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_10ADDR1_NOACK (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga11f6487feea942250e8ab2b0261935fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11f6487feea942250e8ab2b0261935fd">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10ADDR2_NOACK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10ADDR2_NOACK_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_10ADDR2_NOACK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga59d6ebd50ee81cb4adca5dc2e19505a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59d6ebd50ee81cb4adca5dc2e19505a1">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10ADDR2_NOACK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10ADDR2_NOACK_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_10ADDR2_NOACK (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga3bd698e81458743699a8fc98d315d0d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bd698e81458743699a8fc98d315d0d4">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10B_RD_NORSTRT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10B_RD_NORSTRT_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_10B_RD_NORSTRT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gadf6da8de86f45238ae4d1c6d71c75675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf6da8de86f45238ae4d1c6d71c75675">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10B_RD_NORSTRT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_10B_RD_NORSTRT_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_10B_RD_NORSTRT (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga9da3a873e5420395af3e289119a3a3d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9da3a873e5420395af3e289119a3a3d6">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_7B_ADDR_NOACK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_7B_ADDR_NOACK_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_7B_ADDR_NOACK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2228eb7c00b6da87d8e2cdf42f2fb8f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2228eb7c00b6da87d8e2cdf42f2fb8f4">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_7B_ADDR_NOACK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_7B_ADDR_NOACK_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_7B_ADDR_NOACK (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga5f99a59aca98993b513782e75d2af662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f99a59aca98993b513782e75d2af662">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_GCALL_NOACK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_GCALL_NOACK_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_GCALL_NOACK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3b528b64cd992e110c01209cb1a1d445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b528b64cd992e110c01209cb1a1d445">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_GCALL_NOACK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_GCALL_NOACK_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_GCALL_NOACK (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga398961efa4334b09a8ea01c9c42010bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga398961efa4334b09a8ea01c9c42010bb">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_GCALL_READ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_GCALL_READ_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_GCALL_READ (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga18c785da83f542482cc441b480a6ca8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18c785da83f542482cc441b480a6ca8b">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_GCALL_READ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_GCALL_READ_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_GCALL_READ (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga18df79a8c7d2b26ecab238e13be206c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18df79a8c7d2b26ecab238e13be206c9">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_HS_ACKDET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_HS_ACKDET_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_HS_ACKDET (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3248ae98e453aaab6f92dfd4d4b01e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3248ae98e453aaab6f92dfd4d4b01e40">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_HS_ACKDET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_HS_ACKDET_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_HS_ACKDET (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga7ea62cd8e5e29ccf9e414d42047d2575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ea62cd8e5e29ccf9e414d42047d2575">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_HS_NORSTRT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_HS_NORSTRT_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_HS_NORSTRT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga48b2e36617c27f75ab2d753d77af6fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48b2e36617c27f75ab2d753d77af6fd3">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_HS_NORSTRT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_HS_NORSTRT_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_HS_NORSTRT (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gad2276dd0d0bdcccf5b5a5fdd7acab426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2276dd0d0bdcccf5b5a5fdd7acab426">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_MASTER_DIS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_MASTER_DIS_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_MASTER_DIS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6ef89f35cde661ae5e1e94bbadbde4b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ef89f35cde661ae5e1e94bbadbde4b8">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_MASTER_DIS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_MASTER_DIS_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_MASTER_DIS (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga08268e18096c29e9e2690337cddf3854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08268e18096c29e9e2690337cddf3854">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SBYTE_ACKDET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SBYTE_ACKDET_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_SBYTE_ACKDET (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2490ff8593f847a259d4e64e5157a86b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2490ff8593f847a259d4e64e5157a86b">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SBYTE_ACKDET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SBYTE_ACKDET_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_SBYTE_ACKDET (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gae8723d773d535bfc598778a55b6fffe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8723d773d535bfc598778a55b6fffe6">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SBYTE_NORSTRT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SBYTE_NORSTRT_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_SBYTE_NORSTRT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8d2f3dc817ad68a8003ce22e9bd4c966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d2f3dc817ad68a8003ce22e9bd4c966">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SBYTE_NORSTRT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SBYTE_NORSTRT_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_SBYTE_NORSTRT (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga3ee4f8328641c15c1c87158dcbc0a7b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ee4f8328641c15c1c87158dcbc0a7b6">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLV_ARBLOST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLV_ARBLOST_Msk&#160;&#160;&#160;(0x4000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_SLV_ARBLOST (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga901c52daf6463023168c0fc7e85fcbe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga901c52daf6463023168c0fc7e85fcbe8">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLV_ARBLOST_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLV_ARBLOST_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_SLV_ARBLOST (Bit 14) <br  />
 </p>

</div>
</div>
<a id="gab6801ce22e3851db3ec5816334df9598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6801ce22e3851db3ec5816334df9598">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLVFLUSH_TXFIFO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLVFLUSH_TXFIFO_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_SLVFLUSH_TXFIFO (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9f02e3109e0b3c8985e99fac733aa18c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f02e3109e0b3c8985e99fac733aa18c">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLVFLUSH_TXFIFO_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLVFLUSH_TXFIFO_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_SLVFLUSH_TXFIFO (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga618b558757c341bf807801cd4087844d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga618b558757c341bf807801cd4087844d">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLVRD_INTX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLVRD_INTX_Msk&#160;&#160;&#160;(0x8000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_SLVRD_INTX (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad1a95de6b4fc46a6dbb835d63145c265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1a95de6b4fc46a6dbb835d63145c265">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLVRD_INTX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_SLVRD_INTX_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_SLVRD_INTX (Bit 15) <br  />
 </p>

</div>
</div>
<a id="ga4c0eae7ff92a9c31a31e58afef7055b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c0eae7ff92a9c31a31e58afef7055b3">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_TXDATA_NOACK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_TXDATA_NOACK_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_TXDATA_NOACK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2e0d29a6e80a2cb0aff987ead431da8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e0d29a6e80a2cb0aff987ead431da8a">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_TXDATA_NOACK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_TXDATA_NOACK_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_TXDATA_NOACK (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gaf85ded9168e9e69e8aff621531ef3330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf85ded9168e9e69e8aff621531ef3330">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_USER_ABRT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_USER_ABRT_Msk&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_USER_ABRT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga89760000c33d03b54db0dc289c174465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89760000c33d03b54db0dc289c174465">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_USER_ABRT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ABRT_USER_ABRT_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ABRT_USER_ABRT (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga855bf3228c237511d822c75015f5190f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga855bf3228c237511d822c75015f5190f">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ARB_LOST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ARB_LOST_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARB_LOST (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga98bdb17543432399f71e65581aba0a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98bdb17543432399f71e65581aba0a42">&#9670;&nbsp;</a></span>I2C_I2C_TX_ABRT_SOURCE_REG_ARB_LOST_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_ABRT_SOURCE_REG_ARB_LOST_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARB_LOST (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga881e6cebe145fd3a6b813fde18803712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga881e6cebe145fd3a6b813fde18803712">&#9670;&nbsp;</a></span>I2C_I2C_TX_TL_REG_TX_TL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_TL_REG_TX_TL_Msk&#160;&#160;&#160;(0x1fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX_TL (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga44e4119022a21dd617870bf00adc0fe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44e4119022a21dd617870bf00adc0fe3">&#9670;&nbsp;</a></span>I2C_I2C_TX_TL_REG_TX_TL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TX_TL_REG_TX_TL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX_TL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga745b6dce6a55c06c66e50b47bb26fecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga745b6dce6a55c06c66e50b47bb26fecd">&#9670;&nbsp;</a></span>I2C_I2C_TXFLR_REG_TXFLR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TXFLR_REG_TXFLR_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXFLR (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gac5e211f1550cc1e47b28f9090f3bd080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5e211f1550cc1e47b28f9090f3bd080">&#9670;&nbsp;</a></span>I2C_I2C_TXFLR_REG_TXFLR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_I2C_TXFLR_REG_TXFLR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TXFLR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gab7345478fc97e2bd3d669ff64d641fb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7345478fc97e2bd3d669ff64d641fb4">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_CLK_DIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_CLK_DIV_Msk&#160;&#160;&#160;(0xc000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_DIV (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga4fa3672248edddb0d726dfe9bb90bee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fa3672248edddb0d726dfe9bb90bee3">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_CLK_DIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_CLK_DIV_Pos&#160;&#160;&#160;(26UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLK_DIV (Bit 26) <br  />
 </p>

</div>
</div>
<a id="gae620bab48a00d42e9bdbcb0c8ec92388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae620bab48a00d42e9bdbcb0c8ec92388">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_DONE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_DONE_Msk&#160;&#160;&#160;(0x80000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DONE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga007886cc2f1708c9f9b27493a74d7f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga007886cc2f1708c9f9b27493a74d7f49">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_DONE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_DONE_Pos&#160;&#160;&#160;(31UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DONE (Bit 31) <br  />
 </p>

</div>
</div>
<a id="ga81e9893d8ddd3ff25a51dda4cec74843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81e9893d8ddd3ff25a51dda4cec74843">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_EN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga970667b623eeb6250e0cc64fbbe218dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga970667b623eeb6250e0cc64fbbe218dc">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga4bb80feef603755bbc4e78a62874cb20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bb80feef603755bbc4e78a62874cb20">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_INVERSE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_INVERSE_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INVERSE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga90e10c5050d065d39ef227caadf0244e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90e10c5050d065d39ef227caadf0244e">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_INVERSE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_INVERSE_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>INVERSE (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga6ce910b29f87e31b88fc179484b01b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ce910b29f87e31b88fc179484b01b6f">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_IRQ_CLR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_IRQ_CLR_Msk&#160;&#160;&#160;(0x10000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IRQ_CLR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6b352fd49de7a84b87c7c90f705db8de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b352fd49de7a84b87c7c90f705db8de">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_IRQ_CLR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_IRQ_CLR_Pos&#160;&#160;&#160;(28UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IRQ_CLR (Bit 28) <br  />
 </p>

</div>
</div>
<a id="gab7ad8a30bee69b68df10d784737dda76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7ad8a30bee69b68df10d784737dda76">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_IRQ_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_IRQ_EN_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IRQ_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga350d405fd82d8a09cceee10f182cf1dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga350d405fd82d8a09cceee10f182cf1dc">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_IRQ_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_IRQ_EN_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IRQ_EN (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga97a3c596c630dc96577da72efe9473c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97a3c596c630dc96577da72efe9473c1">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_N_STAGES_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_N_STAGES_Msk&#160;&#160;&#160;(0x3cUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>N_STAGES (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga270871024572e456987ce77a391f0cb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga270871024572e456987ce77a391f0cb6">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_N_STAGES_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_N_STAGES_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>N_STAGES (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga2ed9ea520fe90abc3859909b2f533083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ed9ea520fe90abc3859909b2f533083">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_USE_CORDIC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_USE_CORDIC_Msk&#160;&#160;&#160;(0x20000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USE_CORDIC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4ab785cf2909d0afac9f1ca802254963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ab785cf2909d0afac9f1ca802254963">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_USE_CORDIC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_USE_CORDIC_Pos&#160;&#160;&#160;(29UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USE_CORDIC (Bit 29) <br  />
 </p>

</div>
</div>
<a id="ga9a9a87ccf8f9f2b345bdbc59f0f1400c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a9a87ccf8f9f2b345bdbc59f0f1400c">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_WORD_SIZE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_WORD_SIZE_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WORD_SIZE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3b6cc3e97af8166a1a04aa4cf7bed0c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b6cc3e97af8166a1a04aa4cf7bed0c2">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_WORD_SIZE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_WORD_SIZE_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WORD_SIZE (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga359e76a834ba253e3949090d8da6e6db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga359e76a834ba253e3949090d8da6e6db">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_XFORM_SIZE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_XFORM_SIZE_Msk&#160;&#160;&#160;(0x3ff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XFORM_SIZE (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="gaaffde72f3d8fb7b5f065e116a3a859b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaffde72f3d8fb7b5f065e116a3a859b1">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_XFORM_SIZE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_XFORM_SIZE_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XFORM_SIZE (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga128c4ab626c94297eae9e243e5d7b15f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga128c4ab626c94297eae9e243e5d7b15f">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_Y_STRIDE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_Y_STRIDE_Msk&#160;&#160;&#160;(0xff00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Y_STRIDE (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gad98aa02ac6f0232030d6d5d953b4e367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad98aa02ac6f0232030d6d5d953b4e367">&#9670;&nbsp;</a></span>MDCT_MDCT_CTRL_REG_Y_STRIDE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_CTRL_REG_Y_STRIDE_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Y_STRIDE (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga465d1831e1783aeeab59f66fe3331fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga465d1831e1783aeeab59f66fe3331fbb">&#9670;&nbsp;</a></span>MDCT_MDCT_PHASE_INC_REG_PHASE_INC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_PHASE_INC_REG_PHASE_INC_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PHASE_INC (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga2ec9588d37aed8ef07ea7a6fab1c44c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ec9588d37aed8ef07ea7a6fab1c44c0">&#9670;&nbsp;</a></span>MDCT_MDCT_PHASE_INC_REG_PHASE_INC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_PHASE_INC_REG_PHASE_INC_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PHASE_INC (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga534283668cb34a00be0b5291e5f5c7f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga534283668cb34a00be0b5291e5f5c7f0">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE0_REG_IN_ADDR_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE0_REG_IN_ADDR_MODE_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_ADDR_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa70c2c4f147d55e314faba32d6499908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa70c2c4f147d55e314faba32d6499908">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE0_REG_IN_ADDR_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE0_REG_IN_ADDR_MODE_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_ADDR_MODE (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga141139980aab5302072a7eb985fb504a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga141139980aab5302072a7eb985fb504a">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE0_REG_IN_BUFFER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE0_REG_IN_BUFFER_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_BUFFER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac37e5671908f16e39e6bbf4126feea1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac37e5671908f16e39e6bbf4126feea1e">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE0_REG_IN_BUFFER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE0_REG_IN_BUFFER_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_BUFFER (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gaa78b13f29aa42aa2748ef37c177cfc49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa78b13f29aa42aa2748ef37c177cfc49">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE0_REG_M_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE0_REG_M_Msk&#160;&#160;&#160;(0x3ff000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="ga22d113b733430c1b3efd4278060185d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22d113b733430c1b3efd4278060185d8">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE0_REG_M_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE0_REG_M_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M (Bit 12) <br  />
 </p>

</div>
</div>
<a id="gac5b8d8ee264e8bc17161a4e58508f245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5b8d8ee264e8bc17161a4e58508f245">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE0_REG_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE0_REG_MODE_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gaead032038d4779e69b134e896caf4e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaead032038d4779e69b134e896caf4e51">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE0_REG_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE0_REG_MODE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gacde8bd2e7310b0dc677df8d2381f5e7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacde8bd2e7310b0dc677df8d2381f5e7d">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE0_REG_OUT_BUFFER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE0_REG_OUT_BUFFER_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUT_BUFFER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa208f3f8138996d8a3a3ebba9ab28f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa208f3f8138996d8a3a3ebba9ab28f47">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE0_REG_OUT_BUFFER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE0_REG_OUT_BUFFER_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUT_BUFFER (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gafb51a1ba51e5e931a9b9c67409c84fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb51a1ba51e5e931a9b9c67409c84fef">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE0_REG_RADIX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE0_REG_RADIX_Msk&#160;&#160;&#160;(0x700UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RADIX (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gab4e95ab061e22c0b7d90ee8a0fdb4c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4e95ab061e22c0b7d90ee8a0fdb4c31">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE0_REG_RADIX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE0_REG_RADIX_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RADIX (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gac616d76a8b32435d5a0f1a6ec15e3646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac616d76a8b32435d5a0f1a6ec15e3646">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE0_REG_STRIDE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE0_REG_STRIDE_Msk&#160;&#160;&#160;(0xffc00000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STRIDE (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="gaed628c4debcb55a64de5c7e261617b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed628c4debcb55a64de5c7e261617b96">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE0_REG_STRIDE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE0_REG_STRIDE_Pos&#160;&#160;&#160;(22UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STRIDE (Bit 22) <br  />
 </p>

</div>
</div>
<a id="ga4ea43558fc8a984e89026a7a178131b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ea43558fc8a984e89026a7a178131b4">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE1_REG_IN_ADDR_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE1_REG_IN_ADDR_MODE_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_ADDR_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga60a88b23866557d87af255e7c457f612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60a88b23866557d87af255e7c457f612">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE1_REG_IN_ADDR_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE1_REG_IN_ADDR_MODE_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_ADDR_MODE (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga983b6959d2d13a666d8ef6d9acda6467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga983b6959d2d13a666d8ef6d9acda6467">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE1_REG_IN_BUFFER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE1_REG_IN_BUFFER_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_BUFFER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8b2ace6501410df62098f142d7cf45ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b2ace6501410df62098f142d7cf45ad">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE1_REG_IN_BUFFER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE1_REG_IN_BUFFER_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_BUFFER (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga5ab4d5cb8670b365169b9d4903845759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ab4d5cb8670b365169b9d4903845759">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE1_REG_M_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE1_REG_M_Msk&#160;&#160;&#160;(0x3ff000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="ga2ec5ddc3c2da89c2c37fc378e11d8ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ec5ddc3c2da89c2c37fc378e11d8ef1">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE1_REG_M_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE1_REG_M_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M (Bit 12) <br  />
 </p>

</div>
</div>
<a id="gaf590f1fcc6bc919296ec38a0bf12691f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf590f1fcc6bc919296ec38a0bf12691f">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE1_REG_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE1_REG_MODE_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga5694264004cadd29c9041d2fc824caa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5694264004cadd29c9041d2fc824caa2">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE1_REG_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE1_REG_MODE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga52f7c7568a9b9c987db806316e1008e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52f7c7568a9b9c987db806316e1008e1">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE1_REG_OUT_BUFFER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE1_REG_OUT_BUFFER_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUT_BUFFER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5f8911bf25e4344737ec8bbd65cc281d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f8911bf25e4344737ec8bbd65cc281d">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE1_REG_OUT_BUFFER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE1_REG_OUT_BUFFER_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUT_BUFFER (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gac119dcf14d6286fb11812d3251cb3540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac119dcf14d6286fb11812d3251cb3540">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE1_REG_RADIX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE1_REG_RADIX_Msk&#160;&#160;&#160;(0x700UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RADIX (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga6341b97dcc202e8bab7ea82f78e7826b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6341b97dcc202e8bab7ea82f78e7826b">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE1_REG_RADIX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE1_REG_RADIX_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RADIX (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga36d792e9883210f6b0388ebd41e26ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36d792e9883210f6b0388ebd41e26ebd">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE1_REG_STRIDE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE1_REG_STRIDE_Msk&#160;&#160;&#160;(0xffc00000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STRIDE (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="ga7ef88f6bdebc6392d7fc28aec4aac1d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ef88f6bdebc6392d7fc28aec4aac1d5">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE1_REG_STRIDE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE1_REG_STRIDE_Pos&#160;&#160;&#160;(22UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STRIDE (Bit 22) <br  />
 </p>

</div>
</div>
<a id="gae99bbd980c2212f18c87cc36b09553a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae99bbd980c2212f18c87cc36b09553a7">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE2_REG_IN_ADDR_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE2_REG_IN_ADDR_MODE_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_ADDR_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8ff68aa18c65058165700c3d0e39a3ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ff68aa18c65058165700c3d0e39a3ab">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE2_REG_IN_ADDR_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE2_REG_IN_ADDR_MODE_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_ADDR_MODE (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga2ddfbd24885217d936c3fc148b6446a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ddfbd24885217d936c3fc148b6446a3">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE2_REG_IN_BUFFER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE2_REG_IN_BUFFER_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_BUFFER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga90c3a11934ff821d633a0ce02e87bf8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90c3a11934ff821d633a0ce02e87bf8d">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE2_REG_IN_BUFFER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE2_REG_IN_BUFFER_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_BUFFER (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga38eb05ec00f559f25d895e5eeaac4bbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38eb05ec00f559f25d895e5eeaac4bbf">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE2_REG_M_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE2_REG_M_Msk&#160;&#160;&#160;(0x3ff000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="gae4df19f635ee5c50c0d6bca5694f37d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4df19f635ee5c50c0d6bca5694f37d5">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE2_REG_M_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE2_REG_M_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga19c54ce625a01e57808b9ae594891a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19c54ce625a01e57808b9ae594891a3b">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE2_REG_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE2_REG_MODE_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gaa77a28bf94ca29547ddce7c16c09cfdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa77a28bf94ca29547ddce7c16c09cfdb">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE2_REG_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE2_REG_MODE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gae7fe60bc5da4458477c5902987a8741a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7fe60bc5da4458477c5902987a8741a">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE2_REG_OUT_BUFFER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE2_REG_OUT_BUFFER_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUT_BUFFER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab82394517956c1bda79345c3016487bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab82394517956c1bda79345c3016487bf">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE2_REG_OUT_BUFFER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE2_REG_OUT_BUFFER_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUT_BUFFER (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gae5e2a3ff604c66494af7d94e228637f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5e2a3ff604c66494af7d94e228637f5">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE2_REG_RADIX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE2_REG_RADIX_Msk&#160;&#160;&#160;(0x700UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RADIX (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gae978596e2a641bd36e0e5a19f46b94ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae978596e2a641bd36e0e5a19f46b94ac">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE2_REG_RADIX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE2_REG_RADIX_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RADIX (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga58c7f3ed63a11e7b4c91bec88f324c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58c7f3ed63a11e7b4c91bec88f324c92">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE2_REG_STRIDE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE2_REG_STRIDE_Msk&#160;&#160;&#160;(0xffc00000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STRIDE (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="ga3ff932f5a3f59509e32b01f804c70a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ff932f5a3f59509e32b01f804c70a62">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE2_REG_STRIDE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE2_REG_STRIDE_Pos&#160;&#160;&#160;(22UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STRIDE (Bit 22) <br  />
 </p>

</div>
</div>
<a id="ga60b328a1acd5bc06e5426f95903b1cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60b328a1acd5bc06e5426f95903b1cb3">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE3_REG_IN_ADDR_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE3_REG_IN_ADDR_MODE_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_ADDR_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0b2d250e1804bc6609b3ed5da34e78e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b2d250e1804bc6609b3ed5da34e78e0">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE3_REG_IN_ADDR_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE3_REG_IN_ADDR_MODE_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_ADDR_MODE (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga7934d8000f12383a4f02f4caa6429185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7934d8000f12383a4f02f4caa6429185">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE3_REG_IN_BUFFER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE3_REG_IN_BUFFER_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_BUFFER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaba74fdf9f91ac86cf9f5949a608f48ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba74fdf9f91ac86cf9f5949a608f48ca">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE3_REG_IN_BUFFER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE3_REG_IN_BUFFER_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_BUFFER (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga5213f46dff463977c50fae4058030787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5213f46dff463977c50fae4058030787">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE3_REG_M_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE3_REG_M_Msk&#160;&#160;&#160;(0x3ff000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="ga47bfbe2a4ff348133d9fa6689bb3d3c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47bfbe2a4ff348133d9fa6689bb3d3c4">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE3_REG_M_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE3_REG_M_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M (Bit 12) <br  />
 </p>

</div>
</div>
<a id="gac4d2c5d6a5c740b36212c508d2bda51e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4d2c5d6a5c740b36212c508d2bda51e">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE3_REG_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE3_REG_MODE_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gaad8dec22012be846a30592a8b2e2f1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad8dec22012be846a30592a8b2e2f1cd">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE3_REG_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE3_REG_MODE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga07891a7012acb19e071102a2f56b533a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07891a7012acb19e071102a2f56b533a">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE3_REG_OUT_BUFFER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE3_REG_OUT_BUFFER_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUT_BUFFER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga90e7647a08ede96d6b47496e17b0e4aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90e7647a08ede96d6b47496e17b0e4aa">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE3_REG_OUT_BUFFER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE3_REG_OUT_BUFFER_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUT_BUFFER (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga60a60e4cd8b11cec72073fc39d5a0d03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60a60e4cd8b11cec72073fc39d5a0d03">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE3_REG_RADIX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE3_REG_RADIX_Msk&#160;&#160;&#160;(0x700UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RADIX (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gaf2a5145723174df0317b928d11d5c7c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2a5145723174df0317b928d11d5c7c3">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE3_REG_RADIX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE3_REG_RADIX_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RADIX (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gab71de004e942b3e0eb1313d11901f50a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab71de004e942b3e0eb1313d11901f50a">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE3_REG_STRIDE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE3_REG_STRIDE_Msk&#160;&#160;&#160;(0xffc00000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STRIDE (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="gabe05e804223e12912d99ba2d9c5a786b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe05e804223e12912d99ba2d9c5a786b">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE3_REG_STRIDE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE3_REG_STRIDE_Pos&#160;&#160;&#160;(22UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STRIDE (Bit 22) <br  />
 </p>

</div>
</div>
<a id="ga4d8b0735e8984410960248eb41815950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d8b0735e8984410960248eb41815950">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE4_REG_IN_ADDR_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE4_REG_IN_ADDR_MODE_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_ADDR_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf415f53e0fb17700d2804b9117a7bef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf415f53e0fb17700d2804b9117a7bef2">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE4_REG_IN_ADDR_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE4_REG_IN_ADDR_MODE_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_ADDR_MODE (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga4cf8c26126b6b5e630e46bc8d8d0b109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cf8c26126b6b5e630e46bc8d8d0b109">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE4_REG_IN_BUFFER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE4_REG_IN_BUFFER_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_BUFFER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0187f77fa9f3fa9af9f209afaa661b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0187f77fa9f3fa9af9f209afaa661b1e">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE4_REG_IN_BUFFER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE4_REG_IN_BUFFER_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_BUFFER (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gad17bbf2147bed7650e3961a4b42c8d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad17bbf2147bed7650e3961a4b42c8d2d">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE4_REG_M_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE4_REG_M_Msk&#160;&#160;&#160;(0x3ff000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="ga5f0dfd22a25c4e867280bd561d49abe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f0dfd22a25c4e867280bd561d49abe2">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE4_REG_M_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE4_REG_M_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga98ec0e63bea979a5d01e9cec4e6e466d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98ec0e63bea979a5d01e9cec4e6e466d">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE4_REG_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE4_REG_MODE_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gafe17946005b25b2849593a8080814c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe17946005b25b2849593a8080814c0c">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE4_REG_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE4_REG_MODE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gade7b7923aae6a9dc6d632819ee0e4d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade7b7923aae6a9dc6d632819ee0e4d8e">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE4_REG_OUT_BUFFER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE4_REG_OUT_BUFFER_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUT_BUFFER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3b7a2a8bf20044739bedcdf6b5b9f6f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b7a2a8bf20044739bedcdf6b5b9f6f5">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE4_REG_OUT_BUFFER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE4_REG_OUT_BUFFER_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUT_BUFFER (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gae4ac4f9106f08fe2555dce10d37ee55c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4ac4f9106f08fe2555dce10d37ee55c">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE4_REG_RADIX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE4_REG_RADIX_Msk&#160;&#160;&#160;(0x700UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RADIX (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gac25655e28d623ca76041c71f0becdd80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac25655e28d623ca76041c71f0becdd80">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE4_REG_RADIX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE4_REG_RADIX_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RADIX (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga48601b3b3134c7ee24728a0f00240191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48601b3b3134c7ee24728a0f00240191">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE4_REG_STRIDE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE4_REG_STRIDE_Msk&#160;&#160;&#160;(0xffc00000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STRIDE (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="ga89e2623a0ab9b8fabb1486fa801d9060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89e2623a0ab9b8fabb1486fa801d9060">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE4_REG_STRIDE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE4_REG_STRIDE_Pos&#160;&#160;&#160;(22UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STRIDE (Bit 22) <br  />
 </p>

</div>
</div>
<a id="gad1262b811f0354ab4865c790841c5459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1262b811f0354ab4865c790841c5459">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE5_REG_IN_ADDR_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE5_REG_IN_ADDR_MODE_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_ADDR_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac372986e08d70082119d9b4cb11341b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac372986e08d70082119d9b4cb11341b1">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE5_REG_IN_ADDR_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE5_REG_IN_ADDR_MODE_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_ADDR_MODE (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga8759c165dbc54270563cc24ceac32319"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8759c165dbc54270563cc24ceac32319">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE5_REG_IN_BUFFER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE5_REG_IN_BUFFER_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_BUFFER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga83114605218fffbf7871ef9ae37d8361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83114605218fffbf7871ef9ae37d8361">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE5_REG_IN_BUFFER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE5_REG_IN_BUFFER_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_BUFFER (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga0f587950009c5b0c1f315ad947e897fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f587950009c5b0c1f315ad947e897fe">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE5_REG_M_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE5_REG_M_Msk&#160;&#160;&#160;(0x3ff000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="gad5608720756ef9917ef4e1f135dca89d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5608720756ef9917ef4e1f135dca89d">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE5_REG_M_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE5_REG_M_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M (Bit 12) <br  />
 </p>

</div>
</div>
<a id="gaa9d6f2a53415fe90351fea2380711075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9d6f2a53415fe90351fea2380711075">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE5_REG_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE5_REG_MODE_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gaa9ed6f89cadd22561f3717e061180579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9ed6f89cadd22561f3717e061180579">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE5_REG_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE5_REG_MODE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga56f6de92ca9cac65cb7412d799458fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56f6de92ca9cac65cb7412d799458fe4">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE5_REG_OUT_BUFFER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE5_REG_OUT_BUFFER_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUT_BUFFER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad07b73b4c401c0e5482388a7d054b708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad07b73b4c401c0e5482388a7d054b708">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE5_REG_OUT_BUFFER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE5_REG_OUT_BUFFER_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUT_BUFFER (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga03dfed24c4f5757ebcf7a2e506606f78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03dfed24c4f5757ebcf7a2e506606f78">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE5_REG_RADIX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE5_REG_RADIX_Msk&#160;&#160;&#160;(0x700UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RADIX (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga850678f12205f080db86a9fa1c030fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga850678f12205f080db86a9fa1c030fbb">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE5_REG_RADIX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE5_REG_RADIX_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RADIX (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga21f32e7643a82a6527e6b2eb4cb20b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21f32e7643a82a6527e6b2eb4cb20b2c">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE5_REG_STRIDE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE5_REG_STRIDE_Msk&#160;&#160;&#160;(0xffc00000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STRIDE (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="ga3d9920eeaae1f6ee3956aa3e23464e7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d9920eeaae1f6ee3956aa3e23464e7d">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE5_REG_STRIDE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE5_REG_STRIDE_Pos&#160;&#160;&#160;(22UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STRIDE (Bit 22) <br  />
 </p>

</div>
</div>
<a id="ga3ddcb15a6b23ab5ef39771b95889e875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ddcb15a6b23ab5ef39771b95889e875">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE6_REG_IN_ADDR_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE6_REG_IN_ADDR_MODE_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_ADDR_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga03f0730ba6ed8d01c5bd62521eb1d191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03f0730ba6ed8d01c5bd62521eb1d191">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE6_REG_IN_ADDR_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE6_REG_IN_ADDR_MODE_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_ADDR_MODE (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga16f25a1363782f8cd5cd3df11fa98ea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16f25a1363782f8cd5cd3df11fa98ea8">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE6_REG_IN_BUFFER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE6_REG_IN_BUFFER_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_BUFFER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0059513eac2fff00df0f2d4d09ad1c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0059513eac2fff00df0f2d4d09ad1c93">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE6_REG_IN_BUFFER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE6_REG_IN_BUFFER_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_BUFFER (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga5c89cecff8bf95cb371d254ee939f009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c89cecff8bf95cb371d254ee939f009">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE6_REG_M_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE6_REG_M_Msk&#160;&#160;&#160;(0x3ff000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="ga23c0a217d93c7784fcf59b402ba17183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23c0a217d93c7784fcf59b402ba17183">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE6_REG_M_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE6_REG_M_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M (Bit 12) <br  />
 </p>

</div>
</div>
<a id="gaba765f075ba6f555c7470a94673430d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba765f075ba6f555c7470a94673430d8">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE6_REG_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE6_REG_MODE_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gad96c544f05dd00b04e95ae8f9cd0cca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad96c544f05dd00b04e95ae8f9cd0cca8">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE6_REG_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE6_REG_MODE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaabd2b7dff1811c872bdc4384f8b55e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabd2b7dff1811c872bdc4384f8b55e2e">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE6_REG_OUT_BUFFER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE6_REG_OUT_BUFFER_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUT_BUFFER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1a9c7a63754c366f9227797387896a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a9c7a63754c366f9227797387896a95">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE6_REG_OUT_BUFFER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE6_REG_OUT_BUFFER_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUT_BUFFER (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gacc65c7898bfa7c21d5f05f94a59e83a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc65c7898bfa7c21d5f05f94a59e83a9">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE6_REG_RADIX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE6_REG_RADIX_Msk&#160;&#160;&#160;(0x700UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RADIX (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga08bb46fd3ec4479f13190b07e88fd1f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08bb46fd3ec4479f13190b07e88fd1f8">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE6_REG_RADIX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE6_REG_RADIX_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RADIX (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga287a58d99dd7f1993b78571cae1d20ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga287a58d99dd7f1993b78571cae1d20ad">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE6_REG_STRIDE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE6_REG_STRIDE_Msk&#160;&#160;&#160;(0xffc00000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STRIDE (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="gad49fe8a07392308c3df00852e74da0a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad49fe8a07392308c3df00852e74da0a7">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE6_REG_STRIDE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE6_REG_STRIDE_Pos&#160;&#160;&#160;(22UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STRIDE (Bit 22) <br  />
 </p>

</div>
</div>
<a id="ga32d508f88c23439535fc4a692a17a49f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32d508f88c23439535fc4a692a17a49f">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE7_REG_IN_ADDR_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE7_REG_IN_ADDR_MODE_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_ADDR_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad85d84f3470bd1187748f91dfdf4fc30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad85d84f3470bd1187748f91dfdf4fc30">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE7_REG_IN_ADDR_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE7_REG_IN_ADDR_MODE_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_ADDR_MODE (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga3856b64b67df9624e08bf2b745327e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3856b64b67df9624e08bf2b745327e39">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE7_REG_IN_BUFFER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE7_REG_IN_BUFFER_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_BUFFER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaccfd0bf30a368731248a97101a80e62f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccfd0bf30a368731248a97101a80e62f">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE7_REG_IN_BUFFER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE7_REG_IN_BUFFER_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IN_BUFFER (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gac687d02605dff4813f39f7ccb94c54f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac687d02605dff4813f39f7ccb94c54f7">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE7_REG_M_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE7_REG_M_Msk&#160;&#160;&#160;(0x3ff000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="ga55d457489de16b1611488ad85d05b872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55d457489de16b1611488ad85d05b872">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE7_REG_M_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE7_REG_M_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>M (Bit 12) <br  />
 </p>

</div>
</div>
<a id="gace7d37b4b80503ea0638db1e05ed6018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace7d37b4b80503ea0638db1e05ed6018">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE7_REG_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE7_REG_MODE_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga8e2b799ad657d176805c464dcf403558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e2b799ad657d176805c464dcf403558">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE7_REG_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE7_REG_MODE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MODE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga7162730b6a363e87a010c22fe2444a51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7162730b6a363e87a010c22fe2444a51">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE7_REG_OUT_BUFFER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE7_REG_OUT_BUFFER_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUT_BUFFER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7229cf17326686bb6d850c3b596aec5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7229cf17326686bb6d850c3b596aec5f">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE7_REG_OUT_BUFFER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE7_REG_OUT_BUFFER_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUT_BUFFER (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga659b0f3467f63c13af0208418e3a034b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga659b0f3467f63c13af0208418e3a034b">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE7_REG_RADIX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE7_REG_RADIX_Msk&#160;&#160;&#160;(0x700UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RADIX (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga3571e6b74c6ddccca41cb95bf13baf4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3571e6b74c6ddccca41cb95bf13baf4a">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE7_REG_RADIX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE7_REG_RADIX_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RADIX (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga3bdd5a0c4dcd8d9eb0b5b5beba1eb084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bdd5a0c4dcd8d9eb0b5b5beba1eb084">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE7_REG_STRIDE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE7_REG_STRIDE_Msk&#160;&#160;&#160;(0xffc00000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STRIDE (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="ga4ab3ec7d08c815e1513d743b58006993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ab3ec7d08c815e1513d743b58006993">&#9670;&nbsp;</a></span>MDCT_MDCT_STAGE7_REG_STRIDE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_STAGE7_REG_STRIDE_Pos&#160;&#160;&#160;(22UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STRIDE (Bit 22) <br  />
 </p>

</div>
</div>
<a id="ga7ed1a9c024df975e8dae6e740d5a5dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ed1a9c024df975e8dae6e740d5a5dc6">&#9670;&nbsp;</a></span>MDCT_MDCT_XBASE_ADDR_REG_XBASE_ADDR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_XBASE_ADDR_REG_XBASE_ADDR_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XBASE_ADDR (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gacbb1a555394b8e6b492be2b417254f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbb1a555394b8e6b492be2b417254f3d">&#9670;&nbsp;</a></span>MDCT_MDCT_XBASE_ADDR_REG_XBASE_ADDR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_XBASE_ADDR_REG_XBASE_ADDR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>XBASE_ADDR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga78553419547f27b9688f2f43dde63a9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78553419547f27b9688f2f43dde63a9d">&#9670;&nbsp;</a></span>MDCT_MDCT_YBASE_ADDR_REG_YBASE_ADDR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_YBASE_ADDR_REG_YBASE_ADDR_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>YBASE_ADDR (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gaf97d7f369d5c89afae06abc99897d5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf97d7f369d5c89afae06abc99897d5e6">&#9670;&nbsp;</a></span>MDCT_MDCT_YBASE_ADDR_REG_YBASE_ADDR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_YBASE_ADDR_REG_YBASE_ADDR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>YBASE_ADDR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac45fc0ae173c489981daba2ba0a795d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac45fc0ae173c489981daba2ba0a795d3">&#9670;&nbsp;</a></span>MDCT_MDCT_ZBASE_ADDR_REG_ZBASE_ADDR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_ZBASE_ADDR_REG_ZBASE_ADDR_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ZBASE_ADDR (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga596f6b18a162b8f77bb3233a353d15e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga596f6b18a162b8f77bb3233a353d15e1">&#9670;&nbsp;</a></span>MDCT_MDCT_ZBASE_ADDR_REG_ZBASE_ADDR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MDCT_MDCT_ZBASE_ADDR_REG_ZBASE_ADDR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ZBASE_ADDR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa659be51d5b7c6ec015226dd8c80c047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa659be51d5b7c6ec015226dd8c80c047">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_GPADC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_GPADC_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_GPADC (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaf5a5ba7a235a4421c2f59d95644fdfdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5a5ba7a235a4421c2f59d95644fdfdc">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_GPADC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_GPADC_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_GPADC (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gad888e80e7e0ed4f3929d2943d5022151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad888e80e7e0ed4f3929d2943d5022151">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_I2C_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_I2C_Msk&#160;&#160;&#160;(0xc0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_I2C (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga081db94f381e132f1d48b99046799330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga081db94f381e132f1d48b99046799330">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_I2C_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_I2C_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_I2C (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gaebbf4f49f5077bb142a168d6739a0984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebbf4f49f5077bb142a168d6739a0984">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_PCM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_PCM_Msk&#160;&#160;&#160;(0x30000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_PCM (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga615da6830ae4d1a132211b973dc4f5a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga615da6830ae4d1a132211b973dc4f5a9">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_PCM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_PCM_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_PCM (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga9122b9fd3b3d511675e03024aa053dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9122b9fd3b3d511675e03024aa053dad">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_PDM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_PDM_Msk&#160;&#160;&#160;(0xc0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_PDM (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga735a97e3845bd8c487e360384935d7ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga735a97e3845bd8c487e360384935d7ea">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_PDM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_PDM_Pos&#160;&#160;&#160;(18UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_PDM (Bit 18) <br  />
 </p>

</div>
</div>
<a id="ga528543760363ca030aac3e533eb76946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga528543760363ca030aac3e533eb76946">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_SDADC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_SDADC_Msk&#160;&#160;&#160;(0xc00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SDADC (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga502160468c1036e0494cb3b9753de04f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga502160468c1036e0494cb3b9753de04f">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_SDADC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_SDADC_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SDADC (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga9d1f1fd5f4a4584be9125615a496c86d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d1f1fd5f4a4584be9125615a496c86d">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_SPARE1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_SPARE1_Msk&#160;&#160;&#160;(0x30000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SPARE1 (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga831cf7104ec24d04a89e33866bb08d05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga831cf7104ec24d04a89e33866bb08d05">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_SPARE1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_SPARE1_Pos&#160;&#160;&#160;(28UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SPARE1 (Bit 28) <br  />
 </p>

</div>
</div>
<a id="ga98482c83b008d3e46e4986ffdcfd50d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98482c83b008d3e46e4986ffdcfd50d8">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_SPARE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_SPARE_Msk&#160;&#160;&#160;(0xc0000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SPARE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga08489bc09ba7a8ee90ac0abe3af7976a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08489bc09ba7a8ee90ac0abe3af7976a">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_SPARE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_SPARE_Pos&#160;&#160;&#160;(30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SPARE (Bit 30) <br  />
 </p>

</div>
</div>
<a id="ga8b1e656e854b7c344f1bcd791ca243a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b1e656e854b7c344f1bcd791ca243a1">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_SPI_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_SPI_Msk&#160;&#160;&#160;(0x30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SPI (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga315baae73c2ee7313d0bb62c22be8e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga315baae73c2ee7313d0bb62c22be8e9d">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_SPI_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_SPI_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SPI (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga763ae70608698c538ed1a487f799b127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga763ae70608698c538ed1a487f799b127">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_SRC2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_SRC2_Msk&#160;&#160;&#160;(0xc000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SRC2 (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gafa43e5c263b0648842d48b6a01762578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa43e5c263b0648842d48b6a01762578">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_SRC2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_SRC2_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SRC2 (Bit 14) <br  />
 </p>

</div>
</div>
<a id="gaf1d9a15a0738d7c68ce4edf75ae66f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1d9a15a0738d7c68ce4edf75ae66f2d">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_SRC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_SRC_Msk&#160;&#160;&#160;(0x3000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SRC (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga1159f5505c173bb890aca4d3b7ec7d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1159f5505c173bb890aca4d3b7ec7d92">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_SRC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_SRC_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SRC (Bit 12) <br  />
 </p>

</div>
</div>
<a id="gab5d576f17255031dd534a05d10122e2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5d576f17255031dd534a05d10122e2f">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_TIMER2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_TIMER2_Msk&#160;&#160;&#160;(0xc00000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER2 (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaa62821eb97229eef664a1d35d0669856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa62821eb97229eef664a1d35d0669856">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_TIMER2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_TIMER2_Pos&#160;&#160;&#160;(22UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER2 (Bit 22) <br  />
 </p>

</div>
</div>
<a id="ga5219560b55d47c955b3566c156f65a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5219560b55d47c955b3566c156f65a84">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_TIMER3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_TIMER3_Msk&#160;&#160;&#160;(0x3000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER3 (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga85638962a80b60d791e519e2eaa57149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85638962a80b60d791e519e2eaa57149">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_TIMER3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_TIMER3_Pos&#160;&#160;&#160;(24UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER3 (Bit 24) <br  />
 </p>

</div>
</div>
<a id="gaa88c8b1c1cfba8099fa86e0879335006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa88c8b1c1cfba8099fa86e0879335006">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_TIMER4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_TIMER4_Msk&#160;&#160;&#160;(0xc000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER4 (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gab0e6fc4049f77b43ec68ff4d5c064604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0e6fc4049f77b43ec68ff4d5c064604">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_TIMER4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_TIMER4_Pos&#160;&#160;&#160;(26UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER4 (Bit 26) <br  />
 </p>

</div>
</div>
<a id="ga2679a806eb15a1774ad8137268f1c699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2679a806eb15a1774ad8137268f1c699">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_TIMER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_TIMER_Msk&#160;&#160;&#160;(0x300000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaf88eb91f1e42efba0a55a500ba7a4eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf88eb91f1e42efba0a55a500ba7a4eeb">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_TIMER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_TIMER_Pos&#160;&#160;&#160;(20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER (Bit 20) <br  />
 </p>

</div>
</div>
<a id="ga47445fd5bcd8714b03d1edfab669c5b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47445fd5bcd8714b03d1edfab669c5b0">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_UART2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_UART2_Msk&#160;&#160;&#160;(0xcUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_UART2 (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga453860b66e001f85faa39ecdb0b9536b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga453860b66e001f85faa39ecdb0b9536b">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_UART2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_UART2_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_UART2 (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga79d220ced40eaeae012fa52519498392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79d220ced40eaeae012fa52519498392">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_UART_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_UART_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_UART (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga6a9f57233a3073557e2eca186d1c6932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a9f57233a3073557e2eca186d1c6932">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_RESET_REG_BUSY_UART_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_RESET_REG_BUSY_UART_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_UART (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga233ecac1df7b2f4589af05d0d1751c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga233ecac1df7b2f4589af05d0d1751c93">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_GPADC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_GPADC_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_GPADC (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gafaf7c2bd4cab6a7031352cebcb2b0e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaf7c2bd4cab6a7031352cebcb2b0e7e">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_GPADC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_GPADC_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_GPADC (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga6e102ea5f9236093f0ee1f1d8c17e9b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e102ea5f9236093f0ee1f1d8c17e9b0">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_I2C_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_I2C_Msk&#160;&#160;&#160;(0xc0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_I2C (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaa8c0d7284f6925354584aad1f6fa00f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8c0d7284f6925354584aad1f6fa00f5">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_I2C_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_I2C_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_I2C (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gae5acccf26e727f559953de3cfee4f658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5acccf26e727f559953de3cfee4f658">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_PCM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_PCM_Msk&#160;&#160;&#160;(0x30000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_PCM (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaf0ec74ee72a9206569f5dee5e3fe5ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0ec74ee72a9206569f5dee5e3fe5ad0">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_PCM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_PCM_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_PCM (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga1a14ad6e27ed392d0a55761739b2c3a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a14ad6e27ed392d0a55761739b2c3a6">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_PDM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_PDM_Msk&#160;&#160;&#160;(0xc0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_PDM (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga19477f621059678fc1dedabd6e930039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19477f621059678fc1dedabd6e930039">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_PDM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_PDM_Pos&#160;&#160;&#160;(18UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_PDM (Bit 18) <br  />
 </p>

</div>
</div>
<a id="gae5c602382e2d76dc377fa9983c3a7577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5c602382e2d76dc377fa9983c3a7577">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_SDADC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_SDADC_Msk&#160;&#160;&#160;(0xc00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SDADC (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gadedb1c33b293852b3fa74ca8617b9187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadedb1c33b293852b3fa74ca8617b9187">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_SDADC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_SDADC_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SDADC (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gab8a47cfd333f59c9d1bea026fd42f9b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8a47cfd333f59c9d1bea026fd42f9b4">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_SPARE1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_SPARE1_Msk&#160;&#160;&#160;(0x30000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SPARE1 (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gac252357776af23e19673eebb23a52dc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac252357776af23e19673eebb23a52dc5">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_SPARE1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_SPARE1_Pos&#160;&#160;&#160;(28UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SPARE1 (Bit 28) <br  />
 </p>

</div>
</div>
<a id="ga517014aae39300550790d0ea89f661bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga517014aae39300550790d0ea89f661bd">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_SPARE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_SPARE_Msk&#160;&#160;&#160;(0xc0000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SPARE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga3f7154305bea290870fadf2a99343d9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f7154305bea290870fadf2a99343d9f">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_SPARE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_SPARE_Pos&#160;&#160;&#160;(30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SPARE (Bit 30) <br  />
 </p>

</div>
</div>
<a id="gac9447d645711633b6e4e12ae82c831c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9447d645711633b6e4e12ae82c831c6">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_SPI_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_SPI_Msk&#160;&#160;&#160;(0x30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SPI (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga3ccf9f2136574e96051b897a8a632ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ccf9f2136574e96051b897a8a632ffb">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_SPI_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_SPI_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SPI (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gaf16cdc8b25f6ee95cafc52177522c8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf16cdc8b25f6ee95cafc52177522c8a5">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_SRC2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_SRC2_Msk&#160;&#160;&#160;(0xc000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SRC2 (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga3a4fb27aae1f8e511b7cd539a654b747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a4fb27aae1f8e511b7cd539a654b747">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_SRC2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_SRC2_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SRC2 (Bit 14) <br  />
 </p>

</div>
</div>
<a id="ga6c84f206b4b2ff4ad10083778f19c761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c84f206b4b2ff4ad10083778f19c761">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_SRC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_SRC_Msk&#160;&#160;&#160;(0x3000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SRC (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gab16f46d3036a744dc09064177c424aab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab16f46d3036a744dc09064177c424aab">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_SRC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_SRC_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SRC (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga883146621c2e397eeba9718a24f03d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga883146621c2e397eeba9718a24f03d47">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_TIMER2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_TIMER2_Msk&#160;&#160;&#160;(0xc00000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER2 (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga598ee8174aec7be111339c3d0c0e1cc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga598ee8174aec7be111339c3d0c0e1cc1">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_TIMER2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_TIMER2_Pos&#160;&#160;&#160;(22UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER2 (Bit 22) <br  />
 </p>

</div>
</div>
<a id="ga1bd855aac983c56bb411e4a9e9ba38bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bd855aac983c56bb411e4a9e9ba38bb">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_TIMER3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_TIMER3_Msk&#160;&#160;&#160;(0x3000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER3 (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga40cdb689e1714600a4d7ef90e1b15bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40cdb689e1714600a4d7ef90e1b15bda">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_TIMER3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_TIMER3_Pos&#160;&#160;&#160;(24UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER3 (Bit 24) <br  />
 </p>

</div>
</div>
<a id="gacaa0c6075ce96ab7f70361720e7d98d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaa0c6075ce96ab7f70361720e7d98d1">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_TIMER4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_TIMER4_Msk&#160;&#160;&#160;(0xc000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER4 (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaf7aeba4f89d4c7ff31c9d9533936552e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7aeba4f89d4c7ff31c9d9533936552e">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_TIMER4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_TIMER4_Pos&#160;&#160;&#160;(26UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER4 (Bit 26) <br  />
 </p>

</div>
</div>
<a id="gae0ce893e0122b95165dc370e7fdda2d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0ce893e0122b95165dc370e7fdda2d0">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_TIMER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_TIMER_Msk&#160;&#160;&#160;(0x300000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gabbb520d0abd3d8552bd1fb35fc1ef9b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbb520d0abd3d8552bd1fb35fc1ef9b8">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_TIMER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_TIMER_Pos&#160;&#160;&#160;(20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER (Bit 20) <br  />
 </p>

</div>
</div>
<a id="ga996dd0919594d7400309352cebb6eb9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga996dd0919594d7400309352cebb6eb9a">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_UART2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_UART2_Msk&#160;&#160;&#160;(0xcUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_UART2 (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga671085eed8bd07447180fd3ede0caf1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga671085eed8bd07447180fd3ede0caf1c">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_UART2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_UART2_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_UART2 (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga96c8fbb59b1cf352827201ee9583f74c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96c8fbb59b1cf352827201ee9583f74c">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_UART_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_UART_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_UART (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga2b88ae64694af96f219e5a676ec64e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b88ae64694af96f219e5a676ec64e04">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_SET_REG_BUSY_UART_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_SET_REG_BUSY_UART_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_UART (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga71cc0db1f9c8bb4ce7ed3c9a9783c313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71cc0db1f9c8bb4ce7ed3c9a9783c313">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_GPADC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_GPADC_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_GPADC (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga5cf2264617c33fc774a7fe6b3c13c635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cf2264617c33fc774a7fe6b3c13c635">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_GPADC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_GPADC_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_GPADC (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga91155c397f099de6e4436fcd0c2b67be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91155c397f099de6e4436fcd0c2b67be">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_I2C_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_I2C_Msk&#160;&#160;&#160;(0xc0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_I2C (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gafb041407c1f796107741288d722b5c4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb041407c1f796107741288d722b5c4e">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_I2C_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_I2C_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_I2C (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga8cdc7e5fa8d2a1b865a0499d81b61026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cdc7e5fa8d2a1b865a0499d81b61026">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_PCM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_PCM_Msk&#160;&#160;&#160;(0x30000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_PCM (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga69188922e01027d8ef6190d33dc138af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69188922e01027d8ef6190d33dc138af">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_PCM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_PCM_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_PCM (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga1f3cbf2933f36e53d8d2edfb75ab3bc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f3cbf2933f36e53d8d2edfb75ab3bc6">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_PDM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_PDM_Msk&#160;&#160;&#160;(0xc0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_PDM (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gafaa90cb25002dea51f58655ac2a70544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaa90cb25002dea51f58655ac2a70544">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_PDM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_PDM_Pos&#160;&#160;&#160;(18UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_PDM (Bit 18) <br  />
 </p>

</div>
</div>
<a id="ga43865999d7375e5f2d2644896f719409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43865999d7375e5f2d2644896f719409">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_SDADC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_SDADC_Msk&#160;&#160;&#160;(0xc00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SDADC (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gad20a520064ffecc7deeeeeac6c0ea710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad20a520064ffecc7deeeeeac6c0ea710">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_SDADC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_SDADC_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SDADC (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gafdc358da7bbd743343f4a83377f68218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdc358da7bbd743343f4a83377f68218">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_SPARE1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_SPARE1_Msk&#160;&#160;&#160;(0x30000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SPARE1 (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga7b0dbbac527d108abb2142761d5f3d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b0dbbac527d108abb2142761d5f3d96">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_SPARE1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_SPARE1_Pos&#160;&#160;&#160;(28UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SPARE1 (Bit 28) <br  />
 </p>

</div>
</div>
<a id="gaac49dee2738f89f34190758663e26915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac49dee2738f89f34190758663e26915">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_SPARE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_SPARE_Msk&#160;&#160;&#160;(0xc0000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SPARE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gadffcb29448c22cada262cd9d034da550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadffcb29448c22cada262cd9d034da550">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_SPARE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_SPARE_Pos&#160;&#160;&#160;(30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SPARE (Bit 30) <br  />
 </p>

</div>
</div>
<a id="ga67a9415351710a74a8207697c8c080c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67a9415351710a74a8207697c8c080c0">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_SPI_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_SPI_Msk&#160;&#160;&#160;(0x30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SPI (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gac022850b9296907611c53471c2bc6578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac022850b9296907611c53471c2bc6578">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_SPI_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_SPI_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SPI (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga4376a62970af3ff5d7ef2a8424d9604d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4376a62970af3ff5d7ef2a8424d9604d">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_SRC2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_SRC2_Msk&#160;&#160;&#160;(0xc000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SRC2 (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gae3d8dc2a12e9ebc9aac104e2396a94d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3d8dc2a12e9ebc9aac104e2396a94d7">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_SRC2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_SRC2_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SRC2 (Bit 14) <br  />
 </p>

</div>
</div>
<a id="gaf6b6d0a9aa9529fc4c11920a46e95454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6b6d0a9aa9529fc4c11920a46e95454">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_SRC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_SRC_Msk&#160;&#160;&#160;(0x3000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SRC (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga8ae87f143a06752d8827c4a3e4080e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ae87f143a06752d8827c4a3e4080e27">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_SRC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_SRC_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_SRC (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga18d415a941fe426bfacfa377404af723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18d415a941fe426bfacfa377404af723">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_TIMER2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_TIMER2_Msk&#160;&#160;&#160;(0xc00000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER2 (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga193d26f8f8c67ea0cb8d26b01d8e8d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga193d26f8f8c67ea0cb8d26b01d8e8d6e">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_TIMER2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_TIMER2_Pos&#160;&#160;&#160;(22UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER2 (Bit 22) <br  />
 </p>

</div>
</div>
<a id="ga72bfd0d6a6109246c7f3152973965bc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72bfd0d6a6109246c7f3152973965bc3">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_TIMER3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_TIMER3_Msk&#160;&#160;&#160;(0x3000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER3 (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga1bae074464aba38dc329a3b0882ef19f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bae074464aba38dc329a3b0882ef19f">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_TIMER3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_TIMER3_Pos&#160;&#160;&#160;(24UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER3 (Bit 24) <br  />
 </p>

</div>
</div>
<a id="ga21b89b25eac83b29d8ce11a7867518da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21b89b25eac83b29d8ce11a7867518da">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_TIMER4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_TIMER4_Msk&#160;&#160;&#160;(0xc000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER4 (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaeefabcd3393eca798ba9dbdd7cbb233a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeefabcd3393eca798ba9dbdd7cbb233a">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_TIMER4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_TIMER4_Pos&#160;&#160;&#160;(26UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER4 (Bit 26) <br  />
 </p>

</div>
</div>
<a id="ga272c31de646f28211e0bb7374d55523e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga272c31de646f28211e0bb7374d55523e">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_TIMER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_TIMER_Msk&#160;&#160;&#160;(0x300000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga7c0828ac37d02c1044c7f750f51e959e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c0828ac37d02c1044c7f750f51e959e">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_TIMER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_TIMER_Pos&#160;&#160;&#160;(20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_TIMER (Bit 20) <br  />
 </p>

</div>
</div>
<a id="gacbc9425903e93fe4abedf1731ee7c6e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbc9425903e93fe4abedf1731ee7c6e3">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_UART2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_UART2_Msk&#160;&#160;&#160;(0xcUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_UART2 (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaad691de1dbd701be359d613d4b22bfbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad691de1dbd701be359d613d4b22bfbc">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_UART2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_UART2_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_UART2 (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga653495a7d9b350e17c16d67178281038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga653495a7d9b350e17c16d67178281038">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_UART_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_UART_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_UART (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga2eb4e68851cc5a7f6d2b82c40021d6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eb4e68851cc5a7f6d2b82c40021d6d6">&#9670;&nbsp;</a></span>MEMCTRL_BUSY_STAT_REG_BUSY_UART_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_BUSY_STAT_REG_BUSY_UART_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BUSY_UART (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga7db6a820b81ab38cf17c3d06c67ca2f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7db6a820b81ab38cf17c3d06c67ca2f7">&#9670;&nbsp;</a></span>MEMCTRL_CMI_CODE_BASE_REG_CMI_CODE_BASE_ADDR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_CMI_CODE_BASE_REG_CMI_CODE_BASE_ADDR_Msk&#160;&#160;&#160;(0x7ff00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMI_CODE_BASE_ADDR (Bitfield-Mask: 0x7ff) <br  />
 </p>

</div>
</div>
<a id="ga5509e63d31fa5b1223ebe29aa94a3f65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5509e63d31fa5b1223ebe29aa94a3f65">&#9670;&nbsp;</a></span>MEMCTRL_CMI_CODE_BASE_REG_CMI_CODE_BASE_ADDR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_CMI_CODE_BASE_REG_CMI_CODE_BASE_ADDR_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMI_CODE_BASE_ADDR (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga13c78bf20e92d05a6fa365a3118115fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13c78bf20e92d05a6fa365a3118115fb">&#9670;&nbsp;</a></span>MEMCTRL_CMI_DATA_BASE_REG_CMI_DATA_BASE_ADDR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_CMI_DATA_BASE_REG_CMI_DATA_BASE_ADDR_Msk&#160;&#160;&#160;(0x7fffcUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMI_DATA_BASE_ADDR (Bitfield-Mask: 0x1ffff) <br  />
 </p>

</div>
</div>
<a id="ga588a0837f432f7f29943393bf19594d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga588a0837f432f7f29943393bf19594d7">&#9670;&nbsp;</a></span>MEMCTRL_CMI_DATA_BASE_REG_CMI_DATA_BASE_ADDR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_CMI_DATA_BASE_REG_CMI_DATA_BASE_ADDR_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMI_DATA_BASE_ADDR (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga2dbb019eb47900f22366956aecc7b4fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dbb019eb47900f22366956aecc7b4fc">&#9670;&nbsp;</a></span>MEMCTRL_CMI_SHARED_BASE_REG_CMI_SHARED_BASE_ADDR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_CMI_SHARED_BASE_REG_CMI_SHARED_BASE_ADDR_Msk&#160;&#160;&#160;(0x7fffcUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMI_SHARED_BASE_ADDR (Bitfield-Mask: 0x1ffff) <br  />
 </p>

</div>
</div>
<a id="ga0ac3bd85ddf81d06db7cfa7d76b1d10d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ac3bd85ddf81d06db7cfa7d76b1d10d">&#9670;&nbsp;</a></span>MEMCTRL_CMI_SHARED_BASE_REG_CMI_SHARED_BASE_ADDR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_CMI_SHARED_BASE_REG_CMI_SHARED_BASE_ADDR_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMI_SHARED_BASE_ADDR (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga48fdf4d8d91b7f37a2eb59eecd5235db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48fdf4d8d91b7f37a2eb59eecd5235db">&#9670;&nbsp;</a></span>MEMCTRL_MEM_PRIO_REG_AHB2_PRIO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_PRIO_REG_AHB2_PRIO_Msk&#160;&#160;&#160;(0x38UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB2_PRIO (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gadaa97da3a9bf7a910cebe0f93db4ac71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadaa97da3a9bf7a910cebe0f93db4ac71">&#9670;&nbsp;</a></span>MEMCTRL_MEM_PRIO_REG_AHB2_PRIO_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_PRIO_REG_AHB2_PRIO_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB2_PRIO (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gaaeaa0d1b53f746057998fea15334a8c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeaa0d1b53f746057998fea15334a8c0">&#9670;&nbsp;</a></span>MEMCTRL_MEM_PRIO_REG_AHB3_PRIO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_PRIO_REG_AHB3_PRIO_Msk&#160;&#160;&#160;(0x1c0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB3_PRIO (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga89101b052eda768fc58b3411a4876366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89101b052eda768fc58b3411a4876366">&#9670;&nbsp;</a></span>MEMCTRL_MEM_PRIO_REG_AHB3_PRIO_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_PRIO_REG_AHB3_PRIO_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB3_PRIO (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga40a82c9f55c6cb41335e4c740e76bbed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40a82c9f55c6cb41335e4c740e76bbed">&#9670;&nbsp;</a></span>MEMCTRL_MEM_PRIO_REG_AHB_PRIO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_PRIO_REG_AHB_PRIO_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_PRIO (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gaddffc1f3aa5e46fa60001697ae10c37c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddffc1f3aa5e46fa60001697ae10c37c">&#9670;&nbsp;</a></span>MEMCTRL_MEM_PRIO_REG_AHB_PRIO_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_PRIO_REG_AHB_PRIO_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_PRIO (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa4c27dcf2102f652912a5a5bc99debf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c27dcf2102f652912a5a5bc99debf0">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STALL_REG_AHB2_MAX_STALL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STALL_REG_AHB2_MAX_STALL_Msk&#160;&#160;&#160;(0xf0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB2_MAX_STALL (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gacb8954742caa18b37b68ff8f9cea056d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb8954742caa18b37b68ff8f9cea056d">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STALL_REG_AHB2_MAX_STALL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STALL_REG_AHB2_MAX_STALL_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB2_MAX_STALL (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga49a590cfe8e29921b7ab0507b814d672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49a590cfe8e29921b7ab0507b814d672">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STALL_REG_AHB3_MAX_STALL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STALL_REG_AHB3_MAX_STALL_Msk&#160;&#160;&#160;(0xf00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB3_MAX_STALL (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga8404ea3437105743e2b833d075625716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8404ea3437105743e2b833d075625716">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STALL_REG_AHB3_MAX_STALL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STALL_REG_AHB3_MAX_STALL_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB3_MAX_STALL (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga4de840f6e9413d8e30c62d492628250d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4de840f6e9413d8e30c62d492628250d">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STALL_REG_AHB_MAX_STALL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STALL_REG_AHB_MAX_STALL_Msk&#160;&#160;&#160;(0xfUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_MAX_STALL (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gaa952464b3128302d1c27051b7d55f7f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa952464b3128302d1c27051b7d55f7f9">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STALL_REG_AHB_MAX_STALL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STALL_REG_AHB_MAX_STALL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_MAX_STALL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga18abe326a8d9e5c7ce19413f5f7bf88e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18abe326a8d9e5c7ce19413f5f7bf88e">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS2_REG_RAM1_OFF_BUT_ACCESS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS2_REG_RAM1_OFF_BUT_ACCESS_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAM1_OFF_BUT_ACCESS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga942c0c09f1bf46554f9237d95185bb1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga942c0c09f1bf46554f9237d95185bb1e">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS2_REG_RAM1_OFF_BUT_ACCESS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS2_REG_RAM1_OFF_BUT_ACCESS_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAM1_OFF_BUT_ACCESS (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga81ef5a24aee9f29eba718ae859930541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81ef5a24aee9f29eba718ae859930541">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS2_REG_RAM2_OFF_BUT_ACCESS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS2_REG_RAM2_OFF_BUT_ACCESS_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAM2_OFF_BUT_ACCESS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gacea73add199c4c2975800a5df177ed8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacea73add199c4c2975800a5df177ed8f">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS2_REG_RAM2_OFF_BUT_ACCESS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS2_REG_RAM2_OFF_BUT_ACCESS_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAM2_OFF_BUT_ACCESS (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gae05bdeee1052d3e728daa2fa2f329d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae05bdeee1052d3e728daa2fa2f329d36">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS2_REG_RAM3_OFF_BUT_ACCESS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS2_REG_RAM3_OFF_BUT_ACCESS_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAM3_OFF_BUT_ACCESS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8ed04a9ac9ea9752ec83b64e8ab7275e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ed04a9ac9ea9752ec83b64e8ab7275e">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS2_REG_RAM3_OFF_BUT_ACCESS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS2_REG_RAM3_OFF_BUT_ACCESS_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAM3_OFF_BUT_ACCESS (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gab350cb8ad4230a14e2267d7ca557cd1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab350cb8ad4230a14e2267d7ca557cd1c">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_AHB2_CLR_WR_BUFF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_AHB2_CLR_WR_BUFF_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB2_CLR_WR_BUFF (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac7d22f32b823350c3e126ea9a0176640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7d22f32b823350c3e126ea9a0176640">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_AHB2_CLR_WR_BUFF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_AHB2_CLR_WR_BUFF_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB2_CLR_WR_BUFF (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga4aa9748cffc890d561145fde8675a152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aa9748cffc890d561145fde8675a152">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_AHB2_WR_BUFF_CNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_AHB2_WR_BUFF_CNT_Msk&#160;&#160;&#160;(0xf000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB2_WR_BUFF_CNT (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga95d79a42cc41200013342400d7c51cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95d79a42cc41200013342400d7c51cc2">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_AHB2_WR_BUFF_CNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_AHB2_WR_BUFF_CNT_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB2_WR_BUFF_CNT (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga76fe2671618e18f8c4795012cfb46282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76fe2671618e18f8c4795012cfb46282">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_AHB2_WRITE_BUFF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_AHB2_WRITE_BUFF_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB2_WRITE_BUFF (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae64fd36938e1b0206864671e77a6a35b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae64fd36938e1b0206864671e77a6a35b">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_AHB2_WRITE_BUFF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_AHB2_WRITE_BUFF_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB2_WRITE_BUFF (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga1beae9361721c543e0f8a03386804387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1beae9361721c543e0f8a03386804387">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_AHB3_CLR_WR_BUFF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_AHB3_CLR_WR_BUFF_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB3_CLR_WR_BUFF (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gafd8b9d5dce3d68242daf983c27d5113c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd8b9d5dce3d68242daf983c27d5113c">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_AHB3_CLR_WR_BUFF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_AHB3_CLR_WR_BUFF_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB3_CLR_WR_BUFF (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga7a4ec8ef276e883487420f18565ec07d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a4ec8ef276e883487420f18565ec07d">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_AHB3_WR_BUFF_CNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_AHB3_WR_BUFF_CNT_Msk&#160;&#160;&#160;(0xf0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB3_WR_BUFF_CNT (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga8374816504da9bf0ee57370c0d4a7e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8374816504da9bf0ee57370c0d4a7e14">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_AHB3_WR_BUFF_CNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_AHB3_WR_BUFF_CNT_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB3_WR_BUFF_CNT (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga0f2baca53434ed5bd8a15d3597339813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f2baca53434ed5bd8a15d3597339813">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_AHB3_WRITE_BUFF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_AHB3_WRITE_BUFF_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB3_WRITE_BUFF (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga337eeaaf43f16cc7ada341c7e64f4aad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga337eeaaf43f16cc7ada341c7e64f4aad">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_AHB3_WRITE_BUFF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_AHB3_WRITE_BUFF_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB3_WRITE_BUFF (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga3e92f258d398d6687458ed6df230ab5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e92f258d398d6687458ed6df230ab5b">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_AHB_CLR_WR_BUFF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_AHB_CLR_WR_BUFF_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_CLR_WR_BUFF (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga95de5abcc39754de639bdbaf18864a6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95de5abcc39754de639bdbaf18864a6e">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_AHB_CLR_WR_BUFF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_AHB_CLR_WR_BUFF_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_CLR_WR_BUFF (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga8f1de46a8713b2ad15a0b944c75199c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f1de46a8713b2ad15a0b944c75199c0">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_AHB_WR_BUFF_CNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_AHB_WR_BUFF_CNT_Msk&#160;&#160;&#160;(0xf00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_WR_BUFF_CNT (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga1dc22a803564294622e26ce0d1916e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dc22a803564294622e26ce0d1916e91">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_AHB_WR_BUFF_CNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_AHB_WR_BUFF_CNT_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_WR_BUFF_CNT (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga4ecdbe31043e490f96c11ee7cbf60235"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ecdbe31043e490f96c11ee7cbf60235">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_AHB_WRITE_BUFF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_AHB_WRITE_BUFF_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_WRITE_BUFF (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga98681b0f81dcd5d1e341b6e118318e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98681b0f81dcd5d1e341b6e118318e89">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_AHB_WRITE_BUFF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_AHB_WRITE_BUFF_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_WRITE_BUFF (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gacfaac80feff8de305ed2f0e2106ccac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfaac80feff8de305ed2f0e2106ccac3">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_MTB_CLEAR_READY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_MTB_CLEAR_READY_Msk&#160;&#160;&#160;(0x200000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB_CLEAR_READY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga578462881cfd53abb7de1204fe6dab1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga578462881cfd53abb7de1204fe6dab1b">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_MTB_CLEAR_READY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_MTB_CLEAR_READY_Pos&#160;&#160;&#160;(21UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB_CLEAR_READY (Bit 21) <br  />
 </p>

</div>
</div>
<a id="ga1439bcee9f8d7f5d6eeb9c565c8432fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1439bcee9f8d7f5d6eeb9c565c8432fb">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_MTB_NOT_READY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_MTB_NOT_READY_Msk&#160;&#160;&#160;(0x100000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB_NOT_READY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga85a22a0c51364ec6fa3642077c9f05ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85a22a0c51364ec6fa3642077c9f05ef">&#9670;&nbsp;</a></span>MEMCTRL_MEM_STATUS_REG_MTB_NOT_READY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMCTRL_MEM_STATUS_REG_MTB_NOT_READY_Pos&#160;&#160;&#160;(20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MTB_NOT_READY (Bit 20) <br  />
 </p>

</div>
</div>
<a id="gae984b880a54d6ba7aa279b861a416783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae984b880a54d6ba7aa279b861a416783">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_CH_DEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_CH_DEL_Msk&#160;&#160;&#160;(0xf800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_CH_DEL (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga9b5aba8564633d21d006ab0d83a39c37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b5aba8564633d21d006ab0d83a39c37">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_CH_DEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_CH_DEL_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_CH_DEL (Bit 11) <br  />
 </p>

</div>
</div>
<a id="gae1ab07c57e885c16cc55331829e9d050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1ab07c57e885c16cc55331829e9d050">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_CLK_BIT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_CLK_BIT_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_CLK_BIT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac8f625f299708fc337ad7ba9f1ca092c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8f625f299708fc337ad7ba9f1ca092c">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_CLK_BIT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_CLK_BIT_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_CLK_BIT (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga296d1dbf867022eac73e11f4e25b13a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga296d1dbf867022eac73e11f4e25b13a5">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_CLKINV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_CLKINV_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_CLKINV (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga05e232ff16ec9374debbe8ef1b2e772e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05e232ff16ec9374debbe8ef1b2e772e">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_CLKINV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_CLKINV_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_CLKINV (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga51b0b9fdfd8ea3dc5be8346f74a182eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51b0b9fdfd8ea3dc5be8346f74a182eb">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_EN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga744517d757bd1060935fcd65e38e6e45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga744517d757bd1060935fcd65e38e6e45">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa1233ba6a9e6c548076752307ae5a66c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1233ba6a9e6c548076752307ae5a66c">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_FSC_DIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_FSC_DIV_Msk&#160;&#160;&#160;(0xfff00000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_FSC_DIV (Bitfield-Mask: 0xfff) <br  />
 </p>

</div>
</div>
<a id="ga3d320f8bd1298337405429f74333cb13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d320f8bd1298337405429f74333cb13">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_FSC_DIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_FSC_DIV_Pos&#160;&#160;&#160;(20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_FSC_DIV (Bit 20) <br  />
 </p>

</div>
</div>
<a id="gabbabb8a2c03bc03e96d00057d24d5ce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbabb8a2c03bc03e96d00057d24d5ce8">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_FSC_EDGE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_FSC_EDGE_Msk&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_FSC_EDGE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae801cc5d7e076c6f7cd3707b95ac3e7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae801cc5d7e076c6f7cd3707b95ac3e7e">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_FSC_EDGE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_FSC_EDGE_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_FSC_EDGE (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga8a0e4489526f6ce080e82d13e4322401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a0e4489526f6ce080e82d13e4322401">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_FSCDEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_FSCDEL_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_FSCDEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga30687411cf3221b279f83c0831d31c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30687411cf3221b279f83c0831d31c9b">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_FSCDEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_FSCDEL_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_FSCDEL (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga9d850ab4226a019e96fc835ceae08c2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d850ab4226a019e96fc835ceae08c2f">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_FSCINV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_FSCINV_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_FSCINV (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga23dbe509274dc39dc6e6d099cdcb5398"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23dbe509274dc39dc6e6d099cdcb5398">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_FSCINV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_FSCINV_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_FSCINV (Bit 9) <br  />
 </p>

</div>
</div>
<a id="gab73d5a87247a60c4a4afefce5b51af30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab73d5a87247a60c4a4afefce5b51af30">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_FSCLEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_FSCLEN_Msk&#160;&#160;&#160;(0x3cUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_FSCLEN (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gafb09ff1362c3eecda8fa1f21a1f276cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb09ff1362c3eecda8fa1f21a1f276cd">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_FSCLEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_FSCLEN_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_FSCLEN (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gaff432670b568fff0caf2a234af315949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff432670b568fff0caf2a234af315949">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_MASTER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_MASTER_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_MASTER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab6cac8dd1548e256256c4f426f9403b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6cac8dd1548e256256c4f426f9403b6">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_MASTER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_MASTER_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_MASTER (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gaf3dddb795f382fea1b59bd1ee2128f0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3dddb795f382fea1b59bd1ee2128f0e">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_PPOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_PPOD_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_PPOD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga028c0aa967b171c20b2fce62ffbc6253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga028c0aa967b171c20b2fce62ffbc6253">&#9670;&nbsp;</a></span>PCM1_PCM1_CTRL_REG_PCM_PPOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_CTRL_REG_PCM_PPOD_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_PPOD (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga2fddb9b26367835718084defa549f7f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fddb9b26367835718084defa549f7f7">&#9670;&nbsp;</a></span>PCM1_PCM1_IN1_REG_PCM_IN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_IN1_REG_PCM_IN_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_IN (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gaf8aaba1c1ad09197b60df9f0a2b97aaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8aaba1c1ad09197b60df9f0a2b97aaf">&#9670;&nbsp;</a></span>PCM1_PCM1_IN1_REG_PCM_IN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_IN1_REG_PCM_IN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_IN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga808051462a62897692282e0cfcf546b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga808051462a62897692282e0cfcf546b6">&#9670;&nbsp;</a></span>PCM1_PCM1_IN2_REG_PCM_IN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_IN2_REG_PCM_IN_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_IN (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga1573aca77b84b1fb6eb9de3d2690a6e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1573aca77b84b1fb6eb9de3d2690a6e9">&#9670;&nbsp;</a></span>PCM1_PCM1_IN2_REG_PCM_IN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_IN2_REG_PCM_IN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_IN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga6d3dff164015e4dd7785a994f134b3f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d3dff164015e4dd7785a994f134b3f7">&#9670;&nbsp;</a></span>PCM1_PCM1_OUT1_REG_PCM_OUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_OUT1_REG_PCM_OUT_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_OUT (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga30064c7309ac1ec79a83775982f54f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30064c7309ac1ec79a83775982f54f20">&#9670;&nbsp;</a></span>PCM1_PCM1_OUT1_REG_PCM_OUT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_OUT1_REG_PCM_OUT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_OUT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga556bf0e8b597bc61adaf7509a1255995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga556bf0e8b597bc61adaf7509a1255995">&#9670;&nbsp;</a></span>PCM1_PCM1_OUT2_REG_PCM_OUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_OUT2_REG_PCM_OUT_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_OUT (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga1d9210c2a9ced8e774ac81ca72caba9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d9210c2a9ced8e774ac81ca72caba9d">&#9670;&nbsp;</a></span>PCM1_PCM1_OUT2_REG_PCM_OUT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCM1_PCM1_OUT2_REG_PCM_OUT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM_OUT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga70a291c37ba0317da4da6d81255cb3d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70a291c37ba0317da4da6d81255cb3d9">&#9670;&nbsp;</a></span>PDC_PDC_ACKNOWLEDGE_REG_PDC_ACKNOWLEDGE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_ACKNOWLEDGE_REG_PDC_ACKNOWLEDGE_Msk&#160;&#160;&#160;(0x1fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_ACKNOWLEDGE (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga44b633cd15d2fdc8a5c101cfc2642d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44b633cd15d2fdc8a5c101cfc2642d7b">&#9670;&nbsp;</a></span>PDC_PDC_ACKNOWLEDGE_REG_PDC_ACKNOWLEDGE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_ACKNOWLEDGE_REG_PDC_ACKNOWLEDGE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_ACKNOWLEDGE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga72887aea6977beea9789ab50c4fbabb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72887aea6977beea9789ab50c4fbabb6">&#9670;&nbsp;</a></span>PDC_PDC_CONFIG_REG_PD_RAD_WKUP_CONFIG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CONFIG_REG_PD_RAD_WKUP_CONFIG_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD_RAD_WKUP_CONFIG (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0fd5649837c8b0d27666a0e0b226509a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fd5649837c8b0d27666a0e0b226509a">&#9670;&nbsp;</a></span>PDC_PDC_CONFIG_REG_PD_RAD_WKUP_CONFIG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CONFIG_REG_PD_RAD_WKUP_CONFIG_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD_RAD_WKUP_CONFIG (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga618258e31134d65dfcd1497088b89999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga618258e31134d65dfcd1497088b89999">&#9670;&nbsp;</a></span>PDC_PDC_CONFIG_REG_PD_SYS_WKUP_CONFIG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CONFIG_REG_PD_SYS_WKUP_CONFIG_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD_SYS_WKUP_CONFIG (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga44ddaafa815b40f8d34bbd358b7cb95f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44ddaafa815b40f8d34bbd358b7cb95f">&#9670;&nbsp;</a></span>PDC_PDC_CONFIG_REG_PD_SYS_WKUP_CONFIG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CONFIG_REG_PD_SYS_WKUP_CONFIG_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PD_SYS_WKUP_CONFIG (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga7a0ec60f9d30467474ab50a9c591d9c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a0ec60f9d30467474ab50a9c591d9c7">&#9670;&nbsp;</a></span>PDC_PDC_CONFIG_REG_TRIG_SELECT_CONFIG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CONFIG_REG_TRIG_SELECT_CONFIG_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT_CONFIG (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab776ca168df6dfa9e26e3e7f822cc940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab776ca168df6dfa9e26e3e7f822cc940">&#9670;&nbsp;</a></span>PDC_PDC_CONFIG_REG_TRIG_SELECT_CONFIG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CONFIG_REG_TRIG_SELECT_CONFIG_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT_CONFIG (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga7d9d65fe3a675555e7f5a0797154a4cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d9d65fe3a675555e7f5a0797154a4cd">&#9670;&nbsp;</a></span>PDC_PDC_CTRL0_REG_EN_COM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL0_REG_EN_COM_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6e1859fbc262a007c0be87582cdc180e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e1859fbc262a007c0be87582cdc180e">&#9670;&nbsp;</a></span>PDC_PDC_CTRL0_REG_EN_COM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL0_REG_EN_COM_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gabb58182406d613b65a8b1781fc117be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb58182406d613b65a8b1781fc117be6">&#9670;&nbsp;</a></span>PDC_PDC_CTRL0_REG_EN_PER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL0_REG_EN_PER_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa058430b0ea93844e6bcf4cd37284975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa058430b0ea93844e6bcf4cd37284975">&#9670;&nbsp;</a></span>PDC_PDC_CTRL0_REG_EN_PER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL0_REG_EN_PER_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga66e95eb033cf218cd9e63cf9e8566ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66e95eb033cf218cd9e63cf9e8566ef6">&#9670;&nbsp;</a></span>PDC_PDC_CTRL0_REG_EN_TMR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL0_REG_EN_TMR_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga617fe686e91caa88a84de516c9cc9ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga617fe686e91caa88a84de516c9cc9ac0">&#9670;&nbsp;</a></span>PDC_PDC_CTRL0_REG_EN_TMR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL0_REG_EN_TMR_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga69e81a71b6fd399f44b7b240a1f3e5f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69e81a71b6fd399f44b7b240a1f3e5f0">&#9670;&nbsp;</a></span>PDC_PDC_CTRL0_REG_EN_XTAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL0_REG_EN_XTAL_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4e872e0bf56a8a247cc5c9d47df407f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e872e0bf56a8a247cc5c9d47df407f2">&#9670;&nbsp;</a></span>PDC_PDC_CTRL0_REG_EN_XTAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL0_REG_EN_XTAL_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga0c03c30ceddfb07e6666dbbe0c531e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c03c30ceddfb07e6666dbbe0c531e48">&#9670;&nbsp;</a></span>PDC_PDC_CTRL0_REG_PDC_MASTER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL0_REG_PDC_MASTER_Msk&#160;&#160;&#160;(0x1800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga48ec8f66ee77881e63f66935cbdaad25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48ec8f66ee77881e63f66935cbdaad25">&#9670;&nbsp;</a></span>PDC_PDC_CTRL0_REG_PDC_MASTER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL0_REG_PDC_MASTER_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga24f355d2e8ab521cfc4dd769e5e8b210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24f355d2e8ab521cfc4dd769e5e8b210">&#9670;&nbsp;</a></span>PDC_PDC_CTRL0_REG_TRIG_ID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL0_REG_TRIG_ID_Msk&#160;&#160;&#160;(0x7cUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="gad61f8346e252de9169b5c000ab1991e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad61f8346e252de9169b5c000ab1991e3">&#9670;&nbsp;</a></span>PDC_PDC_CTRL0_REG_TRIG_ID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL0_REG_TRIG_ID_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga5cf379680fef6818133d7129ed62f46d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cf379680fef6818133d7129ed62f46d">&#9670;&nbsp;</a></span>PDC_PDC_CTRL0_REG_TRIG_SELECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL0_REG_TRIG_SELECT_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga5bf39ea1a9eaa301bf7d02bd6a09370d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bf39ea1a9eaa301bf7d02bd6a09370d">&#9670;&nbsp;</a></span>PDC_PDC_CTRL0_REG_TRIG_SELECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL0_REG_TRIG_SELECT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga46dee33ecad9717569ce1f7d4f7358d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46dee33ecad9717569ce1f7d4f7358d1">&#9670;&nbsp;</a></span>PDC_PDC_CTRL10_REG_EN_COM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL10_REG_EN_COM_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga84367c3b30a9604617cf4bfd2df5961f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84367c3b30a9604617cf4bfd2df5961f">&#9670;&nbsp;</a></span>PDC_PDC_CTRL10_REG_EN_COM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL10_REG_EN_COM_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga7334f7a0492f2f5979f764e35dc063b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7334f7a0492f2f5979f764e35dc063b1">&#9670;&nbsp;</a></span>PDC_PDC_CTRL10_REG_EN_PER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL10_REG_EN_PER_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga87f67eefab222eef4f07a70b0a149aef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87f67eefab222eef4f07a70b0a149aef">&#9670;&nbsp;</a></span>PDC_PDC_CTRL10_REG_EN_PER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL10_REG_EN_PER_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga2b755a638eb77dd6f85263957748f7ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b755a638eb77dd6f85263957748f7ef">&#9670;&nbsp;</a></span>PDC_PDC_CTRL10_REG_EN_TMR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL10_REG_EN_TMR_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6559cf7faed4df1109054931f54bb8d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6559cf7faed4df1109054931f54bb8d5">&#9670;&nbsp;</a></span>PDC_PDC_CTRL10_REG_EN_TMR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL10_REG_EN_TMR_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gaa6d20aebe52b3039e1e284e8ba7520d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6d20aebe52b3039e1e284e8ba7520d1">&#9670;&nbsp;</a></span>PDC_PDC_CTRL10_REG_EN_XTAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL10_REG_EN_XTAL_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga92e0e75e0bd08a14ba516de6dbf4af4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92e0e75e0bd08a14ba516de6dbf4af4b">&#9670;&nbsp;</a></span>PDC_PDC_CTRL10_REG_EN_XTAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL10_REG_EN_XTAL_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gaa862d355386e2025ed6e72a2d23ee7b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa862d355386e2025ed6e72a2d23ee7b8">&#9670;&nbsp;</a></span>PDC_PDC_CTRL10_REG_PDC_MASTER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL10_REG_PDC_MASTER_Msk&#160;&#160;&#160;(0x1800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga7a7d8edffb18d13869f3137387b907a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a7d8edffb18d13869f3137387b907a3">&#9670;&nbsp;</a></span>PDC_PDC_CTRL10_REG_PDC_MASTER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL10_REG_PDC_MASTER_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga0387ff78d16d83d8f50f0c568dcb9816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0387ff78d16d83d8f50f0c568dcb9816">&#9670;&nbsp;</a></span>PDC_PDC_CTRL10_REG_TRIG_ID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL10_REG_TRIG_ID_Msk&#160;&#160;&#160;(0x7cUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="gabc9aabe9cde1311f8aaee3e0d352c6f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc9aabe9cde1311f8aaee3e0d352c6f2">&#9670;&nbsp;</a></span>PDC_PDC_CTRL10_REG_TRIG_ID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL10_REG_TRIG_ID_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga5824a78829c44698a834dec2f66ab537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5824a78829c44698a834dec2f66ab537">&#9670;&nbsp;</a></span>PDC_PDC_CTRL10_REG_TRIG_SELECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL10_REG_TRIG_SELECT_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga93a2a74b90b66f1ba9a595881a8b6739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93a2a74b90b66f1ba9a595881a8b6739">&#9670;&nbsp;</a></span>PDC_PDC_CTRL10_REG_TRIG_SELECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL10_REG_TRIG_SELECT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gad7ae356372e358776f2fd105a75ea222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ae356372e358776f2fd105a75ea222">&#9670;&nbsp;</a></span>PDC_PDC_CTRL11_REG_EN_COM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL11_REG_EN_COM_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gadc24d8c32055810017193062442317f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc24d8c32055810017193062442317f6">&#9670;&nbsp;</a></span>PDC_PDC_CTRL11_REG_EN_COM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL11_REG_EN_COM_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga45506e05fa3cedde327cb076a1e53d60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45506e05fa3cedde327cb076a1e53d60">&#9670;&nbsp;</a></span>PDC_PDC_CTRL11_REG_EN_PER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL11_REG_EN_PER_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae7142a6b6471aa173adc2bbdef736639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7142a6b6471aa173adc2bbdef736639">&#9670;&nbsp;</a></span>PDC_PDC_CTRL11_REG_EN_PER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL11_REG_EN_PER_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga4c392a9ae2a7cd5548170d7ee6cbba49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c392a9ae2a7cd5548170d7ee6cbba49">&#9670;&nbsp;</a></span>PDC_PDC_CTRL11_REG_EN_TMR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL11_REG_EN_TMR_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8fd2900222de66d796aa96d1cacccb7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fd2900222de66d796aa96d1cacccb7d">&#9670;&nbsp;</a></span>PDC_PDC_CTRL11_REG_EN_TMR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL11_REG_EN_TMR_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga9eb9eb86f0493205a9bc2d1788e33b9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9eb9eb86f0493205a9bc2d1788e33b9a">&#9670;&nbsp;</a></span>PDC_PDC_CTRL11_REG_EN_XTAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL11_REG_EN_XTAL_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0aa6826ba313e00ebc4811423569dc32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0aa6826ba313e00ebc4811423569dc32">&#9670;&nbsp;</a></span>PDC_PDC_CTRL11_REG_EN_XTAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL11_REG_EN_XTAL_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gad970083f876987076901dcd5e07f1dc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad970083f876987076901dcd5e07f1dc5">&#9670;&nbsp;</a></span>PDC_PDC_CTRL11_REG_PDC_MASTER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL11_REG_PDC_MASTER_Msk&#160;&#160;&#160;(0x1800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga07b8a610fad98d77ff99655506831ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07b8a610fad98d77ff99655506831ec7">&#9670;&nbsp;</a></span>PDC_PDC_CTRL11_REG_PDC_MASTER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL11_REG_PDC_MASTER_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga78fb130b5814ec09b7a1b0a4fa0795ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78fb130b5814ec09b7a1b0a4fa0795ed">&#9670;&nbsp;</a></span>PDC_PDC_CTRL11_REG_TRIG_ID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL11_REG_TRIG_ID_Msk&#160;&#160;&#160;(0x7cUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga4f394d1264fb26e5017ac26eb33336a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f394d1264fb26e5017ac26eb33336a9">&#9670;&nbsp;</a></span>PDC_PDC_CTRL11_REG_TRIG_ID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL11_REG_TRIG_ID_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gaf23074f439e7b0ffd2aad4ac55dd3ba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf23074f439e7b0ffd2aad4ac55dd3ba5">&#9670;&nbsp;</a></span>PDC_PDC_CTRL11_REG_TRIG_SELECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL11_REG_TRIG_SELECT_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaa7405ef43ee8b40a8e1ab4374f5542bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7405ef43ee8b40a8e1ab4374f5542bd">&#9670;&nbsp;</a></span>PDC_PDC_CTRL11_REG_TRIG_SELECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL11_REG_TRIG_SELECT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga710bf011395dcf13d39826ff41d1a462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga710bf011395dcf13d39826ff41d1a462">&#9670;&nbsp;</a></span>PDC_PDC_CTRL1_REG_EN_COM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL1_REG_EN_COM_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga27d5b236504d630f5595eecdf3ae2351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27d5b236504d630f5595eecdf3ae2351">&#9670;&nbsp;</a></span>PDC_PDC_CTRL1_REG_EN_COM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL1_REG_EN_COM_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gaa6e2d3d7dd07abdb227a635e0e57d4ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6e2d3d7dd07abdb227a635e0e57d4ef">&#9670;&nbsp;</a></span>PDC_PDC_CTRL1_REG_EN_PER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL1_REG_EN_PER_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa4a93949c5fb0a6630b68f8d0abea037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4a93949c5fb0a6630b68f8d0abea037">&#9670;&nbsp;</a></span>PDC_PDC_CTRL1_REG_EN_PER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL1_REG_EN_PER_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga78becb2410039f15ca96e5cf7a66d7e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78becb2410039f15ca96e5cf7a66d7e6">&#9670;&nbsp;</a></span>PDC_PDC_CTRL1_REG_EN_TMR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL1_REG_EN_TMR_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga19237ced2e056db2e428d41c39963d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19237ced2e056db2e428d41c39963d27">&#9670;&nbsp;</a></span>PDC_PDC_CTRL1_REG_EN_TMR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL1_REG_EN_TMR_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga9169908a414078b2e253ca115e1bb4bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9169908a414078b2e253ca115e1bb4bb">&#9670;&nbsp;</a></span>PDC_PDC_CTRL1_REG_EN_XTAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL1_REG_EN_XTAL_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad2d53bc6b99a56cf98db4264c9318ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2d53bc6b99a56cf98db4264c9318ac3">&#9670;&nbsp;</a></span>PDC_PDC_CTRL1_REG_EN_XTAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL1_REG_EN_XTAL_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gae8ea744c6375e442c1cf4b2f2575f0bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8ea744c6375e442c1cf4b2f2575f0bc">&#9670;&nbsp;</a></span>PDC_PDC_CTRL1_REG_PDC_MASTER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL1_REG_PDC_MASTER_Msk&#160;&#160;&#160;(0x1800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaed1d1efdd91474a42348ab9c2a4bcb65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed1d1efdd91474a42348ab9c2a4bcb65">&#9670;&nbsp;</a></span>PDC_PDC_CTRL1_REG_PDC_MASTER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL1_REG_PDC_MASTER_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bit 11) <br  />
 </p>

</div>
</div>
<a id="gab3a2e2ac3451aa5fa0d69fcbd5f19e6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3a2e2ac3451aa5fa0d69fcbd5f19e6e">&#9670;&nbsp;</a></span>PDC_PDC_CTRL1_REG_TRIG_ID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL1_REG_TRIG_ID_Msk&#160;&#160;&#160;(0x7cUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="gaefe58091d465a3c780e3bac958024c0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefe58091d465a3c780e3bac958024c0b">&#9670;&nbsp;</a></span>PDC_PDC_CTRL1_REG_TRIG_ID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL1_REG_TRIG_ID_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga2d5ae31f92d03b932ab70e87d697873a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d5ae31f92d03b932ab70e87d697873a">&#9670;&nbsp;</a></span>PDC_PDC_CTRL1_REG_TRIG_SELECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL1_REG_TRIG_SELECT_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaf6c880ac81732b976fc7ce85d0fb6da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6c880ac81732b976fc7ce85d0fb6da7">&#9670;&nbsp;</a></span>PDC_PDC_CTRL1_REG_TRIG_SELECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL1_REG_TRIG_SELECT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga8668e89e7c5931e2c0cdadc1a7862546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8668e89e7c5931e2c0cdadc1a7862546">&#9670;&nbsp;</a></span>PDC_PDC_CTRL2_REG_EN_COM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL2_REG_EN_COM_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5cfd75eb7da3c7bd309f404f72372735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cfd75eb7da3c7bd309f404f72372735">&#9670;&nbsp;</a></span>PDC_PDC_CTRL2_REG_EN_COM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL2_REG_EN_COM_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gaa0760b17de47fd3b7260facc996c9cb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0760b17de47fd3b7260facc996c9cb4">&#9670;&nbsp;</a></span>PDC_PDC_CTRL2_REG_EN_PER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL2_REG_EN_PER_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7f11216a9ff31507c9bed32a58e19c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f11216a9ff31507c9bed32a58e19c3a">&#9670;&nbsp;</a></span>PDC_PDC_CTRL2_REG_EN_PER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL2_REG_EN_PER_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bit 9) <br  />
 </p>

</div>
</div>
<a id="gaf9f0667e16c6bf7d3cc35f14f296b294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9f0667e16c6bf7d3cc35f14f296b294">&#9670;&nbsp;</a></span>PDC_PDC_CTRL2_REG_EN_TMR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL2_REG_EN_TMR_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9917e5da738bf906341fb9721bc01bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9917e5da738bf906341fb9721bc01bf9">&#9670;&nbsp;</a></span>PDC_PDC_CTRL2_REG_EN_TMR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL2_REG_EN_TMR_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga7ff21cb572b9e2b782fc1a18bbe173aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ff21cb572b9e2b782fc1a18bbe173aa">&#9670;&nbsp;</a></span>PDC_PDC_CTRL2_REG_EN_XTAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL2_REG_EN_XTAL_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga65f5b2ec6a0e5dd9c87dc6ef9c046472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65f5b2ec6a0e5dd9c87dc6ef9c046472">&#9670;&nbsp;</a></span>PDC_PDC_CTRL2_REG_EN_XTAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL2_REG_EN_XTAL_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga492cf88d341ad2bd93198fe10c221420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga492cf88d341ad2bd93198fe10c221420">&#9670;&nbsp;</a></span>PDC_PDC_CTRL2_REG_PDC_MASTER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL2_REG_PDC_MASTER_Msk&#160;&#160;&#160;(0x1800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga64811338feeba5788cbfbfe8cdcae8f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64811338feeba5788cbfbfe8cdcae8f1">&#9670;&nbsp;</a></span>PDC_PDC_CTRL2_REG_PDC_MASTER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL2_REG_PDC_MASTER_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bit 11) <br  />
 </p>

</div>
</div>
<a id="gab1b1f8cb7553984474c16138b4850e4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1b1f8cb7553984474c16138b4850e4f">&#9670;&nbsp;</a></span>PDC_PDC_CTRL2_REG_TRIG_ID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL2_REG_TRIG_ID_Msk&#160;&#160;&#160;(0x7cUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="gade169d3731d3b7ffb0bd633a2c1c776a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade169d3731d3b7ffb0bd633a2c1c776a">&#9670;&nbsp;</a></span>PDC_PDC_CTRL2_REG_TRIG_ID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL2_REG_TRIG_ID_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga9e719834e498ca2181ebe3d00edc4771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e719834e498ca2181ebe3d00edc4771">&#9670;&nbsp;</a></span>PDC_PDC_CTRL2_REG_TRIG_SELECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL2_REG_TRIG_SELECT_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga85b5c53ddf7a10f70270d42cabe811e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85b5c53ddf7a10f70270d42cabe811e3">&#9670;&nbsp;</a></span>PDC_PDC_CTRL2_REG_TRIG_SELECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL2_REG_TRIG_SELECT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga9b51f245c3c76af026cc1a53dd0c9223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b51f245c3c76af026cc1a53dd0c9223">&#9670;&nbsp;</a></span>PDC_PDC_CTRL3_REG_EN_COM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL3_REG_EN_COM_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaee784308c198224fc1327e546527ef57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee784308c198224fc1327e546527ef57">&#9670;&nbsp;</a></span>PDC_PDC_CTRL3_REG_EN_COM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL3_REG_EN_COM_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gae29e1afdc3cfbb03ce1a279e0a2499c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae29e1afdc3cfbb03ce1a279e0a2499c5">&#9670;&nbsp;</a></span>PDC_PDC_CTRL3_REG_EN_PER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL3_REG_EN_PER_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gade7f7664d2189d4fe3053d8dae864367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade7f7664d2189d4fe3053d8dae864367">&#9670;&nbsp;</a></span>PDC_PDC_CTRL3_REG_EN_PER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL3_REG_EN_PER_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga8da91ca22fab3c1d24aba9253c81b7e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8da91ca22fab3c1d24aba9253c81b7e3">&#9670;&nbsp;</a></span>PDC_PDC_CTRL3_REG_EN_TMR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL3_REG_EN_TMR_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa5238125f5adbae16e8646774e0454c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5238125f5adbae16e8646774e0454c8">&#9670;&nbsp;</a></span>PDC_PDC_CTRL3_REG_EN_TMR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL3_REG_EN_TMR_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga801cab48607bc4644a9a33560624907b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga801cab48607bc4644a9a33560624907b">&#9670;&nbsp;</a></span>PDC_PDC_CTRL3_REG_EN_XTAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL3_REG_EN_XTAL_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0e48fa18b28d98cae9800e1c9160e549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e48fa18b28d98cae9800e1c9160e549">&#9670;&nbsp;</a></span>PDC_PDC_CTRL3_REG_EN_XTAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL3_REG_EN_XTAL_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gad0e30c6d0980e2855b8333a3ac5a906f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0e30c6d0980e2855b8333a3ac5a906f">&#9670;&nbsp;</a></span>PDC_PDC_CTRL3_REG_PDC_MASTER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL3_REG_PDC_MASTER_Msk&#160;&#160;&#160;(0x1800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga1ad5f32ec410dabaea3753ab385b9c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ad5f32ec410dabaea3753ab385b9c63">&#9670;&nbsp;</a></span>PDC_PDC_CTRL3_REG_PDC_MASTER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL3_REG_PDC_MASTER_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga83ba5df059e95fb435f0857a6b8d10cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83ba5df059e95fb435f0857a6b8d10cc">&#9670;&nbsp;</a></span>PDC_PDC_CTRL3_REG_TRIG_ID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL3_REG_TRIG_ID_Msk&#160;&#160;&#160;(0x7cUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga3ee6ffc7c1152aaba93e8983527b009c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ee6ffc7c1152aaba93e8983527b009c">&#9670;&nbsp;</a></span>PDC_PDC_CTRL3_REG_TRIG_ID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL3_REG_TRIG_ID_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga7f383ae2d36e9efb1f8849782988aa4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f383ae2d36e9efb1f8849782988aa4d">&#9670;&nbsp;</a></span>PDC_PDC_CTRL3_REG_TRIG_SELECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL3_REG_TRIG_SELECT_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gad40657da08bf21335086542debdff94b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad40657da08bf21335086542debdff94b">&#9670;&nbsp;</a></span>PDC_PDC_CTRL3_REG_TRIG_SELECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL3_REG_TRIG_SELECT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga8b23b7c5d1c050a760d12f952605b44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b23b7c5d1c050a760d12f952605b44c">&#9670;&nbsp;</a></span>PDC_PDC_CTRL4_REG_EN_COM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL4_REG_EN_COM_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3319aa9c1e34dac3260d612756ec230a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3319aa9c1e34dac3260d612756ec230a">&#9670;&nbsp;</a></span>PDC_PDC_CTRL4_REG_EN_COM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL4_REG_EN_COM_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga3a28a7e111e257b67ff8fdba7b4a1166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a28a7e111e257b67ff8fdba7b4a1166">&#9670;&nbsp;</a></span>PDC_PDC_CTRL4_REG_EN_PER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL4_REG_EN_PER_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2a27e0842b56be31aeb21fe19c194552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a27e0842b56be31aeb21fe19c194552">&#9670;&nbsp;</a></span>PDC_PDC_CTRL4_REG_EN_PER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL4_REG_EN_PER_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga395cdfbb825566b6a07a4eba5f252edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga395cdfbb825566b6a07a4eba5f252edc">&#9670;&nbsp;</a></span>PDC_PDC_CTRL4_REG_EN_TMR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL4_REG_EN_TMR_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2a4ba2374d265811d02d6e7b837ae945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a4ba2374d265811d02d6e7b837ae945">&#9670;&nbsp;</a></span>PDC_PDC_CTRL4_REG_EN_TMR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL4_REG_EN_TMR_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga3fa557638d47476a313382bc9dd3d1c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fa557638d47476a313382bc9dd3d1c3">&#9670;&nbsp;</a></span>PDC_PDC_CTRL4_REG_EN_XTAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL4_REG_EN_XTAL_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1a64a4126efafb957e8446ab2bc8cfa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a64a4126efafb957e8446ab2bc8cfa5">&#9670;&nbsp;</a></span>PDC_PDC_CTRL4_REG_EN_XTAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL4_REG_EN_XTAL_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gaf70bb47a6d772778ee9e3e4c8124fe8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf70bb47a6d772778ee9e3e4c8124fe8e">&#9670;&nbsp;</a></span>PDC_PDC_CTRL4_REG_PDC_MASTER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL4_REG_PDC_MASTER_Msk&#160;&#160;&#160;(0x1800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gac96628632ac7f1717a9919cd8238dc04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac96628632ac7f1717a9919cd8238dc04">&#9670;&nbsp;</a></span>PDC_PDC_CTRL4_REG_PDC_MASTER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL4_REG_PDC_MASTER_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga6b74205b700eb528cd720322e4b0f608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b74205b700eb528cd720322e4b0f608">&#9670;&nbsp;</a></span>PDC_PDC_CTRL4_REG_TRIG_ID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL4_REG_TRIG_ID_Msk&#160;&#160;&#160;(0x7cUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga3e0a9f367082c22db316931eb1f9c413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e0a9f367082c22db316931eb1f9c413">&#9670;&nbsp;</a></span>PDC_PDC_CTRL4_REG_TRIG_ID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL4_REG_TRIG_ID_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga3db86e109a2bcb4890f7196b2329fe5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3db86e109a2bcb4890f7196b2329fe5e">&#9670;&nbsp;</a></span>PDC_PDC_CTRL4_REG_TRIG_SELECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL4_REG_TRIG_SELECT_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga329dd2f7f8e1703ac39d014f9c34e2e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga329dd2f7f8e1703ac39d014f9c34e2e7">&#9670;&nbsp;</a></span>PDC_PDC_CTRL4_REG_TRIG_SELECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL4_REG_TRIG_SELECT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga96d6e362633146632f13295b57df3eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96d6e362633146632f13295b57df3eac">&#9670;&nbsp;</a></span>PDC_PDC_CTRL5_REG_EN_COM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL5_REG_EN_COM_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3b8003b60ed41af99559c17f73b4a055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b8003b60ed41af99559c17f73b4a055">&#9670;&nbsp;</a></span>PDC_PDC_CTRL5_REG_EN_COM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL5_REG_EN_COM_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga55142e33839b6d931780a91daf21ba49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55142e33839b6d931780a91daf21ba49">&#9670;&nbsp;</a></span>PDC_PDC_CTRL5_REG_EN_PER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL5_REG_EN_PER_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga554d5b663c4a9485b66a7d11bd1c1c15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga554d5b663c4a9485b66a7d11bd1c1c15">&#9670;&nbsp;</a></span>PDC_PDC_CTRL5_REG_EN_PER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL5_REG_EN_PER_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bit 9) <br  />
 </p>

</div>
</div>
<a id="gadd06f9eaa591e8c59c1cddbb82c30a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd06f9eaa591e8c59c1cddbb82c30a3b">&#9670;&nbsp;</a></span>PDC_PDC_CTRL5_REG_EN_TMR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL5_REG_EN_TMR_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8f25ae8a3ec631eb8fbc68b83dfd9f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f25ae8a3ec631eb8fbc68b83dfd9f08">&#9670;&nbsp;</a></span>PDC_PDC_CTRL5_REG_EN_TMR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL5_REG_EN_TMR_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga7792da5e832f073e3da5a86e035ceb13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7792da5e832f073e3da5a86e035ceb13">&#9670;&nbsp;</a></span>PDC_PDC_CTRL5_REG_EN_XTAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL5_REG_EN_XTAL_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab557e0e38d09f6be96ee5ea01185f0c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab557e0e38d09f6be96ee5ea01185f0c2">&#9670;&nbsp;</a></span>PDC_PDC_CTRL5_REG_EN_XTAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL5_REG_EN_XTAL_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga62be630998c9cdef96ca455282b73891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62be630998c9cdef96ca455282b73891">&#9670;&nbsp;</a></span>PDC_PDC_CTRL5_REG_PDC_MASTER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL5_REG_PDC_MASTER_Msk&#160;&#160;&#160;(0x1800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gae989616fdf7ec0b706a300451ebeefe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae989616fdf7ec0b706a300451ebeefe4">&#9670;&nbsp;</a></span>PDC_PDC_CTRL5_REG_PDC_MASTER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL5_REG_PDC_MASTER_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bit 11) <br  />
 </p>

</div>
</div>
<a id="gaba93581fa0199a54add0c6481926f0d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba93581fa0199a54add0c6481926f0d0">&#9670;&nbsp;</a></span>PDC_PDC_CTRL5_REG_TRIG_ID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL5_REG_TRIG_ID_Msk&#160;&#160;&#160;(0x7cUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga85429cbf1cff74f3c7ffebaa466d62d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85429cbf1cff74f3c7ffebaa466d62d3">&#9670;&nbsp;</a></span>PDC_PDC_CTRL5_REG_TRIG_ID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL5_REG_TRIG_ID_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gac8e4b7c19130799d4f8f6f2525a61329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8e4b7c19130799d4f8f6f2525a61329">&#9670;&nbsp;</a></span>PDC_PDC_CTRL5_REG_TRIG_SELECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL5_REG_TRIG_SELECT_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga0d4cf4bf1e5a625e83d808ba26a4a29e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d4cf4bf1e5a625e83d808ba26a4a29e">&#9670;&nbsp;</a></span>PDC_PDC_CTRL5_REG_TRIG_SELECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL5_REG_TRIG_SELECT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga31d5e7d77125eb377ef4a6dd1c2a8414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31d5e7d77125eb377ef4a6dd1c2a8414">&#9670;&nbsp;</a></span>PDC_PDC_CTRL6_REG_EN_COM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL6_REG_EN_COM_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga61fc5ed75c866e386f43ca459a2e073a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61fc5ed75c866e386f43ca459a2e073a">&#9670;&nbsp;</a></span>PDC_PDC_CTRL6_REG_EN_COM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL6_REG_EN_COM_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga506d57181566a1f9e8b55041284a55e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga506d57181566a1f9e8b55041284a55e2">&#9670;&nbsp;</a></span>PDC_PDC_CTRL6_REG_EN_PER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL6_REG_EN_PER_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8bba600b80df201c7c28b21c0971f4a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bba600b80df201c7c28b21c0971f4a7">&#9670;&nbsp;</a></span>PDC_PDC_CTRL6_REG_EN_PER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL6_REG_EN_PER_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga419ffe50d962df0a576ae5fd935e9456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga419ffe50d962df0a576ae5fd935e9456">&#9670;&nbsp;</a></span>PDC_PDC_CTRL6_REG_EN_TMR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL6_REG_EN_TMR_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa6b7189f806468c3ac545179f66bd2bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6b7189f806468c3ac545179f66bd2bf">&#9670;&nbsp;</a></span>PDC_PDC_CTRL6_REG_EN_TMR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL6_REG_EN_TMR_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gaa11dafcda89c1f3490bf2491817d1ca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa11dafcda89c1f3490bf2491817d1ca2">&#9670;&nbsp;</a></span>PDC_PDC_CTRL6_REG_EN_XTAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL6_REG_EN_XTAL_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa62dd6b86cb12fa680ed2216f823d32c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa62dd6b86cb12fa680ed2216f823d32c">&#9670;&nbsp;</a></span>PDC_PDC_CTRL6_REG_EN_XTAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL6_REG_EN_XTAL_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga81d7d988ac7deed0919ae598a2558641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81d7d988ac7deed0919ae598a2558641">&#9670;&nbsp;</a></span>PDC_PDC_CTRL6_REG_PDC_MASTER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL6_REG_PDC_MASTER_Msk&#160;&#160;&#160;(0x1800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga8a27254affc2cf66db1e8945c2cd88c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a27254affc2cf66db1e8945c2cd88c2">&#9670;&nbsp;</a></span>PDC_PDC_CTRL6_REG_PDC_MASTER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL6_REG_PDC_MASTER_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bit 11) <br  />
 </p>

</div>
</div>
<a id="gaf8e5f399623452ff09a8ab86bccbe593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8e5f399623452ff09a8ab86bccbe593">&#9670;&nbsp;</a></span>PDC_PDC_CTRL6_REG_TRIG_ID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL6_REG_TRIG_ID_Msk&#160;&#160;&#160;(0x7cUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga0dbdeb1e86a2ab58fa33a183e5a7e87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dbdeb1e86a2ab58fa33a183e5a7e87c">&#9670;&nbsp;</a></span>PDC_PDC_CTRL6_REG_TRIG_ID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL6_REG_TRIG_ID_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga60d637cae0c9589d9d8572af22a9f9e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60d637cae0c9589d9d8572af22a9f9e1">&#9670;&nbsp;</a></span>PDC_PDC_CTRL6_REG_TRIG_SELECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL6_REG_TRIG_SELECT_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gac0dfc19d44901955cec4d05aea7f6e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0dfc19d44901955cec4d05aea7f6e71">&#9670;&nbsp;</a></span>PDC_PDC_CTRL6_REG_TRIG_SELECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL6_REG_TRIG_SELECT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga56e4849728cf5491155a0728582237ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56e4849728cf5491155a0728582237ea">&#9670;&nbsp;</a></span>PDC_PDC_CTRL7_REG_EN_COM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL7_REG_EN_COM_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga98a50d7ab1482a8ab8b279ce095dd406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98a50d7ab1482a8ab8b279ce095dd406">&#9670;&nbsp;</a></span>PDC_PDC_CTRL7_REG_EN_COM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL7_REG_EN_COM_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gaa4273a817e0cae61db0b6f4e3b710d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4273a817e0cae61db0b6f4e3b710d20">&#9670;&nbsp;</a></span>PDC_PDC_CTRL7_REG_EN_PER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL7_REG_EN_PER_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf0db54ff1b7abe73009c4e53a62d86b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0db54ff1b7abe73009c4e53a62d86b7">&#9670;&nbsp;</a></span>PDC_PDC_CTRL7_REG_EN_PER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL7_REG_EN_PER_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bit 9) <br  />
 </p>

</div>
</div>
<a id="gaf781d5bfc841c5e21ad8a123826c848e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf781d5bfc841c5e21ad8a123826c848e">&#9670;&nbsp;</a></span>PDC_PDC_CTRL7_REG_EN_TMR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL7_REG_EN_TMR_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3ffdbd0dff6cc85732841b5ef7c34caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ffdbd0dff6cc85732841b5ef7c34caf">&#9670;&nbsp;</a></span>PDC_PDC_CTRL7_REG_EN_TMR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL7_REG_EN_TMR_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga360ae7de91c2863a5a13503996158d73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga360ae7de91c2863a5a13503996158d73">&#9670;&nbsp;</a></span>PDC_PDC_CTRL7_REG_EN_XTAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL7_REG_EN_XTAL_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6f021ec96c079f1eec85f0620befd010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f021ec96c079f1eec85f0620befd010">&#9670;&nbsp;</a></span>PDC_PDC_CTRL7_REG_EN_XTAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL7_REG_EN_XTAL_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gacbca579e9e0c57dc2faa566a355ca297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbca579e9e0c57dc2faa566a355ca297">&#9670;&nbsp;</a></span>PDC_PDC_CTRL7_REG_PDC_MASTER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL7_REG_PDC_MASTER_Msk&#160;&#160;&#160;(0x1800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga52ad1e46d655d6c605a157509e75e748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52ad1e46d655d6c605a157509e75e748">&#9670;&nbsp;</a></span>PDC_PDC_CTRL7_REG_PDC_MASTER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL7_REG_PDC_MASTER_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga5dcc2c88a7502e1a3e38ffb002ffdcac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dcc2c88a7502e1a3e38ffb002ffdcac">&#9670;&nbsp;</a></span>PDC_PDC_CTRL7_REG_TRIG_ID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL7_REG_TRIG_ID_Msk&#160;&#160;&#160;(0x7cUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="gaeb1b438edd1019c30a5838c4cb76f04b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb1b438edd1019c30a5838c4cb76f04b">&#9670;&nbsp;</a></span>PDC_PDC_CTRL7_REG_TRIG_ID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL7_REG_TRIG_ID_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga0c4235960bb58a3c965bd2197b694657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c4235960bb58a3c965bd2197b694657">&#9670;&nbsp;</a></span>PDC_PDC_CTRL7_REG_TRIG_SELECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL7_REG_TRIG_SELECT_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gabe15c6158298c8787bdfb30b55ef9ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe15c6158298c8787bdfb30b55ef9ebd">&#9670;&nbsp;</a></span>PDC_PDC_CTRL7_REG_TRIG_SELECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL7_REG_TRIG_SELECT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga00997b00f75c186235265ec965305fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00997b00f75c186235265ec965305fc8">&#9670;&nbsp;</a></span>PDC_PDC_CTRL8_REG_EN_COM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL8_REG_EN_COM_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad4ca7b462a72a7b0901352ce837f7ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4ca7b462a72a7b0901352ce837f7ce9">&#9670;&nbsp;</a></span>PDC_PDC_CTRL8_REG_EN_COM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL8_REG_EN_COM_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga52508db416f155bba03be54ab9a4e1d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52508db416f155bba03be54ab9a4e1d6">&#9670;&nbsp;</a></span>PDC_PDC_CTRL8_REG_EN_PER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL8_REG_EN_PER_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga31ac82945964173bf6d0266a3a5c2f91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31ac82945964173bf6d0266a3a5c2f91">&#9670;&nbsp;</a></span>PDC_PDC_CTRL8_REG_EN_PER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL8_REG_EN_PER_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bit 9) <br  />
 </p>

</div>
</div>
<a id="gae1e6836d893577ea51b380d4444d6a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1e6836d893577ea51b380d4444d6a1b">&#9670;&nbsp;</a></span>PDC_PDC_CTRL8_REG_EN_TMR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL8_REG_EN_TMR_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga99cf9bcf3792fe3ce225e4324b834c9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99cf9bcf3792fe3ce225e4324b834c9a">&#9670;&nbsp;</a></span>PDC_PDC_CTRL8_REG_EN_TMR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL8_REG_EN_TMR_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga710a1547d20b5ae9fcacf2544d82b4d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga710a1547d20b5ae9fcacf2544d82b4d6">&#9670;&nbsp;</a></span>PDC_PDC_CTRL8_REG_EN_XTAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL8_REG_EN_XTAL_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4864506b79d279f6f6e9288035fd8d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4864506b79d279f6f6e9288035fd8d09">&#9670;&nbsp;</a></span>PDC_PDC_CTRL8_REG_EN_XTAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL8_REG_EN_XTAL_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gadce16732ab5a307f07ae7742b6fa0829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadce16732ab5a307f07ae7742b6fa0829">&#9670;&nbsp;</a></span>PDC_PDC_CTRL8_REG_PDC_MASTER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL8_REG_PDC_MASTER_Msk&#160;&#160;&#160;(0x1800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga546e8791adbb6bf1418ba5bae4838a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga546e8791adbb6bf1418ba5bae4838a01">&#9670;&nbsp;</a></span>PDC_PDC_CTRL8_REG_PDC_MASTER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL8_REG_PDC_MASTER_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga6718a2cfaa4be82db43f471f6821385c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6718a2cfaa4be82db43f471f6821385c">&#9670;&nbsp;</a></span>PDC_PDC_CTRL8_REG_TRIG_ID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL8_REG_TRIG_ID_Msk&#160;&#160;&#160;(0x7cUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga447cd0de0257d60d34ccff9ffc5ba218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga447cd0de0257d60d34ccff9ffc5ba218">&#9670;&nbsp;</a></span>PDC_PDC_CTRL8_REG_TRIG_ID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL8_REG_TRIG_ID_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga5517ceddd7929fa94bf362e6765feacd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5517ceddd7929fa94bf362e6765feacd">&#9670;&nbsp;</a></span>PDC_PDC_CTRL8_REG_TRIG_SELECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL8_REG_TRIG_SELECT_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga9be9f6c8d6fc5364beac1070454618cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9be9f6c8d6fc5364beac1070454618cc">&#9670;&nbsp;</a></span>PDC_PDC_CTRL8_REG_TRIG_SELECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL8_REG_TRIG_SELECT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga224a7953e81e46e28c2a959e9c93c90d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga224a7953e81e46e28c2a959e9c93c90d">&#9670;&nbsp;</a></span>PDC_PDC_CTRL9_REG_EN_COM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL9_REG_EN_COM_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf16c5418ad137de963b634c618da586e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf16c5418ad137de963b634c618da586e">&#9670;&nbsp;</a></span>PDC_PDC_CTRL9_REG_EN_COM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL9_REG_EN_COM_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_COM (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gabe53c42123e475017e2c7c444a59e76f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe53c42123e475017e2c7c444a59e76f">&#9670;&nbsp;</a></span>PDC_PDC_CTRL9_REG_EN_PER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL9_REG_EN_PER_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa27baf11e0773489c5d3c1baade0cc62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa27baf11e0773489c5d3c1baade0cc62">&#9670;&nbsp;</a></span>PDC_PDC_CTRL9_REG_EN_PER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL9_REG_EN_PER_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_PER (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga8f21799a2278ebc4ea0b90287de3815e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f21799a2278ebc4ea0b90287de3815e">&#9670;&nbsp;</a></span>PDC_PDC_CTRL9_REG_EN_TMR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL9_REG_EN_TMR_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4d9deb394e948e0e5d4a8fe168b0ff1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d9deb394e948e0e5d4a8fe168b0ff1d">&#9670;&nbsp;</a></span>PDC_PDC_CTRL9_REG_EN_TMR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL9_REG_EN_TMR_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_TMR (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gabf0e4ccad0cb100620e748869c5814b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf0e4ccad0cb100620e748869c5814b8">&#9670;&nbsp;</a></span>PDC_PDC_CTRL9_REG_EN_XTAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL9_REG_EN_XTAL_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac23ed243700a078d9d467e1db8a395da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac23ed243700a078d9d467e1db8a395da">&#9670;&nbsp;</a></span>PDC_PDC_CTRL9_REG_EN_XTAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL9_REG_EN_XTAL_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EN_XTAL (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gaa8a8aef091d5d6c5dcf7adc2ebfaf6e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8a8aef091d5d6c5dcf7adc2ebfaf6e2">&#9670;&nbsp;</a></span>PDC_PDC_CTRL9_REG_PDC_MASTER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL9_REG_PDC_MASTER_Msk&#160;&#160;&#160;(0x1800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga13f16b1e27725b1ab8c3dda1c312da38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13f16b1e27725b1ab8c3dda1c312da38">&#9670;&nbsp;</a></span>PDC_PDC_CTRL9_REG_PDC_MASTER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL9_REG_PDC_MASTER_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_MASTER (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga74372067e68aee86ff2d10a9d877ef3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74372067e68aee86ff2d10a9d877ef3c">&#9670;&nbsp;</a></span>PDC_PDC_CTRL9_REG_TRIG_ID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL9_REG_TRIG_ID_Msk&#160;&#160;&#160;(0x7cUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga482f612a14a6f2e9007ed5c94b088bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga482f612a14a6f2e9007ed5c94b088bdb">&#9670;&nbsp;</a></span>PDC_PDC_CTRL9_REG_TRIG_ID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL9_REG_TRIG_ID_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_ID (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga3daccfd2e5960cbf77b90f671ff4561b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3daccfd2e5960cbf77b90f671ff4561b">&#9670;&nbsp;</a></span>PDC_PDC_CTRL9_REG_TRIG_SELECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL9_REG_TRIG_SELECT_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga08c5bf7419985e939ff6e1e84fd89c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08c5bf7419985e939ff6e1e84fd89c66">&#9670;&nbsp;</a></span>PDC_PDC_CTRL9_REG_TRIG_SELECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_CTRL9_REG_TRIG_SELECT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TRIG_SELECT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa241980fa09278f152e9b7a1c1d6fb3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa241980fa09278f152e9b7a1c1d6fb3e">&#9670;&nbsp;</a></span>PDC_PDC_PENDING_CM33_REG_PDC_PENDING_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_PENDING_CM33_REG_PDC_PENDING_Msk&#160;&#160;&#160;(0xfffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_PENDING (Bitfield-Mask: 0xfff) <br  />
 </p>

</div>
</div>
<a id="ga5a60f2d022d017f4bbcd4f7bc665bc46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a60f2d022d017f4bbcd4f7bc665bc46">&#9670;&nbsp;</a></span>PDC_PDC_PENDING_CM33_REG_PDC_PENDING_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_PENDING_CM33_REG_PDC_PENDING_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_PENDING (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaab717df2d6cd3616b6b17e2f4b78cbef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab717df2d6cd3616b6b17e2f4b78cbef">&#9670;&nbsp;</a></span>PDC_PDC_PENDING_CMAC_REG_PDC_PENDING_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_PENDING_CMAC_REG_PDC_PENDING_Msk&#160;&#160;&#160;(0xfffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_PENDING (Bitfield-Mask: 0xfff) <br  />
 </p>

</div>
</div>
<a id="gafdced76ff92ce14d4cd36e27e276e094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdced76ff92ce14d4cd36e27e276e094">&#9670;&nbsp;</a></span>PDC_PDC_PENDING_CMAC_REG_PDC_PENDING_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_PENDING_CMAC_REG_PDC_PENDING_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_PENDING (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga275f8b608d471cdda130eff49d207c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga275f8b608d471cdda130eff49d207c6a">&#9670;&nbsp;</a></span>PDC_PDC_PENDING_REG_PDC_PENDING_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_PENDING_REG_PDC_PENDING_Msk&#160;&#160;&#160;(0xfffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_PENDING (Bitfield-Mask: 0xfff) <br  />
 </p>

</div>
</div>
<a id="ga544d0d99c69eb0ecf4dfb67267dda453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga544d0d99c69eb0ecf4dfb67267dda453">&#9670;&nbsp;</a></span>PDC_PDC_PENDING_REG_PDC_PENDING_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_PENDING_REG_PDC_PENDING_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_PENDING (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga6b916664ba04943b4c94eaa2b74498be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b916664ba04943b4c94eaa2b74498be">&#9670;&nbsp;</a></span>PDC_PDC_SET_PENDING_REG_PDC_SET_PENDING_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_SET_PENDING_REG_PDC_SET_PENDING_Msk&#160;&#160;&#160;(0x1fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_SET_PENDING (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga17919ff3063ba335ea2de04eed836de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17919ff3063ba335ea2de04eed836de6">&#9670;&nbsp;</a></span>PDC_PDC_SET_PENDING_REG_PDC_SET_PENDING_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDC_PDC_SET_PENDING_REG_PDC_SET_PENDING_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_SET_PENDING (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf942c7a58ae4a1863a3dce4a8b777046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf942c7a58ae4a1863a3dce4a8b777046">&#9670;&nbsp;</a></span>QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_ADR_TX_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_ADR_TX_MD_Msk&#160;&#160;&#160;(0xc00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WR_ADR_TX_MD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga298fe2459bf284bfaa1d19b4c77c02bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga298fe2459bf284bfaa1d19b4c77c02bd">&#9670;&nbsp;</a></span>QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_ADR_TX_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_ADR_TX_MD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WR_ADR_TX_MD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga6421c2eab01b316b1fd12137969a8e4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6421c2eab01b316b1fd12137969a8e4a">&#9670;&nbsp;</a></span>QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_CS_HIGH_MIN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_CS_HIGH_MIN_Msk&#160;&#160;&#160;(0x7c000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WR_CS_HIGH_MIN (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="gada0543f0a5e3edf63c4e5ee88b763b81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada0543f0a5e3edf63c4e5ee88b763b81">&#9670;&nbsp;</a></span>QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_CS_HIGH_MIN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_CS_HIGH_MIN_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WR_CS_HIGH_MIN (Bit 14) <br  />
 </p>

</div>
</div>
<a id="gad548980591be1da1c8d5cc6a617c6f37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad548980591be1da1c8d5cc6a617c6f37">&#9670;&nbsp;</a></span>QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_DAT_TX_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_DAT_TX_MD_Msk&#160;&#160;&#160;(0x3000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WR_DAT_TX_MD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaf86b6cb56c4ce937c7775f549849d39b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86b6cb56c4ce937c7775f549849d39b">&#9670;&nbsp;</a></span>QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_DAT_TX_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_DAT_TX_MD_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WR_DAT_TX_MD (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga4724477133f701e0ff3c3295543b4907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4724477133f701e0ff3c3295543b4907">&#9670;&nbsp;</a></span>QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_INST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_INST_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WR_INST (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga79e2d469680a2195f60a27c8772e9f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79e2d469680a2195f60a27c8772e9f74">&#9670;&nbsp;</a></span>QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_INST_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_INST_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WR_INST (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac065e41720558a1e53d12c611e68be41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac065e41720558a1e53d12c611e68be41">&#9670;&nbsp;</a></span>QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_INST_TX_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_INST_TX_MD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WR_INST_TX_MD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga04e1e0d7d47f18f83f32b25b4a33fc66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04e1e0d7d47f18f83f32b25b4a33fc66">&#9670;&nbsp;</a></span>QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_INST_TX_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_AWRITECMD_REG_QSPIC_WR_INST_TX_MD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WR_INST_TX_MD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gad0ba80ba63767ff6fba592716892f29e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0ba80ba63767ff6fba592716892f29e">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_EN_Msk&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_BRK_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac1d443c1938d17bbd5bdc54acb3ea950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1d443c1938d17bbd5bdc54acb3ea950">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_EN_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_BRK_EN (Bit 16) <br  />
 </p>

</div>
</div>
<a id="gaa7f49b6c1088c2782b0fc4456b7a80f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7f49b6c1088c2782b0fc4456b7a80f9">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_SZ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_SZ_Msk&#160;&#160;&#160;(0x20000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_BRK_SZ (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad5a2484f69e5fc2369b499b394667490"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5a2484f69e5fc2369b499b394667490">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_SZ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_SZ_Pos&#160;&#160;&#160;(17UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_BRK_SZ (Bit 17) <br  />
 </p>

</div>
</div>
<a id="ga7a383db1dd0aaddc553d4325a7333f10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a383db1dd0aaddc553d4325a7333f10">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_TX_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_TX_MD_Msk&#160;&#160;&#160;(0xc0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_BRK_TX_MD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga490fff9635ff738f6f5e5408b0a7c7ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga490fff9635ff738f6f5e5408b0a7c7ac">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_TX_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_TX_MD_Pos&#160;&#160;&#160;(18UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_BRK_TX_MD (Bit 18) <br  />
 </p>

</div>
</div>
<a id="ga2aec1257b2e4f4e7e5b90e9823d2ce29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2aec1257b2e4f4e7e5b90e9823d2ce29">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_WRD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_WRD_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_BRK_WRD (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga87b69284444f7067b344cf32c52495d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87b69284444f7067b344cf32c52495d1">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_WRD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTBRK_REG_QSPIC_BRK_WRD_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_BRK_WRD (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gafe264d3d4b5567d98a17ef49ec6b7e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe264d3d4b5567d98a17ef49ec6b7e27">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTBRK_REG_QSPIC_SEC_HF_DS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTBRK_REG_QSPIC_SEC_HF_DS_Msk&#160;&#160;&#160;(0x100000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_SEC_HF_DS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga526e38a3b80ab54679a81de6548d10b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga526e38a3b80ab54679a81de6548d10b9">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTBRK_REG_QSPIC_SEC_HF_DS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTBRK_REG_QSPIC_SEC_HF_DS_Pos&#160;&#160;&#160;(20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_SEC_HF_DS (Bit 20) <br  />
 </p>

</div>
</div>
<a id="ga8403309005e72e90652745ecba7de12f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8403309005e72e90652745ecba7de12f">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_ADR_TX_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_ADR_TX_MD_Msk&#160;&#160;&#160;(0xc000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_ADR_TX_MD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gac192ecf267ae7955b8ee907cbab68874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac192ecf267ae7955b8ee907cbab68874">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_ADR_TX_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_ADR_TX_MD_Pos&#160;&#160;&#160;(26UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_ADR_TX_MD (Bit 26) <br  />
 </p>

</div>
</div>
<a id="ga39629512010196d0db8901f7de171e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39629512010196d0db8901f7de171e67">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_DMY_TX_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_DMY_TX_MD_Msk&#160;&#160;&#160;(0xc0000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_DMY_TX_MD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga68371673a86920e99f4c4f395c398161"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68371673a86920e99f4c4f395c398161">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_DMY_TX_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_DMY_TX_MD_Pos&#160;&#160;&#160;(30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_DMY_TX_MD (Bit 30) <br  />
 </p>

</div>
</div>
<a id="gac6f948ee29302639b536e405e5c24af8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6f948ee29302639b536e405e5c24af8">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_EXT_BYTE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_EXT_BYTE_Msk&#160;&#160;&#160;(0xff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_EXT_BYTE (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga4e271bf30b010751b453b25bc249972b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e271bf30b010751b453b25bc249972b">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_EXT_BYTE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_EXT_BYTE_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_EXT_BYTE (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga91c9cec46e101ff1c107ea9a1d90ee72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91c9cec46e101ff1c107ea9a1d90ee72">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_EXT_TX_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_EXT_TX_MD_Msk&#160;&#160;&#160;(0x30000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_EXT_TX_MD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga86e74af12b23d181a67695155e6c1716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86e74af12b23d181a67695155e6c1716">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_EXT_TX_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_EXT_TX_MD_Pos&#160;&#160;&#160;(28UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_EXT_TX_MD (Bit 28) <br  />
 </p>

</div>
</div>
<a id="ga02079db5ee7c1acacee007507b2d7fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02079db5ee7c1acacee007507b2d7fc9">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_INST (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gacc3427ed845d220557cc27f04bac7fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc3427ed845d220557cc27f04bac7fe2">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_INST (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gab5e1153826c3bd1bbe1ee38bfe76828b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5e1153826c3bd1bbe1ee38bfe76828b">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_TX_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_TX_MD_Msk&#160;&#160;&#160;(0x3000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_INST_TX_MD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga70fde42bfa9b9bcd9c7a38ee4f8eba0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70fde42bfa9b9bcd9c7a38ee4f8eba0a">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_TX_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_TX_MD_Pos&#160;&#160;&#160;(24UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_INST_TX_MD (Bit 24) <br  />
 </p>

</div>
</div>
<a id="gabdd49d1c39d2eaedffa0531be9d98817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdd49d1c39d2eaedffa0531be9d98817">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_WB_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_WB_Msk&#160;&#160;&#160;(0xff00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_INST_WB (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gaf084fb07ad73b4c41eef60e197e69d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf084fb07ad73b4c41eef60e197e69d28">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_WB_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDA_REG_QSPIC_INST_WB_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_INST_WB (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga08d71a82ba7c5c8ef263d59fa681981b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08d71a82ba7c5c8ef263d59fa681981b">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_CS_HIGH_MIN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_CS_HIGH_MIN_Msk&#160;&#160;&#160;(0x7000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_CS_HIGH_MIN (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gafa525c1fd86e8cdc7fa957eab9b63047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa525c1fd86e8cdc7fa957eab9b63047">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_CS_HIGH_MIN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_CS_HIGH_MIN_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_CS_HIGH_MIN (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga603e79971c662772fc32b8837c9ed4aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga603e79971c662772fc32b8837c9ed4aa">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DAT_RX_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DAT_RX_MD_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_DAT_RX_MD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga2bdfdf43de4f0c05c6156af95777ee65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bdfdf43de4f0c05c6156af95777ee65">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DAT_RX_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DAT_RX_MD_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_DAT_RX_MD (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga597c91a66d6d701f4d519ded42b5a04d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga597c91a66d6d701f4d519ded42b5a04d">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DMY_FORCE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DMY_FORCE_Msk&#160;&#160;&#160;(0x8000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_DMY_FORCE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae4dd8f8ee85f98cc9146708195becf32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4dd8f8ee85f98cc9146708195becf32">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DMY_FORCE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DMY_FORCE_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_DMY_FORCE (Bit 15) <br  />
 </p>

</div>
</div>
<a id="ga8f933684ee59ebf4ea7a965161f1a97a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f933684ee59ebf4ea7a965161f1a97a">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DMY_NUM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DMY_NUM_Msk&#160;&#160;&#160;(0x30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_DMY_NUM (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaef820dcea0507742bd416c7c9068fbd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef820dcea0507742bd416c7c9068fbd1">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DMY_NUM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_DMY_NUM_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_DMY_NUM (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga4a513ed9f6a388ad3c2f8cba49bf61fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a513ed9f6a388ad3c2f8cba49bf61fa">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_EXT_BYTE_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_EXT_BYTE_EN_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_EXT_BYTE_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6ca3da1f41f47385f8f4d0d7034c2229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ca3da1f41f47385f8f4d0d7034c2229">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_EXT_BYTE_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_EXT_BYTE_EN_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_EXT_BYTE_EN (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga891d378d11063ff00dcf1c6104b76cb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga891d378d11063ff00dcf1c6104b76cb9">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_EXT_HF_DS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_EXT_HF_DS_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_EXT_HF_DS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga87af90886a03c27c8521e17e60a30d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87af90886a03c27c8521e17e60a30d68">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_EXT_HF_DS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_EXT_HF_DS_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_EXT_HF_DS (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gaf06ff3f595b29baf288c41b8f152ef7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf06ff3f595b29baf288c41b8f152ef7f">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_INST_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_INST_MD_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_INST_MD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaafb6f703051b54c2d69112c3cdc394b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafb6f703051b54c2d69112c3cdc394b2">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_INST_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_INST_MD_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_INST_MD (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga538c3bf82da33867714ddb9a587c93ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga538c3bf82da33867714ddb9a587c93ab">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_LEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_LEN_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WRAP_LEN (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gafdf65554cd6b546dae7e7b92003cb66d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdf65554cd6b546dae7e7b92003cb66d">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_LEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_LEN_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WRAP_LEN (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga2fc250932d66ce636e1405701c494538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fc250932d66ce636e1405701c494538">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_MD_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WRAP_MD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab16c93da598e70a509d35db0a4b5641d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab16c93da598e70a509d35db0a4b5641d">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_MD_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WRAP_MD (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gacb3e609040fc67fedc8eb6250ae56613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb3e609040fc67fedc8eb6250ae56613">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_SIZE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_SIZE_Msk&#160;&#160;&#160;(0xc00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WRAP_SIZE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga81c5437b89bbb5092d6b289b0545028c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81c5437b89bbb5092d6b289b0545028c">&#9670;&nbsp;</a></span>QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_SIZE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_BURSTCMDB_REG_QSPIC_WRAP_SIZE_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WRAP_SIZE (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga60892407a483b3350231c425abdfacbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60892407a483b3350231c425abdfacbc">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CHCKERASE_REG_QSPIC_CHCKERASE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CHCKERASE_REG_QSPIC_CHCKERASE_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_CHCKERASE (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gab360f1e1c6a9d18e8284050b7982d505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab360f1e1c6a9d18e8284050b7982d505">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CHCKERASE_REG_QSPIC_CHCKERASE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CHCKERASE_REG_QSPIC_CHCKERASE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_CHCKERASE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gacb527e61fa35d4dba8bd5c3844c9879c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb527e61fa35d4dba8bd5c3844c9879c">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLBUS_REG_QSPIC_DIS_CS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLBUS_REG_QSPIC_DIS_CS_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_DIS_CS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab2792721ffbc59ca5585c7526539b255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2792721ffbc59ca5585c7526539b255">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLBUS_REG_QSPIC_DIS_CS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLBUS_REG_QSPIC_DIS_CS_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_DIS_CS (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga059de09b7f83ea5f7cf878db99a9f49f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga059de09b7f83ea5f7cf878db99a9f49f">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLBUS_REG_QSPIC_EN_CS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLBUS_REG_QSPIC_EN_CS_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_EN_CS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac2f2e69b1fdbaddff9492e9b2f6e76ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2f2e69b1fdbaddff9492e9b2f6e76ce">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLBUS_REG_QSPIC_EN_CS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLBUS_REG_QSPIC_EN_CS_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_EN_CS (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga698b2db4a8bd72e4f7ef1f074669a88a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga698b2db4a8bd72e4f7ef1f074669a88a">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_DUAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_DUAL_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_SET_DUAL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga65d3ce0200f09607fda8a40812f4b130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65d3ce0200f09607fda8a40812f4b130">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_DUAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_DUAL_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_SET_DUAL (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga2f286aa145ae65fec3402463304ae071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f286aa145ae65fec3402463304ae071">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_QUAD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_QUAD_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_SET_QUAD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga94c01d34f083ed5a9f3babc5ea30047f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94c01d34f083ed5a9f3babc5ea30047f">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_QUAD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_QUAD_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_SET_QUAD (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gaa2b2ccd9f10c154691ef4d159b8dcda1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2b2ccd9f10c154691ef4d159b8dcda1">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_SINGLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_SINGLE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_SET_SINGLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga70d2f546c1c321e699f6862bb4f11002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70d2f546c1c321e699f6862bb4f11002">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_SINGLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLBUS_REG_QSPIC_SET_SINGLE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_SET_SINGLE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaabf3842014d01fdf408969f67ea23c72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabf3842014d01fdf408969f67ea23c72">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_AUTO_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_AUTO_MD_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_AUTO_MD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gafe14c5ea59e81bde80aaf1a4eeda1b4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe14c5ea59e81bde80aaf1a4eeda1b4c">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_AUTO_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_AUTO_MD_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_AUTO_MD (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga5b7fe8e0b6764734077dd69824b51a94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b7fe8e0b6764734077dd69824b51a94">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CLK_FREE_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CLK_FREE_EN_Msk&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_CLK_FREE_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7d58f2f5b3ec8c6f4b90897f9b611f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d58f2f5b3ec8c6f4b90897f9b611f41">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CLK_FREE_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CLK_FREE_EN_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_CLK_FREE_EN (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga6716123c9b99cdd385ea29b99a8d2cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6716123c9b99cdd385ea29b99a8d2cc2">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CLK_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CLK_MD_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_CLK_MD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac94ff438e1fd13aef449b696eb106b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac94ff438e1fd13aef449b696eb106b60">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CLK_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CLK_MD_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_CLK_MD (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gae9455c0186bb26fc8d28797a4129e1b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9455c0186bb26fc8d28797a4129e1b6">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CS_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CS_MD_Msk&#160;&#160;&#160;(0x8000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_CS_MD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1e1f74d83220d8088f3a1882b2ae2c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e1f74d83220d8088f3a1882b2ae2c2d">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CS_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_CS_MD_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_CS_MD (Bit 15) <br  />
 </p>

</div>
</div>
<a id="ga3b5d9643dd8c572ed29b8980a63a5f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b5d9643dd8c572ed29b8980a63a5f64">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_FORCENSEQ_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_FORCENSEQ_EN_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_FORCENSEQ_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9248f7291787bba0e6d8bcacca38a0f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9248f7291787bba0e6d8bcacca38a0f2">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_FORCENSEQ_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_FORCENSEQ_EN_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_FORCENSEQ_EN (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga410dd0e3326dfb4674f819223701ec4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga410dd0e3326dfb4674f819223701ec4b">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_HRDY_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_HRDY_MD_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_HRDY_MD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9196c13eff15de343b267480b933a4f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9196c13eff15de343b267480b933a4f8">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_HRDY_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_HRDY_MD_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_HRDY_MD (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga435755187b181f5ed38b2a6d8fe34a86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga435755187b181f5ed38b2a6d8fe34a86">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO2_DAT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO2_DAT_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_IO2_DAT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf07e0cf9bdab369073d5a3166d7e4b07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf07e0cf9bdab369073d5a3166d7e4b07">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO2_DAT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO2_DAT_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_IO2_DAT (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gae56a53983f7c0d7282d9d8fc23b2a91b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae56a53983f7c0d7282d9d8fc23b2a91b">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO2_OEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO2_OEN_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_IO2_OEN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga63d05e608ce3ca157927f2b7ce39f7d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63d05e608ce3ca157927f2b7ce39f7d7">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO2_OEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO2_OEN_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_IO2_OEN (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga3269478f0eed10c508df36cf4d201cfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3269478f0eed10c508df36cf4d201cfc">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO3_DAT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO3_DAT_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_IO3_DAT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5407e022a581fb915abf233f5c3013b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5407e022a581fb915abf233f5c3013b6">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO3_DAT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO3_DAT_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_IO3_DAT (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gabca28dfb700cceed77930a44920e4208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabca28dfb700cceed77930a44920e4208">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO3_OEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO3_OEN_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_IO3_OEN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4a68994f77f606853f961e178f6de56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a68994f77f606853f961e178f6de56e">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO3_OEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_IO3_OEN_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_IO3_OEN (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga19c87e1bee3f571fd460fffc8ae24935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19c87e1bee3f571fd460fffc8ae24935">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_PCLK_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_PCLK_MD_Msk&#160;&#160;&#160;(0xe00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_PCLK_MD (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gacc86cab2889c97f8babb80a01f433896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc86cab2889c97f8babb80a01f433896">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_PCLK_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_PCLK_MD_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_PCLK_MD (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga896be38839d2cac832e85ec276b67987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga896be38839d2cac832e85ec276b67987">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_RPIPE_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_RPIPE_EN_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_RPIPE_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7548834aad98d6e593bd1854c730bbee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7548834aad98d6e593bd1854c730bbee">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_RPIPE_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_RPIPE_EN_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_RPIPE_EN (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gae5cb3c0994ee064f8df59d5cc1fc42bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5cb3c0994ee064f8df59d5cc1fc42bb">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_RXD_NEG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_RXD_NEG_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_RXD_NEG (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0023244812b57d3df880b63a6719e8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0023244812b57d3df880b63a6719e8e4">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_RXD_NEG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_RXD_NEG_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_RXD_NEG (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga80e4f37b3fc10a111c0114bf753ed4d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80e4f37b3fc10a111c0114bf753ed4d2">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_SRAM_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_SRAM_EN_Msk&#160;&#160;&#160;(0x4000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_SRAM_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab23b148c7aeab25a55a7ea3bb02b1962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab23b148c7aeab25a55a7ea3bb02b1962">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_SRAM_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_SRAM_EN_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_SRAM_EN (Bit 14) <br  />
 </p>

</div>
</div>
<a id="ga510247b355f72170a7709373f100d163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga510247b355f72170a7709373f100d163">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_USE_32BA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_USE_32BA_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_USE_32BA (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1a455c616e225f1b873d4941ed109ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a455c616e225f1b873d4941ed109ed8">&#9670;&nbsp;</a></span>QSPIC_QSPIC_CTRLMODE_REG_QSPIC_USE_32BA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_CTRLMODE_REG_QSPIC_USE_32BA_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_USE_32BA (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga0ededc51a2e9fbc6be59dd110a0abbd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ededc51a2e9fbc6be59dd110a0abbd3">&#9670;&nbsp;</a></span>QSPIC_QSPIC_DUMMYDATA_REG_QSPIC_DUMMYDATA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_DUMMYDATA_REG_QSPIC_DUMMYDATA_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_DUMMYDATA (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga5a95520456278332beb5db8fad31b678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a95520456278332beb5db8fad31b678">&#9670;&nbsp;</a></span>QSPIC_QSPIC_DUMMYDATA_REG_QSPIC_DUMMYDATA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_DUMMYDATA_REG_QSPIC_DUMMYDATA_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_DUMMYDATA (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gab9502b117c2d38144148adcfded327ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9502b117c2d38144148adcfded327ca">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDA_REG_QSPIC_ERS_INST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDA_REG_QSPIC_ERS_INST_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_ERS_INST (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga459f594dcf5283125edd9b64bb22402b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga459f594dcf5283125edd9b64bb22402b">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDA_REG_QSPIC_ERS_INST_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDA_REG_QSPIC_ERS_INST_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_ERS_INST (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga9de4be67e576f1880d8ab663a4e5dfed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9de4be67e576f1880d8ab663a4e5dfed">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDA_REG_QSPIC_RES_INST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDA_REG_QSPIC_RES_INST_Msk&#160;&#160;&#160;(0xff000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_RES_INST (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga76bdcb988d3f2bbfaa455383eb3480c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76bdcb988d3f2bbfaa455383eb3480c7">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDA_REG_QSPIC_RES_INST_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDA_REG_QSPIC_RES_INST_Pos&#160;&#160;&#160;(24UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_RES_INST (Bit 24) <br  />
 </p>

</div>
</div>
<a id="ga914c76d53c7b3443305053d83c07ba90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga914c76d53c7b3443305053d83c07ba90">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDA_REG_QSPIC_SUS_INST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDA_REG_QSPIC_SUS_INST_Msk&#160;&#160;&#160;(0xff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_SUS_INST (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga5cf7320d8ba95818eda263651cced0ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cf7320d8ba95818eda263651cced0ae">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDA_REG_QSPIC_SUS_INST_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDA_REG_QSPIC_SUS_INST_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_SUS_INST (Bit 16) <br  />
 </p>

</div>
</div>
<a id="gafb218eae033a750c8743c6dad1e48760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb218eae033a750c8743c6dad1e48760">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDA_REG_QSPIC_WEN_INST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDA_REG_QSPIC_WEN_INST_Msk&#160;&#160;&#160;(0xff00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WEN_INST (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga4207e193afd67bbbdab7760b0f8c8e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4207e193afd67bbbdab7760b0f8c8e69">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDA_REG_QSPIC_WEN_INST_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDA_REG_QSPIC_WEN_INST_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WEN_INST (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga7fa1f3d20a42242b71e2b80973408c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fa1f3d20a42242b71e2b80973408c1b">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDB_REG_QSPIC_EAD_TX_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_EAD_TX_MD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_EAD_TX_MD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga3dc49594e40640fe1cdfdbbe95d867dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dc49594e40640fe1cdfdbbe95d867dc">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDB_REG_QSPIC_EAD_TX_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_EAD_TX_MD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_EAD_TX_MD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga6f10c9867361f9a67c6cd44979a351a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f10c9867361f9a67c6cd44979a351a3">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERS_CS_HI_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERS_CS_HI_Msk&#160;&#160;&#160;(0x7c00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_ERS_CS_HI (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga42e7d106959d2789efb898c31397836b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42e7d106959d2789efb898c31397836b">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERS_CS_HI_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERS_CS_HI_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_ERS_CS_HI (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga997627ac5fd3a96bf20a89c3f1584eb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga997627ac5fd3a96bf20a89c3f1584eb0">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERS_TX_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERS_TX_MD_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_ERS_TX_MD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaa0e0d2e2dd8004749c1c7e1964f570e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0e0d2e2dd8004749c1c7e1964f570e8">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERS_TX_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERS_TX_MD_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_ERS_TX_MD (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gae42b53b0c54c2c951b3648ca5323f114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae42b53b0c54c2c951b3648ca5323f114">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERSRES_HLD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERSRES_HLD_Msk&#160;&#160;&#160;(0xf0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_ERSRES_HLD (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga84caab4b2b8137aa7d0d1b6633b20543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84caab4b2b8137aa7d0d1b6633b20543">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERSRES_HLD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_ERSRES_HLD_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_ERSRES_HLD (Bit 16) <br  />
 </p>

</div>
</div>
<a id="gae261ce6b372a221a7b69097328d4f335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae261ce6b372a221a7b69097328d4f335">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDB_REG_QSPIC_RES_TX_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_RES_TX_MD_Msk&#160;&#160;&#160;(0xc0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_RES_TX_MD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gad713e9f561c02ca77aeb3c184dcfbcda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad713e9f561c02ca77aeb3c184dcfbcda">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDB_REG_QSPIC_RES_TX_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_RES_TX_MD_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_RES_TX_MD (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga7c67f56a4eafd44911594494d7d3fbe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c67f56a4eafd44911594494d7d3fbe6">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDB_REG_QSPIC_RESSUS_DLY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_RESSUS_DLY_Msk&#160;&#160;&#160;(0x3f000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_RESSUS_DLY (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gaf9d5f87d82982b6c281f28bf27629337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9d5f87d82982b6c281f28bf27629337">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDB_REG_QSPIC_RESSUS_DLY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_RESSUS_DLY_Pos&#160;&#160;&#160;(24UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_RESSUS_DLY (Bit 24) <br  />
 </p>

</div>
</div>
<a id="ga1ee14b1806b745a2e519292dc606af46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ee14b1806b745a2e519292dc606af46">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDB_REG_QSPIC_SUS_TX_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_SUS_TX_MD_Msk&#160;&#160;&#160;(0x30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_SUS_TX_MD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaa36c579c0a7da5402ddddc2872726ab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa36c579c0a7da5402ddddc2872726ab3">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDB_REG_QSPIC_SUS_TX_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_SUS_TX_MD_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_SUS_TX_MD (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga1adef67a981094516c476eebda2160ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1adef67a981094516c476eebda2160ae">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDB_REG_QSPIC_WEN_TX_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_WEN_TX_MD_Msk&#160;&#160;&#160;(0xcUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WEN_TX_MD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gae6c7d6f51f5a532249036b7dc91ab8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6c7d6f51f5a532249036b7dc91ab8b2">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECMDB_REG_QSPIC_WEN_TX_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECMDB_REG_QSPIC_WEN_TX_MD_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WEN_TX_MD (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga20ce17b82e11b10f6f74ea40ca66ebfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20ce17b82e11b10f6f74ea40ca66ebfe">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERASE_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERASE_EN_Msk&#160;&#160;&#160;(0x1000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_ERASE_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3f37bf129407f7acc82c45b9bf70a080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f37bf129407f7acc82c45b9bf70a080">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERASE_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERASE_EN_Pos&#160;&#160;&#160;(24UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_ERASE_EN (Bit 24) <br  />
 </p>

</div>
</div>
<a id="ga288d2a6abc329792af7abec42a1217c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga288d2a6abc329792af7abec42a1217c5">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERS_ADDR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERS_ADDR_Msk&#160;&#160;&#160;(0xfffff0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_ERS_ADDR (Bitfield-Mask: 0xfffff) <br  />
 </p>

</div>
</div>
<a id="ga55d1d8423eda3cf7f77f8907b73ad725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55d1d8423eda3cf7f77f8907b73ad725">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERS_ADDR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERS_ADDR_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_ERS_ADDR (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga9aa4f6d553b4be0bb113bb04846b56aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9aa4f6d553b4be0bb113bb04846b56aa">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERS_STATE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERS_STATE_Msk&#160;&#160;&#160;(0xe000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_ERS_STATE (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gaa1b38959a575d1cddf7f40a5c6385b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1b38959a575d1cddf7f40a5c6385b52">&#9670;&nbsp;</a></span>QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERS_STATE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_ERASECTRL_REG_QSPIC_ERS_STATE_Pos&#160;&#160;&#160;(25UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_ERS_STATE (Bit 25) <br  />
 </p>

</div>
</div>
<a id="gab6a1b68fd714dcbfbe93f2d4f463f737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6a1b68fd714dcbfbe93f2d4f463f737">&#9670;&nbsp;</a></span>QSPIC_QSPIC_GP_REG_QSPIC_PADS_DRV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_GP_REG_QSPIC_PADS_DRV_Msk&#160;&#160;&#160;(0x6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_PADS_DRV (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gad753a3fd4c19237740ec61f82ed82a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad753a3fd4c19237740ec61f82ed82a96">&#9670;&nbsp;</a></span>QSPIC_QSPIC_GP_REG_QSPIC_PADS_DRV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_GP_REG_QSPIC_PADS_DRV_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_PADS_DRV (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga6ff010be28b941b60ed55fbe44fc2e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ff010be28b941b60ed55fbe44fc2e3b">&#9670;&nbsp;</a></span>QSPIC_QSPIC_GP_REG_QSPIC_PADS_SLEW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_GP_REG_QSPIC_PADS_SLEW_Msk&#160;&#160;&#160;(0x18UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_PADS_SLEW (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga527e030945836113b01752485cc7c524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga527e030945836113b01752485cc7c524">&#9670;&nbsp;</a></span>QSPIC_QSPIC_GP_REG_QSPIC_PADS_SLEW_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_GP_REG_QSPIC_PADS_SLEW_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_PADS_SLEW (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga2bfc6bf0dd44aaa3b85452d87f62a919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bfc6bf0dd44aaa3b85452d87f62a919">&#9670;&nbsp;</a></span>QSPIC_QSPIC_MEMBLEN_REG_QSPIC_MEMBLEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_MEMBLEN_REG_QSPIC_MEMBLEN_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_MEMBLEN (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gadbb895565cebb6f13605dd701ebd4b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbb895565cebb6f13605dd701ebd4b1f">&#9670;&nbsp;</a></span>QSPIC_QSPIC_MEMBLEN_REG_QSPIC_MEMBLEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_MEMBLEN_REG_QSPIC_MEMBLEN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_MEMBLEN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga1eee17fa9621f6fe7be8c029e27ef6fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1eee17fa9621f6fe7be8c029e27ef6fd">&#9670;&nbsp;</a></span>QSPIC_QSPIC_MEMBLEN_REG_QSPIC_T_CEM_CC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_MEMBLEN_REG_QSPIC_T_CEM_CC_Msk&#160;&#160;&#160;(0x3ff0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_T_CEM_CC (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="ga6d5d75d891f6ea84af7cb79c5597661e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d5d75d891f6ea84af7cb79c5597661e">&#9670;&nbsp;</a></span>QSPIC_QSPIC_MEMBLEN_REG_QSPIC_T_CEM_CC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_MEMBLEN_REG_QSPIC_T_CEM_CC_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_T_CEM_CC (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gaccf5af3e65df49b472456136d9a6c4d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccf5af3e65df49b472456136d9a6c4d8">&#9670;&nbsp;</a></span>QSPIC_QSPIC_MEMBLEN_REG_QSPIC_T_CEM_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_MEMBLEN_REG_QSPIC_T_CEM_EN_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_T_CEM_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0ac393ff75aff089978995ca8d10ba97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ac393ff75aff089978995ca8d10ba97">&#9670;&nbsp;</a></span>QSPIC_QSPIC_MEMBLEN_REG_QSPIC_T_CEM_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_MEMBLEN_REG_QSPIC_T_CEM_EN_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_T_CEM_EN (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gaf216a2ac752330cb4a66e3e3442f9fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf216a2ac752330cb4a66e3e3442f9fb6">&#9670;&nbsp;</a></span>QSPIC_QSPIC_READDATA_REG_QSPIC_READDATA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_READDATA_REG_QSPIC_READDATA_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_READDATA (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga2582913c79bf4b35d4f2e66636be9205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2582913c79bf4b35d4f2e66636be9205">&#9670;&nbsp;</a></span>QSPIC_QSPIC_READDATA_REG_QSPIC_READDATA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_READDATA_REG_QSPIC_READDATA_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_READDATA (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga416c99567403653b76d53a38536afaaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga416c99567403653b76d53a38536afaaa">&#9670;&nbsp;</a></span>QSPIC_QSPIC_RECVDATA_REG_QSPIC_RECVDATA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_RECVDATA_REG_QSPIC_RECVDATA_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_RECVDATA (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gaa121600ab7eb029d6c7d5178e09c8420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa121600ab7eb029d6c7d5178e09c8420">&#9670;&nbsp;</a></span>QSPIC_QSPIC_RECVDATA_REG_QSPIC_RECVDATA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_RECVDATA_REG_QSPIC_RECVDATA_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_RECVDATA (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga0e6ef93d6416079c4560f81af18170c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e6ef93d6416079c4560f81af18170c5">&#9670;&nbsp;</a></span>QSPIC_QSPIC_STATUS_REG_QSPIC_BUSY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_STATUS_REG_QSPIC_BUSY_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_BUSY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad6ac05afbda4630e99617e42006ba787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6ac05afbda4630e99617e42006ba787">&#9670;&nbsp;</a></span>QSPIC_QSPIC_STATUS_REG_QSPIC_BUSY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_STATUS_REG_QSPIC_BUSY_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_BUSY (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa53b483fb850805f9b2f3e798cda6179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa53b483fb850805f9b2f3e798cda6179">&#9670;&nbsp;</a></span>QSPIC_QSPIC_STATUSCMD_REG_QSPIC_BUSY_POS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_BUSY_POS_Msk&#160;&#160;&#160;(0x7000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_BUSY_POS (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga3d6a093699800411ffc9c7b6e133f04b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d6a093699800411ffc9c7b6e133f04b">&#9670;&nbsp;</a></span>QSPIC_QSPIC_STATUSCMD_REG_QSPIC_BUSY_POS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_BUSY_POS_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_BUSY_POS (Bit 12) <br  />
 </p>

</div>
</div>
<a id="gaef9fd22e4e0ee2dfa51dcc57c750ad28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef9fd22e4e0ee2dfa51dcc57c750ad28">&#9670;&nbsp;</a></span>QSPIC_QSPIC_STATUSCMD_REG_QSPIC_BUSY_VAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_BUSY_VAL_Msk&#160;&#160;&#160;(0x8000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_BUSY_VAL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae586be4db39e0832ad17d07c2753bee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae586be4db39e0832ad17d07c2753bee4">&#9670;&nbsp;</a></span>QSPIC_QSPIC_STATUSCMD_REG_QSPIC_BUSY_VAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_BUSY_VAL_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_BUSY_VAL (Bit 15) <br  />
 </p>

</div>
</div>
<a id="ga428928b275d4f6b5034a156e603af20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga428928b275d4f6b5034a156e603af20e">&#9670;&nbsp;</a></span>QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RESSTS_DLY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RESSTS_DLY_Msk&#160;&#160;&#160;(0x3f0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_RESSTS_DLY (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gacf1bd8822134d255cb7ada968296df13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf1bd8822134d255cb7ada968296df13">&#9670;&nbsp;</a></span>QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RESSTS_DLY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RESSTS_DLY_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_RESSTS_DLY (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga09227fb062652a0ecedb73a7bad50b71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09227fb062652a0ecedb73a7bad50b71">&#9670;&nbsp;</a></span>QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_INST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_INST_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_RSTAT_INST (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga440d30efd4470f38cff5d624b8a1e807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga440d30efd4470f38cff5d624b8a1e807">&#9670;&nbsp;</a></span>QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_INST_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_INST_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_RSTAT_INST (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gada4bbf4b4c79d6687b1fc7a3a7b5735b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada4bbf4b4c79d6687b1fc7a3a7b5735b">&#9670;&nbsp;</a></span>QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_RX_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_RX_MD_Msk&#160;&#160;&#160;(0xc00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_RSTAT_RX_MD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga3224db8435f3d7a983af950ee347de80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3224db8435f3d7a983af950ee347de80">&#9670;&nbsp;</a></span>QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_RX_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_RX_MD_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_RSTAT_RX_MD (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gae87d781bd7fc4bacaaae8818168105da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae87d781bd7fc4bacaaae8818168105da">&#9670;&nbsp;</a></span>QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_TX_MD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_TX_MD_Msk&#160;&#160;&#160;(0x300UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_RSTAT_TX_MD (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga4f79f11afc233e0fe1f5f3dafc4040dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f79f11afc233e0fe1f5f3dafc4040dd">&#9670;&nbsp;</a></span>QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_TX_MD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_RSTAT_TX_MD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_RSTAT_TX_MD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga6e5a2c4c4c6cff4761f13a6f669692fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e5a2c4c4c6cff4761f13a6f669692fd">&#9670;&nbsp;</a></span>QSPIC_QSPIC_STATUSCMD_REG_QSPIC_STSDLY_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_STSDLY_SEL_Msk&#160;&#160;&#160;(0x400000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_STSDLY_SEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga551b76ecfc23636212b0484065bfb1fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga551b76ecfc23636212b0484065bfb1fb">&#9670;&nbsp;</a></span>QSPIC_QSPIC_STATUSCMD_REG_QSPIC_STSDLY_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_STATUSCMD_REG_QSPIC_STSDLY_SEL_Pos&#160;&#160;&#160;(22UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_STSDLY_SEL (Bit 22) <br  />
 </p>

</div>
</div>
<a id="ga2f3c50daafa7384818370a888596816e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f3c50daafa7384818370a888596816e">&#9670;&nbsp;</a></span>QSPIC_QSPIC_WRITEDATA_REG_QSPIC_WRITEDATA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_WRITEDATA_REG_QSPIC_WRITEDATA_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WRITEDATA (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gac1787369f895b47be998871704ea3aab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1787369f895b47be998871704ea3aab">&#9670;&nbsp;</a></span>QSPIC_QSPIC_WRITEDATA_REG_QSPIC_WRITEDATA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPIC_QSPIC_WRITEDATA_REG_QSPIC_WRITEDATA_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QSPIC_WRITEDATA (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gab444ddfe0248c5491aab3f739e76cbf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab444ddfe0248c5491aab3f739e76cbf3">&#9670;&nbsp;</a></span>QUADEC_QDEC_CLOCKDIV_REG_QDEC_CLOCKDIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CLOCKDIV_REG_QDEC_CLOCKDIV_Msk&#160;&#160;&#160;(0x3ffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_CLOCKDIV (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="gad847863df3a52398279bc6a61cea510e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad847863df3a52398279bc6a61cea510e">&#9670;&nbsp;</a></span>QUADEC_QDEC_CLOCKDIV_REG_QDEC_CLOCKDIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CLOCKDIV_REG_QDEC_CLOCKDIV_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_CLOCKDIV (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga8fb0dae0e6429d1b84d974448b79f45a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fb0dae0e6429d1b84d974448b79f45a">&#9670;&nbsp;</a></span>QUADEC_QDEC_CLOCKDIV_REG_QDEC_PRESCALER_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CLOCKDIV_REG_QDEC_PRESCALER_EN_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_PRESCALER_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga35d2bf15d14661dbea9890c548575f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35d2bf15d14661dbea9890c548575f7f">&#9670;&nbsp;</a></span>QUADEC_QDEC_CLOCKDIV_REG_QDEC_PRESCALER_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CLOCKDIV_REG_QDEC_PRESCALER_EN_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_PRESCALER_EN (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gaa5d4e82680a5a19696c9148a1082ec16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5d4e82680a5a19696c9148a1082ec16">&#9670;&nbsp;</a></span>QUADEC_QDEC_CTRL2_REG_QDEC_CHX_EVENT_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHX_EVENT_MODE_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_CHX_EVENT_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8a9d4fe659169db9b73b1bd8234e24d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a9d4fe659169db9b73b1bd8234e24d3">&#9670;&nbsp;</a></span>QUADEC_QDEC_CTRL2_REG_QDEC_CHX_EVENT_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHX_EVENT_MODE_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_CHX_EVENT_MODE (Bit 12) <br  />
 </p>

</div>
</div>
<a id="gaed8230b7271ba09da11bc0ff787d4534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed8230b7271ba09da11bc0ff787d4534">&#9670;&nbsp;</a></span>QUADEC_QDEC_CTRL2_REG_QDEC_CHX_PORT_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHX_PORT_SEL_Msk&#160;&#160;&#160;(0xfUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_CHX_PORT_SEL (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga370c7cb39b75225f65eb943f92e1fa1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga370c7cb39b75225f65eb943f92e1fa1d">&#9670;&nbsp;</a></span>QUADEC_QDEC_CTRL2_REG_QDEC_CHX_PORT_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHX_PORT_SEL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_CHX_PORT_SEL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga45461ec346aa3c17fd0f66a114a74d41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45461ec346aa3c17fd0f66a114a74d41">&#9670;&nbsp;</a></span>QUADEC_QDEC_CTRL2_REG_QDEC_CHY_EVENT_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHY_EVENT_MODE_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_CHY_EVENT_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7ebc64b27af74a53b14615356a1dd669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ebc64b27af74a53b14615356a1dd669">&#9670;&nbsp;</a></span>QUADEC_QDEC_CTRL2_REG_QDEC_CHY_EVENT_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHY_EVENT_MODE_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_CHY_EVENT_MODE (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga84b21ccfb2f14b605970b791bba79ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84b21ccfb2f14b605970b791bba79ec9">&#9670;&nbsp;</a></span>QUADEC_QDEC_CTRL2_REG_QDEC_CHY_PORT_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHY_PORT_SEL_Msk&#160;&#160;&#160;(0xf0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_CHY_PORT_SEL (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gacd68c3656aedcacdfe18f67685b37af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd68c3656aedcacdfe18f67685b37af5">&#9670;&nbsp;</a></span>QUADEC_QDEC_CTRL2_REG_QDEC_CHY_PORT_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHY_PORT_SEL_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_CHY_PORT_SEL (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga2392866c002ec3e26be9e9ec26b01aba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2392866c002ec3e26be9e9ec26b01aba">&#9670;&nbsp;</a></span>QUADEC_QDEC_CTRL2_REG_QDEC_CHZ_EVENT_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHZ_EVENT_MODE_Msk&#160;&#160;&#160;(0x4000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_CHZ_EVENT_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gacd246fcbdb04c66f64d491bcb23e506c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd246fcbdb04c66f64d491bcb23e506c">&#9670;&nbsp;</a></span>QUADEC_QDEC_CTRL2_REG_QDEC_CHZ_EVENT_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHZ_EVENT_MODE_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_CHZ_EVENT_MODE (Bit 14) <br  />
 </p>

</div>
</div>
<a id="ga31d3b3eabe04bbed1192537c0bd28bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31d3b3eabe04bbed1192537c0bd28bab">&#9670;&nbsp;</a></span>QUADEC_QDEC_CTRL2_REG_QDEC_CHZ_PORT_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHZ_PORT_SEL_Msk&#160;&#160;&#160;(0xf00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_CHZ_PORT_SEL (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gabc7895b6f7b6a3a04d88105a8181c982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc7895b6f7b6a3a04d88105a8181c982">&#9670;&nbsp;</a></span>QUADEC_QDEC_CTRL2_REG_QDEC_CHZ_PORT_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CTRL2_REG_QDEC_CHZ_PORT_SEL_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_CHZ_PORT_SEL (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga9e4fad14c740fc4df98e9334f713467a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e4fad14c740fc4df98e9334f713467a">&#9670;&nbsp;</a></span>QUADEC_QDEC_CTRL_REG_QDEC_EVENT_CNT_CLR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CTRL_REG_QDEC_EVENT_CNT_CLR_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_EVENT_CNT_CLR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga178aec8c84f4ac9c016aacc1784564db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga178aec8c84f4ac9c016aacc1784564db">&#9670;&nbsp;</a></span>QUADEC_QDEC_CTRL_REG_QDEC_EVENT_CNT_CLR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CTRL_REG_QDEC_EVENT_CNT_CLR_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_EVENT_CNT_CLR (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga2d7be5d1649106561a2830e72f238029"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d7be5d1649106561a2830e72f238029">&#9670;&nbsp;</a></span>QUADEC_QDEC_CTRL_REG_QDEC_IRQ_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CTRL_REG_QDEC_IRQ_ENABLE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_IRQ_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5f1df4fecfe1a57d97276683f656ddaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f1df4fecfe1a57d97276683f656ddaf">&#9670;&nbsp;</a></span>QUADEC_QDEC_CTRL_REG_QDEC_IRQ_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CTRL_REG_QDEC_IRQ_ENABLE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_IRQ_ENABLE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gab2c285327225b9fa469910188594cbed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2c285327225b9fa469910188594cbed">&#9670;&nbsp;</a></span>QUADEC_QDEC_CTRL_REG_QDEC_IRQ_STATUS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CTRL_REG_QDEC_IRQ_STATUS_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_IRQ_STATUS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaba529d7a199158fe001f3c4b269c9abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba529d7a199158fe001f3c4b269c9abc">&#9670;&nbsp;</a></span>QUADEC_QDEC_CTRL_REG_QDEC_IRQ_STATUS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CTRL_REG_QDEC_IRQ_STATUS_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_IRQ_STATUS (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga1f50cced3f3b02325c84e2e2f274d04d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f50cced3f3b02325c84e2e2f274d04d">&#9670;&nbsp;</a></span>QUADEC_QDEC_CTRL_REG_QDEC_IRQ_THRES_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CTRL_REG_QDEC_IRQ_THRES_Msk&#160;&#160;&#160;(0x7f8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_IRQ_THRES (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga887e096b7ff8f7346013c86fc79d237b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga887e096b7ff8f7346013c86fc79d237b">&#9670;&nbsp;</a></span>QUADEC_QDEC_CTRL_REG_QDEC_IRQ_THRES_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_CTRL_REG_QDEC_IRQ_THRES_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_IRQ_THRES (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga5ec4e4133bc84474ad9969f013fa07ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ec4e4133bc84474ad9969f013fa07ab">&#9670;&nbsp;</a></span>QUADEC_QDEC_EVENT_CNT_REG_QDEC_EVENT_CNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_EVENT_CNT_REG_QDEC_EVENT_CNT_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_EVENT_CNT (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga1a60c902f89bff45d2ddc85d27a903f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a60c902f89bff45d2ddc85d27a903f7">&#9670;&nbsp;</a></span>QUADEC_QDEC_EVENT_CNT_REG_QDEC_EVENT_CNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_EVENT_CNT_REG_QDEC_EVENT_CNT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_EVENT_CNT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gae65f9e705081f784754278ef088a7749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae65f9e705081f784754278ef088a7749">&#9670;&nbsp;</a></span>QUADEC_QDEC_XCNT_REG_QDEC_X_CNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_XCNT_REG_QDEC_X_CNT_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_X_CNT (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga782153eac13805b11cd70597841c5174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga782153eac13805b11cd70597841c5174">&#9670;&nbsp;</a></span>QUADEC_QDEC_XCNT_REG_QDEC_X_CNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_XCNT_REG_QDEC_X_CNT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_X_CNT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gae2356c99781dc108c55b314bb72c008f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2356c99781dc108c55b314bb72c008f">&#9670;&nbsp;</a></span>QUADEC_QDEC_YCNT_REG_QDEC_Y_CNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_YCNT_REG_QDEC_Y_CNT_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_Y_CNT (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga20cac55212989df4232ab12e7cfa3b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20cac55212989df4232ab12e7cfa3b17">&#9670;&nbsp;</a></span>QUADEC_QDEC_YCNT_REG_QDEC_Y_CNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_YCNT_REG_QDEC_Y_CNT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_Y_CNT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga247e6d6c9a40ded0681e2dc659998829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga247e6d6c9a40ded0681e2dc659998829">&#9670;&nbsp;</a></span>QUADEC_QDEC_ZCNT_REG_QDEC_Z_CNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_ZCNT_REG_QDEC_Z_CNT_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_Z_CNT (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga7530acf19e2c81fb9f359df38d91a44d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7530acf19e2c81fb9f359df38d91a44d">&#9670;&nbsp;</a></span>QUADEC_QDEC_ZCNT_REG_QDEC_Z_CNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QUADEC_QDEC_ZCNT_REG_QDEC_Z_CNT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QDEC_Z_CNT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gae648ee18625e2d181e538fe4a2ca34cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae648ee18625e2d181e538fe4a2ca34cf">&#9670;&nbsp;</a></span>RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_DATE_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_DATE_EN_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_ALARM_DATE_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0e0b8d15a75bb2d6e58214fdf7f645c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e0b8d15a75bb2d6e58214fdf7f645c3">&#9670;&nbsp;</a></span>RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_DATE_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_DATE_EN_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_ALARM_DATE_EN (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gabe5c104ccdf23600fe9d3f5b7a5e2e00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe5c104ccdf23600fe9d3f5b7a5e2e00">&#9670;&nbsp;</a></span>RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_HOS_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_HOS_EN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_ALARM_HOS_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6cb2c5140a33b554b8a3c3a1c043038d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cb2c5140a33b554b8a3c3a1c043038d">&#9670;&nbsp;</a></span>RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_HOS_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_HOS_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_ALARM_HOS_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga637d944f2fd901e9a3fcd61efdbc701d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga637d944f2fd901e9a3fcd61efdbc701d">&#9670;&nbsp;</a></span>RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_HOUR_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_HOUR_EN_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_ALARM_HOUR_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaace36aaf9288bf5e3854871af8eee440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaace36aaf9288bf5e3854871af8eee440">&#9670;&nbsp;</a></span>RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_HOUR_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_HOUR_EN_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_ALARM_HOUR_EN (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga388a0308b47c055ea52bba0cda2aa09a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga388a0308b47c055ea52bba0cda2aa09a">&#9670;&nbsp;</a></span>RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_MIN_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_MIN_EN_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_ALARM_MIN_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga240be10ac0c9d12cbfa56f8e8f4d3789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga240be10ac0c9d12cbfa56f8e8f4d3789">&#9670;&nbsp;</a></span>RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_MIN_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_MIN_EN_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_ALARM_MIN_EN (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gae60db73a002330db7e713ba028854fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae60db73a002330db7e713ba028854fa2">&#9670;&nbsp;</a></span>RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_MNTH_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_MNTH_EN_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_ALARM_MNTH_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga72bd14ea57719ab0fdb4ee5bb2f3f20c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72bd14ea57719ab0fdb4ee5bb2f3f20c">&#9670;&nbsp;</a></span>RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_MNTH_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_MNTH_EN_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_ALARM_MNTH_EN (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga68f023816ecd34072bd21e66299f5468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68f023816ecd34072bd21e66299f5468">&#9670;&nbsp;</a></span>RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_SEC_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_SEC_EN_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_ALARM_SEC_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae357d3972204a700773dd31304b5b0e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae357d3972204a700773dd31304b5b0e4">&#9670;&nbsp;</a></span>RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_SEC_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_ALARM_ENABLE_REG_RTC_ALARM_SEC_EN_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_ALARM_SEC_EN (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gad7a2824f83069e67d8c0ef98374afba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7a2824f83069e67d8c0ef98374afba8">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_D_T_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_D_T_Msk&#160;&#160;&#160;(0x3000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_D_T (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga5b252eadfaf0cfa71969777ded508ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b252eadfaf0cfa71969777ded508ec4">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_D_T_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_D_T_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_D_T (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga1b03f65d7a9b440c13e6e887f75fce20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b03f65d7a9b440c13e6e887f75fce20">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_D_U_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_D_U_Msk&#160;&#160;&#160;(0xf00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_D_U (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga6bb04a3e4236b8f7544b6b6a606854c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bb04a3e4236b8f7544b6b6a606854c7">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_D_U_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_D_U_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_D_U (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gaddf13c10549e3a29929223c19579f74a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddf13c10549e3a29929223c19579f74a">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_M_T_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_M_T_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_M_T (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6939f3101c583c46a879c6188d3e9e5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6939f3101c583c46a879c6188d3e9e5a">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_M_T_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_M_T_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_M_T (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga08eabe587b51acaacc7f7101853731ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08eabe587b51acaacc7f7101853731ac">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_M_U_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_M_U_Msk&#160;&#160;&#160;(0x78UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_M_U (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga3135c3499c7f84e5f56eed57266657e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3135c3499c7f84e5f56eed57266657e8">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_M_U_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_ALARM_REG_RTC_CAL_M_U_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_M_U (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga49b8f0f4987a4cdbb201721a0a8108a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49b8f0f4987a4cdbb201721a0a8108a5">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_REG_RTC_CAL_C_T_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_REG_RTC_CAL_C_T_Msk&#160;&#160;&#160;(0x30000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_C_T (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga4a3c79a2fe19a301f0cefa2eb5b25628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a3c79a2fe19a301f0cefa2eb5b25628">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_REG_RTC_CAL_C_T_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_REG_RTC_CAL_C_T_Pos&#160;&#160;&#160;(28UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_C_T (Bit 28) <br  />
 </p>

</div>
</div>
<a id="ga8d3a8067436cdda52a95025d489e63fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d3a8067436cdda52a95025d489e63fd">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_REG_RTC_CAL_C_U_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_REG_RTC_CAL_C_U_Msk&#160;&#160;&#160;(0xf000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_C_U (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga217f548a60a7fc8e4e889540cdb19d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga217f548a60a7fc8e4e889540cdb19d2e">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_REG_RTC_CAL_C_U_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_REG_RTC_CAL_C_U_Pos&#160;&#160;&#160;(24UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_C_U (Bit 24) <br  />
 </p>

</div>
</div>
<a id="gad281d0ec04a1bf807a6b0f77c61b0973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad281d0ec04a1bf807a6b0f77c61b0973">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_REG_RTC_CAL_CH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_REG_RTC_CAL_CH_Msk&#160;&#160;&#160;(0x80000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_CH (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga550d8510189fa787a4a7c91f065a0a0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga550d8510189fa787a4a7c91f065a0a0b">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_REG_RTC_CAL_CH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_REG_RTC_CAL_CH_Pos&#160;&#160;&#160;(31UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_CH (Bit 31) <br  />
 </p>

</div>
</div>
<a id="ga672e7c8ef0f1dedf94d6ec5d63a4a526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga672e7c8ef0f1dedf94d6ec5d63a4a526">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_REG_RTC_CAL_D_T_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_REG_RTC_CAL_D_T_Msk&#160;&#160;&#160;(0x3000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_D_T (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga679d497a556f56766f7f2f28664b1c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga679d497a556f56766f7f2f28664b1c56">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_REG_RTC_CAL_D_T_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_REG_RTC_CAL_D_T_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_D_T (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga2a988514542bf96e70e62ffa5367d4d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a988514542bf96e70e62ffa5367d4d0">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_REG_RTC_CAL_D_U_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_REG_RTC_CAL_D_U_Msk&#160;&#160;&#160;(0xf00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_D_U (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga081347f9eef52693a092d3e3083f6c27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga081347f9eef52693a092d3e3083f6c27">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_REG_RTC_CAL_D_U_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_REG_RTC_CAL_D_U_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_D_U (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga4a9e476d44b2c9e80b73516b46d9ce58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a9e476d44b2c9e80b73516b46d9ce58">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_REG_RTC_CAL_M_T_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_REG_RTC_CAL_M_T_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_M_T (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga23de011cb10731cd286699dcdca857a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23de011cb10731cd286699dcdca857a1">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_REG_RTC_CAL_M_T_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_REG_RTC_CAL_M_T_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_M_T (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gafbe389f0699c9068b37f5c490518805b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbe389f0699c9068b37f5c490518805b">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_REG_RTC_CAL_M_U_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_REG_RTC_CAL_M_U_Msk&#160;&#160;&#160;(0x78UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_M_U (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gae410535aece7554716c07a20919e837d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae410535aece7554716c07a20919e837d">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_REG_RTC_CAL_M_U_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_REG_RTC_CAL_M_U_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_M_U (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gae7769d3919f85b75620b73470135dcb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7769d3919f85b75620b73470135dcb2">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_REG_RTC_CAL_Y_T_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_REG_RTC_CAL_Y_T_Msk&#160;&#160;&#160;(0xf00000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_Y_T (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gaa53a172a0e031a5b57d5c10aa130fbd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa53a172a0e031a5b57d5c10aa130fbd3">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_REG_RTC_CAL_Y_T_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_REG_RTC_CAL_Y_T_Pos&#160;&#160;&#160;(20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_Y_T (Bit 20) <br  />
 </p>

</div>
</div>
<a id="gaf6f22801142df474928826ca5da49cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6f22801142df474928826ca5da49cf7">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_REG_RTC_CAL_Y_U_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_REG_RTC_CAL_Y_U_Msk&#160;&#160;&#160;(0xf0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_Y_U (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gaa0d2e99987dcd9b657ca0396e7339819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0d2e99987dcd9b657ca0396e7339819">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_REG_RTC_CAL_Y_U_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_REG_RTC_CAL_Y_U_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_Y_U (Bit 16) <br  />
 </p>

</div>
</div>
<a id="gaa008fcf5adeb5863334e24056470b652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa008fcf5adeb5863334e24056470b652">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_REG_RTC_DAY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_REG_RTC_DAY_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_DAY (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga899e06f1d9c5c03c886bac66144db25a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga899e06f1d9c5c03c886bac66144db25a">&#9670;&nbsp;</a></span>RTC_RTC_CALENDAR_REG_RTC_DAY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CALENDAR_REG_RTC_DAY_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_DAY (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac10447c58bd386ec2b364e72836b037e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac10447c58bd386ec2b364e72836b037e">&#9670;&nbsp;</a></span>RTC_RTC_CONTROL_REG_RTC_CAL_DISABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CONTROL_REG_RTC_CAL_DISABLE_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_DISABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga11183aa6c8d1f7d06f43f93bfab9d68d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11183aa6c8d1f7d06f43f93bfab9d68d">&#9670;&nbsp;</a></span>RTC_RTC_CONTROL_REG_RTC_CAL_DISABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CONTROL_REG_RTC_CAL_DISABLE_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_CAL_DISABLE (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gad113a255ec953afc291f4cf7b8b5f35d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad113a255ec953afc291f4cf7b8b5f35d">&#9670;&nbsp;</a></span>RTC_RTC_CONTROL_REG_RTC_TIME_DISABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CONTROL_REG_RTC_TIME_DISABLE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_DISABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8a7c6a213e73c6bc7afa0d0bc2837346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a7c6a213e73c6bc7afa0d0bc2837346">&#9670;&nbsp;</a></span>RTC_RTC_CONTROL_REG_RTC_TIME_DISABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_CONTROL_REG_RTC_TIME_DISABLE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_DISABLE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gacbb8e7e7b186e9440676ef807e02a481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbb8e7e7b186e9440676ef807e02a481">&#9670;&nbsp;</a></span>RTC_RTC_EVENT_CTRL_REG_RTC_PDC_EVENT_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_EVENT_CTRL_REG_RTC_PDC_EVENT_EN_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_PDC_EVENT_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5373eef9233d792a2806fd997d92e945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5373eef9233d792a2806fd997d92e945">&#9670;&nbsp;</a></span>RTC_RTC_EVENT_CTRL_REG_RTC_PDC_EVENT_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_EVENT_CTRL_REG_RTC_PDC_EVENT_EN_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_PDC_EVENT_EN (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gab60d87155fbd6f23011630dc01815f77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab60d87155fbd6f23011630dc01815f77">&#9670;&nbsp;</a></span>RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_ALRM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_ALRM_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_EVENT_ALRM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4d04531b0ead4f9cd7d3bcae69ebdaf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d04531b0ead4f9cd7d3bcae69ebdaf5">&#9670;&nbsp;</a></span>RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_ALRM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_ALRM_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_EVENT_ALRM (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga764e6a2235e727f7e471a452714e6ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga764e6a2235e727f7e471a452714e6ca6">&#9670;&nbsp;</a></span>RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_DATE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_DATE_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_EVENT_DATE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2085659738696bd4d914a4b584382f89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2085659738696bd4d914a4b584382f89">&#9670;&nbsp;</a></span>RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_DATE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_DATE_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_EVENT_DATE (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga2f1d82faa977b3a47e77fe2bc4285130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f1d82faa977b3a47e77fe2bc4285130">&#9670;&nbsp;</a></span>RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_HOS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_HOS_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_EVENT_HOS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga58fbc5438162339bc45800302bfb2c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58fbc5438162339bc45800302bfb2c48">&#9670;&nbsp;</a></span>RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_HOS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_HOS_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_EVENT_HOS (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga52876c5e1ac6dccedb5a29d3ccbf4cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52876c5e1ac6dccedb5a29d3ccbf4cf1">&#9670;&nbsp;</a></span>RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_HOUR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_HOUR_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_EVENT_HOUR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga98edb34f42ab31a7115dd32c550f7994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98edb34f42ab31a7115dd32c550f7994">&#9670;&nbsp;</a></span>RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_HOUR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_HOUR_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_EVENT_HOUR (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gac870a29922a3d7daa15a6a12c67bb49d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac870a29922a3d7daa15a6a12c67bb49d">&#9670;&nbsp;</a></span>RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_MIN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_MIN_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_EVENT_MIN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga70a59da36665db1176a7519ab40cee51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70a59da36665db1176a7519ab40cee51">&#9670;&nbsp;</a></span>RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_MIN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_MIN_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_EVENT_MIN (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga5decfc538e3d9b1b349bf2fe400df45f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5decfc538e3d9b1b349bf2fe400df45f">&#9670;&nbsp;</a></span>RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_MNTH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_MNTH_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_EVENT_MNTH (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1495cae9a10ae84f921adcd0735e20a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1495cae9a10ae84f921adcd0735e20a7">&#9670;&nbsp;</a></span>RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_MNTH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_MNTH_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_EVENT_MNTH (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga182e21dd8c851bd905fc16c287f5b184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga182e21dd8c851bd905fc16c287f5b184">&#9670;&nbsp;</a></span>RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_SEC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_SEC_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_EVENT_SEC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab849746d05cd4c3eb32e6178b8af0dde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab849746d05cd4c3eb32e6178b8af0dde">&#9670;&nbsp;</a></span>RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_SEC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_EVENT_FLAGS_REG_RTC_EVENT_SEC_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_EVENT_SEC (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gaa1e1a222a330abfa563020cdb8b9aff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1e1a222a330abfa563020cdb8b9aff5">&#9670;&nbsp;</a></span>RTC_RTC_HOUR_MODE_REG_RTC_HMS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_HOUR_MODE_REG_RTC_HMS_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_HMS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa61cb64fe90b2dee8a33b94dcac71cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa61cb64fe90b2dee8a33b94dcac71cd1">&#9670;&nbsp;</a></span>RTC_RTC_HOUR_MODE_REG_RTC_HMS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_HOUR_MODE_REG_RTC_HMS_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_HMS (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga5a60353fcffe4aa85157d42d08b099ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a60353fcffe4aa85157d42d08b099ca">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_DISABLE_REG_RTC_ALRM_INT_DIS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_ALRM_INT_DIS_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_ALRM_INT_DIS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga672ee915a0b927699d5ab8811cca8404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga672ee915a0b927699d5ab8811cca8404">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_DISABLE_REG_RTC_ALRM_INT_DIS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_ALRM_INT_DIS_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_ALRM_INT_DIS (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga05bccabb9043b616b9781d998c847aa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05bccabb9043b616b9781d998c847aa1">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_DISABLE_REG_RTC_DATE_INT_DIS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_DATE_INT_DIS_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_DATE_INT_DIS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga549188dac23e6584d550cfa9f3e88074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga549188dac23e6584d550cfa9f3e88074">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_DISABLE_REG_RTC_DATE_INT_DIS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_DATE_INT_DIS_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_DATE_INT_DIS (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gae9c390a04d43da308b9b9b0d7c71aacb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9c390a04d43da308b9b9b0d7c71aacb">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_DISABLE_REG_RTC_HOS_INT_DIS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_HOS_INT_DIS_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_HOS_INT_DIS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae1c7b2acfd6c7acc3b6eb5fa804f54d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1c7b2acfd6c7acc3b6eb5fa804f54d3">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_DISABLE_REG_RTC_HOS_INT_DIS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_HOS_INT_DIS_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_HOS_INT_DIS (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga5adef7e2c0d2cfa738a346a1e32059ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5adef7e2c0d2cfa738a346a1e32059ac">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_DISABLE_REG_RTC_HOUR_INT_DIS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_HOUR_INT_DIS_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_HOUR_INT_DIS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga096e605c029e6c233a07132ce15c222c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga096e605c029e6c233a07132ce15c222c">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_DISABLE_REG_RTC_HOUR_INT_DIS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_HOUR_INT_DIS_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_HOUR_INT_DIS (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga195bba2cca79ea26cd65b7e32043ab76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga195bba2cca79ea26cd65b7e32043ab76">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_DISABLE_REG_RTC_MIN_INT_DIS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_MIN_INT_DIS_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_MIN_INT_DIS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae5a834c42d90e3c5cafd98f858f46c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5a834c42d90e3c5cafd98f858f46c84">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_DISABLE_REG_RTC_MIN_INT_DIS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_MIN_INT_DIS_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_MIN_INT_DIS (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gab27caa46fde53988fcf44322991085fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab27caa46fde53988fcf44322991085fa">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_DISABLE_REG_RTC_MNTH_INT_DIS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_MNTH_INT_DIS_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_MNTH_INT_DIS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf6d611db0142e561d24d7bf0a78ffd01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6d611db0142e561d24d7bf0a78ffd01">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_DISABLE_REG_RTC_MNTH_INT_DIS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_MNTH_INT_DIS_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_MNTH_INT_DIS (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gaf6ff2f96ac5f48da379dbbaf6977d8d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6ff2f96ac5f48da379dbbaf6977d8d3">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_DISABLE_REG_RTC_SEC_INT_DIS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_SEC_INT_DIS_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_SEC_INT_DIS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaec989a2ac40cf36fb6ebd5ecedbfba1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec989a2ac40cf36fb6ebd5ecedbfba1e">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_DISABLE_REG_RTC_SEC_INT_DIS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_DISABLE_REG_RTC_SEC_INT_DIS_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_SEC_INT_DIS (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga4eda5cfa86434fc7c9c4727cc043be6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4eda5cfa86434fc7c9c4727cc043be6f">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_ENABLE_REG_RTC_ALRM_INT_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_ALRM_INT_EN_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_ALRM_INT_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf9686100820db3a61c40e9c8b64fe939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9686100820db3a61c40e9c8b64fe939">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_ENABLE_REG_RTC_ALRM_INT_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_ALRM_INT_EN_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_ALRM_INT_EN (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga45a720d54e713e5a28b709df5e4018e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45a720d54e713e5a28b709df5e4018e5">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_ENABLE_REG_RTC_DATE_INT_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_DATE_INT_EN_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_DATE_INT_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gadc1147c56f4f16dbf7ab29660a0e3113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc1147c56f4f16dbf7ab29660a0e3113">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_ENABLE_REG_RTC_DATE_INT_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_DATE_INT_EN_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_DATE_INT_EN (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga0a4d49cb52aec837997b0bac0f699aba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a4d49cb52aec837997b0bac0f699aba">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_ENABLE_REG_RTC_HOS_INT_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_HOS_INT_EN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_HOS_INT_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5fe594ee8ef4996f429d6075063e7814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fe594ee8ef4996f429d6075063e7814">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_ENABLE_REG_RTC_HOS_INT_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_HOS_INT_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_HOS_INT_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga3d6fffa6475660c30f8b8eebd7b896fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d6fffa6475660c30f8b8eebd7b896fc">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_ENABLE_REG_RTC_HOUR_INT_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_HOUR_INT_EN_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_HOUR_INT_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9e80d6a074dc4b609b7cbbf9e993ace0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e80d6a074dc4b609b7cbbf9e993ace0">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_ENABLE_REG_RTC_HOUR_INT_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_HOUR_INT_EN_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_HOUR_INT_EN (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gab0178dfee4d1b1cdf70573ef9af61b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0178dfee4d1b1cdf70573ef9af61b69">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_ENABLE_REG_RTC_MIN_INT_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_MIN_INT_EN_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_MIN_INT_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab8f2787849798d15d25bcd4da7d2662f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8f2787849798d15d25bcd4da7d2662f">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_ENABLE_REG_RTC_MIN_INT_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_MIN_INT_EN_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_MIN_INT_EN (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gaae0795c54c8b328fc8ce41b77c112ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae0795c54c8b328fc8ce41b77c112ec4">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_ENABLE_REG_RTC_MNTH_INT_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_MNTH_INT_EN_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_MNTH_INT_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga152ea41fecf5dadfd59559eb5602d136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga152ea41fecf5dadfd59559eb5602d136">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_ENABLE_REG_RTC_MNTH_INT_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_MNTH_INT_EN_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_MNTH_INT_EN (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gab78de5dd21d0ca386ca75fd5c758d24b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab78de5dd21d0ca386ca75fd5c758d24b">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_ENABLE_REG_RTC_SEC_INT_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_SEC_INT_EN_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_SEC_INT_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6943f843108aa30577de1deef72141ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6943f843108aa30577de1deef72141ac">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_ENABLE_REG_RTC_SEC_INT_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_ENABLE_REG_RTC_SEC_INT_EN_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_SEC_INT_EN (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga72d6fd6ac02df4a2a3c76febad4aa086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72d6fd6ac02df4a2a3c76febad4aa086">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_MASK_REG_RTC_ALRM_INT_MSK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_ALRM_INT_MSK_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_ALRM_INT_MSK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga40bdad4be3c91b05a7d6bf8aab140d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40bdad4be3c91b05a7d6bf8aab140d6c">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_MASK_REG_RTC_ALRM_INT_MSK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_ALRM_INT_MSK_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_ALRM_INT_MSK (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga2652e3d3d355bc7c5f024df1b361c335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2652e3d3d355bc7c5f024df1b361c335">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_MASK_REG_RTC_DATE_INT_MSK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_DATE_INT_MSK_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_DATE_INT_MSK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gabf123211506e6026c2a00722837731f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf123211506e6026c2a00722837731f2">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_MASK_REG_RTC_DATE_INT_MSK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_DATE_INT_MSK_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_DATE_INT_MSK (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gab25edfa62bc1d6df92c66f28eccba832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab25edfa62bc1d6df92c66f28eccba832">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_MASK_REG_RTC_HOS_INT_MSK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_HOS_INT_MSK_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_HOS_INT_MSK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0a2cadb8ca28f6d8f44e7c79b40a8b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a2cadb8ca28f6d8f44e7c79b40a8b44">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_MASK_REG_RTC_HOS_INT_MSK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_HOS_INT_MSK_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_HOS_INT_MSK (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga99697ed42eae1a2aa4b89e61d1a83bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99697ed42eae1a2aa4b89e61d1a83bba">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_MASK_REG_RTC_HOUR_INT_MSK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_HOUR_INT_MSK_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_HOUR_INT_MSK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac9e3083d3e5542ecd209e034df7e15fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9e3083d3e5542ecd209e034df7e15fa">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_MASK_REG_RTC_HOUR_INT_MSK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_HOUR_INT_MSK_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_HOUR_INT_MSK (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gaffb48e4bce99d1e338e61123fb7d330d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffb48e4bce99d1e338e61123fb7d330d">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_MASK_REG_RTC_MIN_INT_MSK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_MIN_INT_MSK_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_MIN_INT_MSK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga206546666ca48216631ef22a105abad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga206546666ca48216631ef22a105abad3">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_MASK_REG_RTC_MIN_INT_MSK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_MIN_INT_MSK_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_MIN_INT_MSK (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga6bde9d266a64b0bcef5dd8f9e2b2be9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bde9d266a64b0bcef5dd8f9e2b2be9c">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_MASK_REG_RTC_MNTH_INT_MSK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_MNTH_INT_MSK_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_MNTH_INT_MSK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga393670715d6d4ba5f13d344c00665c7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga393670715d6d4ba5f13d344c00665c7c">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_MASK_REG_RTC_MNTH_INT_MSK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_MNTH_INT_MSK_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_MNTH_INT_MSK (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga55cda7ca58d74db52a8c8b6191aa92cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55cda7ca58d74db52a8c8b6191aa92cb">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_MASK_REG_RTC_SEC_INT_MSK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_SEC_INT_MSK_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_SEC_INT_MSK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac7df61ddfa98252610729348c4368668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7df61ddfa98252610729348c4368668">&#9670;&nbsp;</a></span>RTC_RTC_INTERRUPT_MASK_REG_RTC_SEC_INT_MSK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_INTERRUPT_MASK_REG_RTC_SEC_INT_MSK_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_SEC_INT_MSK (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga8c0cb7c9ddc798fc29bd4f2b8ddaa10a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c0cb7c9ddc798fc29bd4f2b8ddaa10a">&#9670;&nbsp;</a></span>RTC_RTC_KEEP_RTC_REG_RTC_KEEP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_KEEP_RTC_REG_RTC_KEEP_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_KEEP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga92f290a244b2696e94c7c1c2490a742f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92f290a244b2696e94c7c1c2490a742f">&#9670;&nbsp;</a></span>RTC_RTC_KEEP_RTC_REG_RTC_KEEP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_KEEP_RTC_REG_RTC_KEEP_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_KEEP (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac268b65f34baff3b3c5f8603a810664a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac268b65f34baff3b3c5f8603a810664a">&#9670;&nbsp;</a></span>RTC_RTC_PDC_EVENT_CLEAR_REG_PDC_EVENT_CLEAR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_PDC_EVENT_CLEAR_REG_PDC_EVENT_CLEAR_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_EVENT_CLEAR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga36ef233a88bc6fd4e4483cf80d731107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36ef233a88bc6fd4e4483cf80d731107">&#9670;&nbsp;</a></span>RTC_RTC_PDC_EVENT_CLEAR_REG_PDC_EVENT_CLEAR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_PDC_EVENT_CLEAR_REG_PDC_EVENT_CLEAR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDC_EVENT_CLEAR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga7e2251e8dd79ba087d1061189d5991d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e2251e8dd79ba087d1061189d5991d3">&#9670;&nbsp;</a></span>RTC_RTC_PDC_EVENT_CNT_REG_RTC_PDC_EVENT_CNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_PDC_EVENT_CNT_REG_RTC_PDC_EVENT_CNT_Msk&#160;&#160;&#160;(0x1fffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_PDC_EVENT_CNT (Bitfield-Mask: 0x1fff) <br  />
 </p>

</div>
</div>
<a id="gad00a6c9b7413e577dd87c53bc182578a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad00a6c9b7413e577dd87c53bc182578a">&#9670;&nbsp;</a></span>RTC_RTC_PDC_EVENT_CNT_REG_RTC_PDC_EVENT_CNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_PDC_EVENT_CNT_REG_RTC_PDC_EVENT_CNT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_PDC_EVENT_CNT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa467fa12bdc8560dbfcb900be6f8a262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa467fa12bdc8560dbfcb900be6f8a262">&#9670;&nbsp;</a></span>RTC_RTC_PDC_EVENT_PERIOD_REG_RTC_PDC_EVENT_PERIOD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_PDC_EVENT_PERIOD_REG_RTC_PDC_EVENT_PERIOD_Msk&#160;&#160;&#160;(0x1fffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_PDC_EVENT_PERIOD (Bitfield-Mask: 0x1fff) <br  />
 </p>

</div>
</div>
<a id="gafba64912b7d1173870447e1b8a55e4db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafba64912b7d1173870447e1b8a55e4db">&#9670;&nbsp;</a></span>RTC_RTC_PDC_EVENT_PERIOD_REG_RTC_PDC_EVENT_PERIOD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_PDC_EVENT_PERIOD_REG_RTC_PDC_EVENT_PERIOD_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_PDC_EVENT_PERIOD (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga9f1b9f4956cbfc0546e774f2e7033416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f1b9f4956cbfc0546e774f2e7033416">&#9670;&nbsp;</a></span>RTC_RTC_STATUS_REG_RTC_VALID_CAL_ALM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_STATUS_REG_RTC_VALID_CAL_ALM_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_VALID_CAL_ALM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga25d1c2a8a9af7f86150ebd324be3d3fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25d1c2a8a9af7f86150ebd324be3d3fa">&#9670;&nbsp;</a></span>RTC_RTC_STATUS_REG_RTC_VALID_CAL_ALM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_STATUS_REG_RTC_VALID_CAL_ALM_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_VALID_CAL_ALM (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga9f7ab571ed25121befe52c3bfaed8ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f7ab571ed25121befe52c3bfaed8ee2">&#9670;&nbsp;</a></span>RTC_RTC_STATUS_REG_RTC_VALID_CAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_STATUS_REG_RTC_VALID_CAL_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_VALID_CAL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaceb632cbe7a693c90a6ada635a86da5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceb632cbe7a693c90a6ada635a86da5c">&#9670;&nbsp;</a></span>RTC_RTC_STATUS_REG_RTC_VALID_CAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_STATUS_REG_RTC_VALID_CAL_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_VALID_CAL (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga5021036b4939139335defb15e1a289a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5021036b4939139335defb15e1a289a9">&#9670;&nbsp;</a></span>RTC_RTC_STATUS_REG_RTC_VALID_TIME_ALM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_STATUS_REG_RTC_VALID_TIME_ALM_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_VALID_TIME_ALM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab5abc183522e3081cca93c1e7f531503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5abc183522e3081cca93c1e7f531503">&#9670;&nbsp;</a></span>RTC_RTC_STATUS_REG_RTC_VALID_TIME_ALM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_STATUS_REG_RTC_VALID_TIME_ALM_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_VALID_TIME_ALM (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga361e0ba7160d1bd418209c7121df73a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga361e0ba7160d1bd418209c7121df73a9">&#9670;&nbsp;</a></span>RTC_RTC_STATUS_REG_RTC_VALID_TIME_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_STATUS_REG_RTC_VALID_TIME_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_VALID_TIME (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab06ec726510ddb13ae7c83481c5209f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab06ec726510ddb13ae7c83481c5209f4">&#9670;&nbsp;</a></span>RTC_RTC_STATUS_REG_RTC_VALID_TIME_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_STATUS_REG_RTC_VALID_TIME_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_VALID_TIME (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga9defaad4454bc4749db17df5bdf9d601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9defaad4454bc4749db17df5bdf9d601">&#9670;&nbsp;</a></span>RTC_RTC_TIME_ALARM_REG_RTC_TIME_H_T_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_H_T_Msk&#160;&#160;&#160;(0xf0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_H_T (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga0cd434b0fcf2f29fa7ed690538335623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cd434b0fcf2f29fa7ed690538335623">&#9670;&nbsp;</a></span>RTC_RTC_TIME_ALARM_REG_RTC_TIME_H_T_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_H_T_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_H_T (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga0440f8b3916b559764c9ca0da608b01e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0440f8b3916b559764c9ca0da608b01e">&#9670;&nbsp;</a></span>RTC_RTC_TIME_ALARM_REG_RTC_TIME_H_U_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_H_U_Msk&#160;&#160;&#160;(0xfUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_H_U (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gab50c4124491ff38d4a0555d67502a804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab50c4124491ff38d4a0555d67502a804">&#9670;&nbsp;</a></span>RTC_RTC_TIME_ALARM_REG_RTC_TIME_H_U_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_H_U_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_H_U (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa792cf7465f6775a8c1f8da2ac323eff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa792cf7465f6775a8c1f8da2ac323eff">&#9670;&nbsp;</a></span>RTC_RTC_TIME_ALARM_REG_RTC_TIME_HR_T_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_HR_T_Msk&#160;&#160;&#160;(0x30000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_HR_T (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga2ff1b3cf7b064c841dd70fdbf45e2391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ff1b3cf7b064c841dd70fdbf45e2391">&#9670;&nbsp;</a></span>RTC_RTC_TIME_ALARM_REG_RTC_TIME_HR_T_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_HR_T_Pos&#160;&#160;&#160;(28UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_HR_T (Bit 28) <br  />
 </p>

</div>
</div>
<a id="ga9600b6930ae2a30ccb1318b9a6e3225c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9600b6930ae2a30ccb1318b9a6e3225c">&#9670;&nbsp;</a></span>RTC_RTC_TIME_ALARM_REG_RTC_TIME_HR_U_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_HR_U_Msk&#160;&#160;&#160;(0xf000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_HR_U (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gadfc7bc67369c8dfe4e966130d9ab344b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfc7bc67369c8dfe4e966130d9ab344b">&#9670;&nbsp;</a></span>RTC_RTC_TIME_ALARM_REG_RTC_TIME_HR_U_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_HR_U_Pos&#160;&#160;&#160;(24UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_HR_U (Bit 24) <br  />
 </p>

</div>
</div>
<a id="gad5de87002ae6942aef3cb4f16ad60d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5de87002ae6942aef3cb4f16ad60d61">&#9670;&nbsp;</a></span>RTC_RTC_TIME_ALARM_REG_RTC_TIME_M_T_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_M_T_Msk&#160;&#160;&#160;(0x700000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_M_T (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga11b1aeee08e2354f6ce44db78d0fefda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11b1aeee08e2354f6ce44db78d0fefda">&#9670;&nbsp;</a></span>RTC_RTC_TIME_ALARM_REG_RTC_TIME_M_T_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_M_T_Pos&#160;&#160;&#160;(20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_M_T (Bit 20) <br  />
 </p>

</div>
</div>
<a id="ga259b625c54ad27057e0c6fc294c9c13d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga259b625c54ad27057e0c6fc294c9c13d">&#9670;&nbsp;</a></span>RTC_RTC_TIME_ALARM_REG_RTC_TIME_M_U_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_M_U_Msk&#160;&#160;&#160;(0xf0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_M_U (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gaccd064a307bf96673d0fd38fcb6a7f6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccd064a307bf96673d0fd38fcb6a7f6e">&#9670;&nbsp;</a></span>RTC_RTC_TIME_ALARM_REG_RTC_TIME_M_U_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_M_U_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_M_U (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga186b07685c0d74c42bd32487cffd7582"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga186b07685c0d74c42bd32487cffd7582">&#9670;&nbsp;</a></span>RTC_RTC_TIME_ALARM_REG_RTC_TIME_PM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_PM_Msk&#160;&#160;&#160;(0x40000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_PM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gacc5718e09796fd381ade606f04940c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc5718e09796fd381ade606f04940c62">&#9670;&nbsp;</a></span>RTC_RTC_TIME_ALARM_REG_RTC_TIME_PM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_PM_Pos&#160;&#160;&#160;(30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_PM (Bit 30) <br  />
 </p>

</div>
</div>
<a id="gaf3a67359509ac1b03e215cd7caaed648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3a67359509ac1b03e215cd7caaed648">&#9670;&nbsp;</a></span>RTC_RTC_TIME_ALARM_REG_RTC_TIME_S_T_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_S_T_Msk&#160;&#160;&#160;(0x7000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_S_T (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga902dfb19b7693ecbcbd1d5cbe09d6eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga902dfb19b7693ecbcbd1d5cbe09d6eb1">&#9670;&nbsp;</a></span>RTC_RTC_TIME_ALARM_REG_RTC_TIME_S_T_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_S_T_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_S_T (Bit 12) <br  />
 </p>

</div>
</div>
<a id="gad71ff875c82ea6e2c6359fe2087fca06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad71ff875c82ea6e2c6359fe2087fca06">&#9670;&nbsp;</a></span>RTC_RTC_TIME_ALARM_REG_RTC_TIME_S_U_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_S_U_Msk&#160;&#160;&#160;(0xf00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_S_U (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gad5b06ffa9ac0b562359d006290673aa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5b06ffa9ac0b562359d006290673aa6">&#9670;&nbsp;</a></span>RTC_RTC_TIME_ALARM_REG_RTC_TIME_S_U_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_ALARM_REG_RTC_TIME_S_U_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_S_U (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga099241d3e13424b9bc7d1ad83a067e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga099241d3e13424b9bc7d1ad83a067e1b">&#9670;&nbsp;</a></span>RTC_RTC_TIME_REG_RTC_TIME_CH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_REG_RTC_TIME_CH_Msk&#160;&#160;&#160;(0x80000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_CH (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gadb4f0284defee302ae2714033d21cbe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb4f0284defee302ae2714033d21cbe5">&#9670;&nbsp;</a></span>RTC_RTC_TIME_REG_RTC_TIME_CH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_REG_RTC_TIME_CH_Pos&#160;&#160;&#160;(31UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_CH (Bit 31) <br  />
 </p>

</div>
</div>
<a id="ga0df14d43d2bb62836f142b73c0fea443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0df14d43d2bb62836f142b73c0fea443">&#9670;&nbsp;</a></span>RTC_RTC_TIME_REG_RTC_TIME_H_T_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_REG_RTC_TIME_H_T_Msk&#160;&#160;&#160;(0xf0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_H_T (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gae0363ae386bc51b0f027408eb0a22346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0363ae386bc51b0f027408eb0a22346">&#9670;&nbsp;</a></span>RTC_RTC_TIME_REG_RTC_TIME_H_T_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_REG_RTC_TIME_H_T_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_H_T (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga8d89437f26a0283d47c880259edf8955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d89437f26a0283d47c880259edf8955">&#9670;&nbsp;</a></span>RTC_RTC_TIME_REG_RTC_TIME_H_U_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_REG_RTC_TIME_H_U_Msk&#160;&#160;&#160;(0xfUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_H_U (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gafa0fe07410d29db9c9b3886b83e8ee29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa0fe07410d29db9c9b3886b83e8ee29">&#9670;&nbsp;</a></span>RTC_RTC_TIME_REG_RTC_TIME_H_U_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_REG_RTC_TIME_H_U_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_H_U (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaeba5dc13976fc5eb53b04029c410e179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeba5dc13976fc5eb53b04029c410e179">&#9670;&nbsp;</a></span>RTC_RTC_TIME_REG_RTC_TIME_HR_T_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_REG_RTC_TIME_HR_T_Msk&#160;&#160;&#160;(0x30000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_HR_T (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gae38dd2a6ce7660622885f6de3d68ad84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38dd2a6ce7660622885f6de3d68ad84">&#9670;&nbsp;</a></span>RTC_RTC_TIME_REG_RTC_TIME_HR_T_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_REG_RTC_TIME_HR_T_Pos&#160;&#160;&#160;(28UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_HR_T (Bit 28) <br  />
 </p>

</div>
</div>
<a id="ga5ab27db6814251d999407c964ffdfafb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ab27db6814251d999407c964ffdfafb">&#9670;&nbsp;</a></span>RTC_RTC_TIME_REG_RTC_TIME_HR_U_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_REG_RTC_TIME_HR_U_Msk&#160;&#160;&#160;(0xf000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_HR_U (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gad5ba2329584b054b1c065781107ce3b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5ba2329584b054b1c065781107ce3b2">&#9670;&nbsp;</a></span>RTC_RTC_TIME_REG_RTC_TIME_HR_U_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_REG_RTC_TIME_HR_U_Pos&#160;&#160;&#160;(24UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_HR_U (Bit 24) <br  />
 </p>

</div>
</div>
<a id="ga7f29dde8b730d582a2941ee9df28f989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f29dde8b730d582a2941ee9df28f989">&#9670;&nbsp;</a></span>RTC_RTC_TIME_REG_RTC_TIME_M_T_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_REG_RTC_TIME_M_T_Msk&#160;&#160;&#160;(0x700000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_M_T (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga0057ac1a698d0e2799c95163e00d9a3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0057ac1a698d0e2799c95163e00d9a3d">&#9670;&nbsp;</a></span>RTC_RTC_TIME_REG_RTC_TIME_M_T_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_REG_RTC_TIME_M_T_Pos&#160;&#160;&#160;(20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_M_T (Bit 20) <br  />
 </p>

</div>
</div>
<a id="ga53dbb90e2111811df1e0722754531e9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53dbb90e2111811df1e0722754531e9e">&#9670;&nbsp;</a></span>RTC_RTC_TIME_REG_RTC_TIME_M_U_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_REG_RTC_TIME_M_U_Msk&#160;&#160;&#160;(0xf0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_M_U (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga6171f47b21eb4ee7a080fbfa6db49e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6171f47b21eb4ee7a080fbfa6db49e98">&#9670;&nbsp;</a></span>RTC_RTC_TIME_REG_RTC_TIME_M_U_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_REG_RTC_TIME_M_U_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_M_U (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga155a1ab7b35d494ec91a4ea3087dfaae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga155a1ab7b35d494ec91a4ea3087dfaae">&#9670;&nbsp;</a></span>RTC_RTC_TIME_REG_RTC_TIME_PM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_REG_RTC_TIME_PM_Msk&#160;&#160;&#160;(0x40000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_PM (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5c68a62f32f46b652de5f56ce0eda4f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c68a62f32f46b652de5f56ce0eda4f1">&#9670;&nbsp;</a></span>RTC_RTC_TIME_REG_RTC_TIME_PM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_REG_RTC_TIME_PM_Pos&#160;&#160;&#160;(30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_PM (Bit 30) <br  />
 </p>

</div>
</div>
<a id="gabb889130cfee1d747006572955e23a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb889130cfee1d747006572955e23a92">&#9670;&nbsp;</a></span>RTC_RTC_TIME_REG_RTC_TIME_S_T_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_REG_RTC_TIME_S_T_Msk&#160;&#160;&#160;(0x7000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_S_T (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga12f9208b17c0ffee0a96758dff2c4b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12f9208b17c0ffee0a96758dff2c4b1f">&#9670;&nbsp;</a></span>RTC_RTC_TIME_REG_RTC_TIME_S_T_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_REG_RTC_TIME_S_T_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_S_T (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga610f011503f90e63e85294f40221bfc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga610f011503f90e63e85294f40221bfc7">&#9670;&nbsp;</a></span>RTC_RTC_TIME_REG_RTC_TIME_S_U_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_REG_RTC_TIME_S_U_Msk&#160;&#160;&#160;(0xf00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_S_U (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga0fdbce1928b7f8c3de26b557b1cc8383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fdbce1928b7f8c3de26b557b1cc8383">&#9670;&nbsp;</a></span>RTC_RTC_TIME_REG_RTC_TIME_S_U_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_RTC_TIME_REG_RTC_TIME_S_U_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_TIME_S_U (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga6e8a93410136d18a8565aa1cc428e566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e8a93410136d18a8565aa1cc428e566">&#9670;&nbsp;</a></span>SDADC_SDADC_AUDIO_FILT_REG_SDADC_CIC_OFFSET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_AUDIO_FILT_REG_SDADC_CIC_OFFSET_Msk&#160;&#160;&#160;(0x1fffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_CIC_OFFSET (Bitfield-Mask: 0x1fffff) <br  />
 </p>

</div>
</div>
<a id="ga5451d418bd96e2ec2a05713cc619262b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5451d418bd96e2ec2a05713cc619262b">&#9670;&nbsp;</a></span>SDADC_SDADC_AUDIO_FILT_REG_SDADC_CIC_OFFSET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_AUDIO_FILT_REG_SDADC_CIC_OFFSET_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_CIC_OFFSET (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga833f9d1c062538eb6d51cf611fdcdb29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga833f9d1c062538eb6d51cf611fdcdb29">&#9670;&nbsp;</a></span>SDADC_SDADC_CLEAR_INT_REG_SDADC_CLR_INT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CLEAR_INT_REG_SDADC_CLR_INT_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_CLR_INT (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gac4c7c11cd49f4af7085ebb08e1601328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4c7c11cd49f4af7085ebb08e1601328">&#9670;&nbsp;</a></span>SDADC_SDADC_CLEAR_INT_REG_SDADC_CLR_INT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CLEAR_INT_REG_SDADC_CLR_INT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_CLR_INT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf0ef9577e27ffd572ed38b51f3f22f6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0ef9577e27ffd572ed38b51f3f22f6a">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_CONT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_CONT_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_CONT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf0a98afcdfde30008469b7c7c16b1f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0a98afcdfde30008469b7c7c16b1f90">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_CONT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_CONT_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_CONT (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga4266dfed4751c21d3f50c88ed7b0f715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4266dfed4751c21d3f50c88ed7b0f715">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_DMA_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_DMA_EN_Msk&#160;&#160;&#160;(0x40000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_DMA_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7697146411d5645b4786386e1f43968f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7697146411d5645b4786386e1f43968f">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_DMA_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_DMA_EN_Pos&#160;&#160;&#160;(18UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_DMA_EN (Bit 18) <br  />
 </p>

</div>
</div>
<a id="ga6e876a2358e8c486236bff19386f91ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e876a2358e8c486236bff19386f91ed">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_EN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9b81b58873e131dbeffcda7a581a9db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b81b58873e131dbeffcda7a581a9db0">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga4733d298443f77014b79ffce40525646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4733d298443f77014b79ffce40525646">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_INN_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_INN_SEL_Msk&#160;&#160;&#160;(0x1c0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_INN_SEL (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga476c5c5101ca79962258e0fbc9e67c6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga476c5c5101ca79962258e0fbc9e67c6e">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_INN_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_INN_SEL_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_INN_SEL (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga9446fe63d28ac9870bbabf25ce42363c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9446fe63d28ac9870bbabf25ce42363c">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_INP_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_INP_SEL_Msk&#160;&#160;&#160;(0x3cUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_INP_SEL (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga9d9e590e980c760b70028475f8841522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d9e590e980c760b70028475f8841522">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_INP_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_INP_SEL_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_INP_SEL (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga74cc7c9aa8483e5149b9e37940ece5bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74cc7c9aa8483e5149b9e37940ece5bb">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_INT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_INT_Msk&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_INT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga72de86cadb782f03415d05fd067bd175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72de86cadb782f03415d05fd067bd175">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_INT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_INT_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_INT (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga4a1de168462bfa06abdc38deeadc1e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a1de168462bfa06abdc38deeadc1e91">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_LDO_OK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_LDO_OK_Msk&#160;&#160;&#160;(0x8000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_LDO_OK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0bc01d75fb96bf6907deb44056b98aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bc01d75fb96bf6907deb44056b98aa9">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_LDO_OK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_LDO_OK_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_LDO_OK (Bit 15) <br  />
 </p>

</div>
</div>
<a id="ga92b492f90876f8fbc1bc9f2493cb0bec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92b492f90876f8fbc1bc9f2493cb0bec">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_MINT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_MINT_Msk&#160;&#160;&#160;(0x20000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_MINT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga90ba90a28812c631eb8e100ac7a2cb3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90ba90a28812c631eb8e100ac7a2cb3f">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_MINT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_MINT_Pos&#160;&#160;&#160;(17UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_MINT (Bit 17) <br  />
 </p>

</div>
</div>
<a id="ga5f19f8a47d254aea280ee5d4c957a364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f19f8a47d254aea280ee5d4c957a364">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_MODE_Msk&#160;&#160;&#160;(0x80000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac4a253bc6c53145a9108b2cda3ca673f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4a253bc6c53145a9108b2cda3ca673f">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_MODE_Pos&#160;&#160;&#160;(19UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_MODE (Bit 19) <br  />
 </p>

</div>
</div>
<a id="gab73c326d65b6fb8bd3f46d6fb42260f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab73c326d65b6fb8bd3f46d6fb42260f3">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_OSR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_OSR_Msk&#160;&#160;&#160;(0xc00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_OSR (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gad90088661d578623fc5d50756b8b6645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad90088661d578623fc5d50756b8b6645">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_OSR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_OSR_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_OSR (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gaa1ac2c06ce4f828bd7b24b12a8e50007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1ac2c06ce4f828bd7b24b12a8e50007">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_SE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_SE_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_SE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6e6748cafdc00e3fa7ccd2f28df5c359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e6748cafdc00e3fa7ccd2f28df5c359">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_SE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_SE_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_SE (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga8b77e06745deb939322f358564d11d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b77e06745deb939322f358564d11d6f">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_START_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_START (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf33d9257c56ec0efd5ce10862d2defc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf33d9257c56ec0efd5ce10862d2defc1">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_START_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_START (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga6bac76edc8764cd4d0688830f369b2bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bac76edc8764cd4d0688830f369b2bf">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_VREF_SEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_VREF_SEL_Msk&#160;&#160;&#160;(0x6000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_VREF_SEL (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga09315f04e35a766b02d2684a27723977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09315f04e35a766b02d2684a27723977">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_VREF_SEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_VREF_SEL_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_VREF_SEL (Bit 13) <br  />
 </p>

</div>
</div>
<a id="gaf290681b158a1d5b36a2af128eb611a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf290681b158a1d5b36a2af128eb611a1">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_VREF_TO_PAD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_VREF_TO_PAD_Msk&#160;&#160;&#160;(0x100000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_VREF_TO_PAD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab03892c8c744607f079a3e5a9c906b50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab03892c8c744607f079a3e5a9c906b50">&#9670;&nbsp;</a></span>SDADC_SDADC_CTRL_REG_SDADC_VREF_TO_PAD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_CTRL_REG_SDADC_VREF_TO_PAD_Pos&#160;&#160;&#160;(20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_VREF_TO_PAD (Bit 20) <br  />
 </p>

</div>
</div>
<a id="gabf2f5a076ece4f872e3c1a708eea6358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf2f5a076ece4f872e3c1a708eea6358">&#9670;&nbsp;</a></span>SDADC_SDADC_GAIN_CORR_REG_SDADC_GAIN_CORR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_GAIN_CORR_REG_SDADC_GAIN_CORR_Msk&#160;&#160;&#160;(0x3ffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_GAIN_CORR (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="ga93aadf305527b8537acab08a9ef36f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93aadf305527b8537acab08a9ef36f2d">&#9670;&nbsp;</a></span>SDADC_SDADC_GAIN_CORR_REG_SDADC_GAIN_CORR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_GAIN_CORR_REG_SDADC_GAIN_CORR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_GAIN_CORR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gabaa0e39b4b0ee6730afe2371b60c17fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaa0e39b4b0ee6730afe2371b60c17fc">&#9670;&nbsp;</a></span>SDADC_SDADC_OFFS_CORR_REG_SDADC_OFFS_CORR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_OFFS_CORR_REG_SDADC_OFFS_CORR_Msk&#160;&#160;&#160;(0x3ffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_OFFS_CORR (Bitfield-Mask: 0x3ff) <br  />
 </p>

</div>
</div>
<a id="gae8d6bda1383e38358b76a87524c205f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8d6bda1383e38358b76a87524c205f2">&#9670;&nbsp;</a></span>SDADC_SDADC_OFFS_CORR_REG_SDADC_OFFS_CORR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_OFFS_CORR_REG_SDADC_OFFS_CORR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_OFFS_CORR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf7f2dbbf3914d652dadbfaa32e00bc89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7f2dbbf3914d652dadbfaa32e00bc89">&#9670;&nbsp;</a></span>SDADC_SDADC_PGA_CTRL_REG_PGA_BIAS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_PGA_CTRL_REG_PGA_BIAS_Msk&#160;&#160;&#160;(0x38UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PGA_BIAS (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga86a526fc79239629f3be91add3bdd1f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86a526fc79239629f3be91add3bdd1f4">&#9670;&nbsp;</a></span>SDADC_SDADC_PGA_CTRL_REG_PGA_BIAS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_PGA_CTRL_REG_PGA_BIAS_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PGA_BIAS (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga61d5a75085f5719be6f67ae9b42b36ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61d5a75085f5719be6f67ae9b42b36ab">&#9670;&nbsp;</a></span>SDADC_SDADC_PGA_CTRL_REG_PGA_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_PGA_CTRL_REG_PGA_EN_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PGA_EN (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gabd8437df6ed862eab6043706cbcc57dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd8437df6ed862eab6043706cbcc57dd">&#9670;&nbsp;</a></span>SDADC_SDADC_PGA_CTRL_REG_PGA_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_PGA_CTRL_REG_PGA_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PGA_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac67411fdd907993c7e5adef14249a524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac67411fdd907993c7e5adef14249a524">&#9670;&nbsp;</a></span>SDADC_SDADC_PGA_CTRL_REG_PGA_GAIN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_PGA_CTRL_REG_PGA_GAIN_Msk&#160;&#160;&#160;(0xe00UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PGA_GAIN (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gae104b222b443c2c8bdeabc4be40d8f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae104b222b443c2c8bdeabc4be40d8f61">&#9670;&nbsp;</a></span>SDADC_SDADC_PGA_CTRL_REG_PGA_GAIN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_PGA_CTRL_REG_PGA_GAIN_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PGA_GAIN (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga25248e07874082663d36bf6441a7e9e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25248e07874082663d36bf6441a7e9e5">&#9670;&nbsp;</a></span>SDADC_SDADC_PGA_CTRL_REG_PGA_MUTE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_PGA_CTRL_REG_PGA_MUTE_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PGA_MUTE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac11d176cc6d0035785aed15ac48f6bae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac11d176cc6d0035785aed15ac48f6bae">&#9670;&nbsp;</a></span>SDADC_SDADC_PGA_CTRL_REG_PGA_MUTE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_PGA_CTRL_REG_PGA_MUTE_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PGA_MUTE (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gafbb0eac70c46797db492a9fd6802e378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbb0eac70c46797db492a9fd6802e378">&#9670;&nbsp;</a></span>SDADC_SDADC_PGA_CTRL_REG_PGA_SHORTIN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_PGA_CTRL_REG_PGA_SHORTIN_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PGA_SHORTIN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0fa246d659d07a3a745a3ed21308ec9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fa246d659d07a3a745a3ed21308ec9d">&#9670;&nbsp;</a></span>SDADC_SDADC_PGA_CTRL_REG_PGA_SHORTIN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_PGA_CTRL_REG_PGA_SHORTIN_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PGA_SHORTIN (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga7a367411bafdf8ff6063db5f08a4722f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a367411bafdf8ff6063db5f08a4722f">&#9670;&nbsp;</a></span>SDADC_SDADC_PGA_CTRL_REG_PGA_SINGLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_PGA_CTRL_REG_PGA_SINGLE_Msk&#160;&#160;&#160;(0x180UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PGA_SINGLE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga41d412bbbbc4dcdee6d90aab694d86af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41d412bbbbc4dcdee6d90aab694d86af">&#9670;&nbsp;</a></span>SDADC_SDADC_PGA_CTRL_REG_PGA_SINGLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_PGA_CTRL_REG_PGA_SINGLE_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PGA_SINGLE (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga6afbf73fad4c490a9920c7dfedeb2ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6afbf73fad4c490a9920c7dfedeb2ee8">&#9670;&nbsp;</a></span>SDADC_SDADC_RESULT_REG_SDADC_VAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_RESULT_REG_SDADC_VAL_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_VAL (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gab713af22be00fb4dbbb26387f10b7ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab713af22be00fb4dbbb26387f10b7ff0">&#9670;&nbsp;</a></span>SDADC_SDADC_RESULT_REG_SDADC_VAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDADC_SDADC_RESULT_REG_SDADC_VAL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDADC_VAL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf8c8caa061f8e055cc469f4480286d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8c8caa061f8e055cc469f4480286d36">&#9670;&nbsp;</a></span>SPI_SPI_CLOCK_REG_SPI_CLK_DIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CLOCK_REG_SPI_CLK_DIV_Msk&#160;&#160;&#160;(0x7fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_CLK_DIV (Bitfield-Mask: 0x7f) <br  />
 </p>

</div>
</div>
<a id="ga7f2ee11bda181cd0b1f08fe70178e60e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f2ee11bda181cd0b1f08fe70178e60e">&#9670;&nbsp;</a></span>SPI_SPI_CLOCK_REG_SPI_CLK_DIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CLOCK_REG_SPI_CLK_DIV_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_CLK_DIV (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga37351469cab6431f0e38be695d8b0407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37351469cab6431f0e38be695d8b0407">&#9670;&nbsp;</a></span>SPI_SPI_CONFIG_REG_SPI_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CONFIG_REG_SPI_MODE_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_MODE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga96aafea4d7a5f81c68de965aa7e33ff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96aafea4d7a5f81c68de965aa7e33ff9">&#9670;&nbsp;</a></span>SPI_SPI_CONFIG_REG_SPI_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CONFIG_REG_SPI_MODE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_MODE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaae90b9d8d06e0ce4f7254619f9ebdfa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae90b9d8d06e0ce4f7254619f9ebdfa9">&#9670;&nbsp;</a></span>SPI_SPI_CONFIG_REG_SPI_SLAVE_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CONFIG_REG_SPI_SLAVE_EN_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_SLAVE_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9df6cccd369c23f205845d1d5a11f7f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9df6cccd369c23f205845d1d5a11f7f9">&#9670;&nbsp;</a></span>SPI_SPI_CONFIG_REG_SPI_SLAVE_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CONFIG_REG_SPI_SLAVE_EN_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_SLAVE_EN (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga5ca4b0b911ffd522c455cd63ccb55a3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ca4b0b911ffd522c455cd63ccb55a3d">&#9670;&nbsp;</a></span>SPI_SPI_CONFIG_REG_SPI_WORD_LENGTH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CONFIG_REG_SPI_WORD_LENGTH_Msk&#160;&#160;&#160;(0x7cUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_WORD_LENGTH (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="gaf2418e9b17d6933e4bce1834ebd910b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2418e9b17d6933e4bce1834ebd910b5">&#9670;&nbsp;</a></span>SPI_SPI_CONFIG_REG_SPI_WORD_LENGTH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CONFIG_REG_SPI_WORD_LENGTH_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_WORD_LENGTH (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga81b664b7cf434cb8562f654dee5fcbc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81b664b7cf434cb8562f654dee5fcbc0">&#9670;&nbsp;</a></span>SPI_SPI_CS_CONFIG_REG_SPI_CS_SELECT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CS_CONFIG_REG_SPI_CS_SELECT_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_CS_SELECT (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga1cae44843aef723dc87f27fc61a06258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cae44843aef723dc87f27fc61a06258">&#9670;&nbsp;</a></span>SPI_SPI_CS_CONFIG_REG_SPI_CS_SELECT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CS_CONFIG_REG_SPI_CS_SELECT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_CS_SELECT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gab388ee75ddf98ae5660f733c6e90049d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab388ee75ddf98ae5660f733c6e90049d">&#9670;&nbsp;</a></span>SPI_SPI_CTRL_REG_SPI_CAPTURE_AT_NEXT_EDGE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CTRL_REG_SPI_CAPTURE_AT_NEXT_EDGE_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_CAPTURE_AT_NEXT_EDGE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8c99d8fcacc7c582abb5abcd9697f0ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c99d8fcacc7c582abb5abcd9697f0ec">&#9670;&nbsp;</a></span>SPI_SPI_CTRL_REG_SPI_CAPTURE_AT_NEXT_EDGE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CTRL_REG_SPI_CAPTURE_AT_NEXT_EDGE_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_CAPTURE_AT_NEXT_EDGE (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga6b20aa1d7b5f0beb3c3031180224b959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b20aa1d7b5f0beb3c3031180224b959">&#9670;&nbsp;</a></span>SPI_SPI_CTRL_REG_SPI_DMA_RX_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CTRL_REG_SPI_DMA_RX_EN_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_DMA_RX_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa365418f813584642da9aa9b7d9cfc3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa365418f813584642da9aa9b7d9cfc3c">&#9670;&nbsp;</a></span>SPI_SPI_CTRL_REG_SPI_DMA_RX_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CTRL_REG_SPI_DMA_RX_EN_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_DMA_RX_EN (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga4c93ba810b45649fd50bef8cd94a3ac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c93ba810b45649fd50bef8cd94a3ac6">&#9670;&nbsp;</a></span>SPI_SPI_CTRL_REG_SPI_DMA_TX_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CTRL_REG_SPI_DMA_TX_EN_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_DMA_TX_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaaca9a5360968c9e899b9978cbc88024d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaca9a5360968c9e899b9978cbc88024d">&#9670;&nbsp;</a></span>SPI_SPI_CTRL_REG_SPI_DMA_TX_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CTRL_REG_SPI_DMA_TX_EN_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_DMA_TX_EN (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga201c773b00de6855a5d07cc946175c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga201c773b00de6855a5d07cc946175c08">&#9670;&nbsp;</a></span>SPI_SPI_CTRL_REG_SPI_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CTRL_REG_SPI_EN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaece7bc13f66ffa762549dd3fead5bfdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaece7bc13f66ffa762549dd3fead5bfdb">&#9670;&nbsp;</a></span>SPI_SPI_CTRL_REG_SPI_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CTRL_REG_SPI_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga5cb0c2264111c462b62845a450b28f33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cb0c2264111c462b62845a450b28f33">&#9670;&nbsp;</a></span>SPI_SPI_CTRL_REG_SPI_FIFO_RESET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CTRL_REG_SPI_FIFO_RESET_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_FIFO_RESET (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gada27dfb66f3c7feafc830c0bcd4b4d37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada27dfb66f3c7feafc830c0bcd4b4d37">&#9670;&nbsp;</a></span>SPI_SPI_CTRL_REG_SPI_FIFO_RESET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CTRL_REG_SPI_FIFO_RESET_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_FIFO_RESET (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gab1c2debd2cdc4f50d115e7958413ee6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1c2debd2cdc4f50d115e7958413ee6c">&#9670;&nbsp;</a></span>SPI_SPI_CTRL_REG_SPI_RX_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CTRL_REG_SPI_RX_EN_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_RX_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1a21cdb3188309f091fac4a5d76c8417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a21cdb3188309f091fac4a5d76c8417">&#9670;&nbsp;</a></span>SPI_SPI_CTRL_REG_SPI_RX_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CTRL_REG_SPI_RX_EN_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_RX_EN (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga1951a3ad267255ebeb80d408efd5e3b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1951a3ad267255ebeb80d408efd5e3b8">&#9670;&nbsp;</a></span>SPI_SPI_CTRL_REG_SPI_SWAP_BYTES_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CTRL_REG_SPI_SWAP_BYTES_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_SWAP_BYTES (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gabb422ae8f0946e542b13a3fa8b6439a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb422ae8f0946e542b13a3fa8b6439a9">&#9670;&nbsp;</a></span>SPI_SPI_CTRL_REG_SPI_SWAP_BYTES_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CTRL_REG_SPI_SWAP_BYTES_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_SWAP_BYTES (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga3de39d7fcb9d57710e3dba3851380f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3de39d7fcb9d57710e3dba3851380f6d">&#9670;&nbsp;</a></span>SPI_SPI_CTRL_REG_SPI_TX_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CTRL_REG_SPI_TX_EN_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_TX_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaedf0a9bcdc7703f967915a1a85541556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedf0a9bcdc7703f967915a1a85541556">&#9670;&nbsp;</a></span>SPI_SPI_CTRL_REG_SPI_TX_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_CTRL_REG_SPI_TX_EN_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_TX_EN (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga574c9aaac099e3a9cdc8beba668efd88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga574c9aaac099e3a9cdc8beba668efd88">&#9670;&nbsp;</a></span>SPI_SPI_FIFO_CONFIG_REG_SPI_RX_TL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_FIFO_CONFIG_REG_SPI_RX_TL_Msk&#160;&#160;&#160;(0xf0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_RX_TL (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga980308bab91fb1dcf4db1a4dddfc86d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga980308bab91fb1dcf4db1a4dddfc86d2">&#9670;&nbsp;</a></span>SPI_SPI_FIFO_CONFIG_REG_SPI_RX_TL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_FIFO_CONFIG_REG_SPI_RX_TL_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_RX_TL (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga396f5a433978f4809d0dbe348d8083ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga396f5a433978f4809d0dbe348d8083ba">&#9670;&nbsp;</a></span>SPI_SPI_FIFO_CONFIG_REG_SPI_TX_TL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_FIFO_CONFIG_REG_SPI_TX_TL_Msk&#160;&#160;&#160;(0xfUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_TX_TL (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="gac4f63248d5aa1dd674874fc548393f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4f63248d5aa1dd674874fc548393f98">&#9670;&nbsp;</a></span>SPI_SPI_FIFO_CONFIG_REG_SPI_TX_TL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_FIFO_CONFIG_REG_SPI_TX_TL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_TX_TL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga31f47ab46010a14b9bc0cd6d949f2193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31f47ab46010a14b9bc0cd6d949f2193">&#9670;&nbsp;</a></span>SPI_SPI_FIFO_READ_REG_SPI_FIFO_READ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_FIFO_READ_REG_SPI_FIFO_READ_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_FIFO_READ (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga0a858eb2ec1d8f8b2f19b722735d935c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a858eb2ec1d8f8b2f19b722735d935c">&#9670;&nbsp;</a></span>SPI_SPI_FIFO_READ_REG_SPI_FIFO_READ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_FIFO_READ_REG_SPI_FIFO_READ_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_FIFO_READ (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa75f33332d046f2a7f76bfd99204afad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa75f33332d046f2a7f76bfd99204afad">&#9670;&nbsp;</a></span>SPI_SPI_FIFO_STATUS_REG_SPI_RX_FIFO_LEVEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_FIFO_STATUS_REG_SPI_RX_FIFO_LEVEL_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_RX_FIFO_LEVEL (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga70ed9616d4a771561bd160515bfff28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70ed9616d4a771561bd160515bfff28f">&#9670;&nbsp;</a></span>SPI_SPI_FIFO_STATUS_REG_SPI_RX_FIFO_LEVEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_FIFO_STATUS_REG_SPI_RX_FIFO_LEVEL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_RX_FIFO_LEVEL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga4e2ceb0e2bcaeff7d9bd71e09b3d91cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e2ceb0e2bcaeff7d9bd71e09b3d91cb">&#9670;&nbsp;</a></span>SPI_SPI_FIFO_STATUS_REG_SPI_RX_FIFO_OVFL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_FIFO_STATUS_REG_SPI_RX_FIFO_OVFL_Msk&#160;&#160;&#160;(0x4000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_RX_FIFO_OVFL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2d83d6c159f4bc19e39bf04cc73ee351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d83d6c159f4bc19e39bf04cc73ee351">&#9670;&nbsp;</a></span>SPI_SPI_FIFO_STATUS_REG_SPI_RX_FIFO_OVFL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_FIFO_STATUS_REG_SPI_RX_FIFO_OVFL_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_RX_FIFO_OVFL (Bit 14) <br  />
 </p>

</div>
</div>
<a id="ga04f23a8e23a33bc0606287dfe0df9d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04f23a8e23a33bc0606287dfe0df9d15">&#9670;&nbsp;</a></span>SPI_SPI_FIFO_STATUS_REG_SPI_STATUS_RX_EMPTY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_FIFO_STATUS_REG_SPI_STATUS_RX_EMPTY_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_STATUS_RX_EMPTY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga51fcfce1b1584fbd7dbe9d6563fcd7a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51fcfce1b1584fbd7dbe9d6563fcd7a8">&#9670;&nbsp;</a></span>SPI_SPI_FIFO_STATUS_REG_SPI_STATUS_RX_EMPTY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_FIFO_STATUS_REG_SPI_STATUS_RX_EMPTY_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_STATUS_RX_EMPTY (Bit 12) <br  />
 </p>

</div>
</div>
<a id="gab0287b0596cf73437a2fb0dff6c25c91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0287b0596cf73437a2fb0dff6c25c91">&#9670;&nbsp;</a></span>SPI_SPI_FIFO_STATUS_REG_SPI_STATUS_TX_FULL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_FIFO_STATUS_REG_SPI_STATUS_TX_FULL_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_STATUS_TX_FULL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2fba8a6a109c85713c6510ecdd9f1d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fba8a6a109c85713c6510ecdd9f1d1b">&#9670;&nbsp;</a></span>SPI_SPI_FIFO_STATUS_REG_SPI_STATUS_TX_FULL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_FIFO_STATUS_REG_SPI_STATUS_TX_FULL_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_STATUS_TX_FULL (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga470c3c923ff54e9a6b2e44d4a850f403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga470c3c923ff54e9a6b2e44d4a850f403">&#9670;&nbsp;</a></span>SPI_SPI_FIFO_STATUS_REG_SPI_TRANSACTION_ACTIVE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_FIFO_STATUS_REG_SPI_TRANSACTION_ACTIVE_Msk&#160;&#160;&#160;(0x8000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_TRANSACTION_ACTIVE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga737306949ad58718a0393429c402a1d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga737306949ad58718a0393429c402a1d3">&#9670;&nbsp;</a></span>SPI_SPI_FIFO_STATUS_REG_SPI_TRANSACTION_ACTIVE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_FIFO_STATUS_REG_SPI_TRANSACTION_ACTIVE_Pos&#160;&#160;&#160;(15UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_TRANSACTION_ACTIVE (Bit 15) <br  />
 </p>

</div>
</div>
<a id="ga4b82f799df10bb9e1159c4c19e0a84b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b82f799df10bb9e1159c4c19e0a84b3">&#9670;&nbsp;</a></span>SPI_SPI_FIFO_STATUS_REG_SPI_TX_FIFO_LEVEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_FIFO_STATUS_REG_SPI_TX_FIFO_LEVEL_Msk&#160;&#160;&#160;(0xfc0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_TX_FIFO_LEVEL (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gac46eb1e0407fb2b0ef77c7fe3feaf5b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac46eb1e0407fb2b0ef77c7fe3feaf5b0">&#9670;&nbsp;</a></span>SPI_SPI_FIFO_STATUS_REG_SPI_TX_FIFO_LEVEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_FIFO_STATUS_REG_SPI_TX_FIFO_LEVEL_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_TX_FIFO_LEVEL (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga8f2afeb2f880ffe7b82aab15fb30d5aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f2afeb2f880ffe7b82aab15fb30d5aa">&#9670;&nbsp;</a></span>SPI_SPI_FIFO_WRITE_REG_SPI_FIFO_WRITE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_FIFO_WRITE_REG_SPI_FIFO_WRITE_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_FIFO_WRITE (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga6f4c761c1406f47bba7a733075361d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f4c761c1406f47bba7a733075361d2e">&#9670;&nbsp;</a></span>SPI_SPI_FIFO_WRITE_REG_SPI_FIFO_WRITE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_FIFO_WRITE_REG_SPI_FIFO_WRITE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_FIFO_WRITE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga491e91b9911ba40c5508339d18d41805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga491e91b9911ba40c5508339d18d41805">&#9670;&nbsp;</a></span>SPI_SPI_IRQ_MASK_REG_SPI_IRQ_MASK_RX_FULL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_IRQ_MASK_REG_SPI_IRQ_MASK_RX_FULL_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_IRQ_MASK_RX_FULL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0b151415c25d1d3e1765bc52528610cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b151415c25d1d3e1765bc52528610cb">&#9670;&nbsp;</a></span>SPI_SPI_IRQ_MASK_REG_SPI_IRQ_MASK_RX_FULL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_IRQ_MASK_REG_SPI_IRQ_MASK_RX_FULL_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_IRQ_MASK_RX_FULL (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga59ddd25940f6423ae1121714a314f9a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59ddd25940f6423ae1121714a314f9a1">&#9670;&nbsp;</a></span>SPI_SPI_IRQ_MASK_REG_SPI_IRQ_MASK_TX_EMPTY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_IRQ_MASK_REG_SPI_IRQ_MASK_TX_EMPTY_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_IRQ_MASK_TX_EMPTY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0012963f5e8ce275031a66429d87cfda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0012963f5e8ce275031a66429d87cfda">&#9670;&nbsp;</a></span>SPI_SPI_IRQ_MASK_REG_SPI_IRQ_MASK_TX_EMPTY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_IRQ_MASK_REG_SPI_IRQ_MASK_TX_EMPTY_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_IRQ_MASK_TX_EMPTY (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga94a343a207503e6dd2d4a36f40079588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94a343a207503e6dd2d4a36f40079588">&#9670;&nbsp;</a></span>SPI_SPI_STATUS_REG_SPI_STATUS_RX_FULL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_STATUS_REG_SPI_STATUS_RX_FULL_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_STATUS_RX_FULL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga61b0ec24b044bab6f1a9e31514170d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61b0ec24b044bab6f1a9e31514170d28">&#9670;&nbsp;</a></span>SPI_SPI_STATUS_REG_SPI_STATUS_RX_FULL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_STATUS_REG_SPI_STATUS_RX_FULL_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_STATUS_RX_FULL (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga9eb0a589add37d0392a786ab62c5397a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9eb0a589add37d0392a786ab62c5397a">&#9670;&nbsp;</a></span>SPI_SPI_STATUS_REG_SPI_STATUS_TX_EMPTY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_STATUS_REG_SPI_STATUS_TX_EMPTY_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_STATUS_TX_EMPTY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0a4d51eaa845c36f01aecf70a1ab19db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a4d51eaa845c36f01aecf70a1ab19db">&#9670;&nbsp;</a></span>SPI_SPI_STATUS_REG_SPI_STATUS_TX_EMPTY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_STATUS_REG_SPI_STATUS_TX_EMPTY_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_STATUS_TX_EMPTY (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga286dda2d994269af3890e4cd9c24856f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga286dda2d994269af3890e4cd9c24856f">&#9670;&nbsp;</a></span>SPI_SPI_TXBUFFER_FORCE_REG_SPI_TXBUFFER_FORCE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_TXBUFFER_FORCE_REG_SPI_TXBUFFER_FORCE_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_TXBUFFER_FORCE (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gac682f9e8d673e85d9e494b70ad5c8a13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac682f9e8d673e85d9e494b70ad5c8a13">&#9670;&nbsp;</a></span>SPI_SPI_TXBUFFER_FORCE_REG_SPI_TXBUFFER_FORCE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SPI_TXBUFFER_FORCE_REG_SPI_TXBUFFER_FORCE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI_TXBUFFER_FORCE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gad98526ef2f321d2b882eba1444557f77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad98526ef2f321d2b882eba1444557f77">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF0A_SET1_REG_SRC_COEF10_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF0A_SET1_REG_SRC_COEF10_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF10 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga9400c2f9af5d2117641e9cf7c15d90a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9400c2f9af5d2117641e9cf7c15d90a7">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF0A_SET1_REG_SRC_COEF10_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF0A_SET1_REG_SRC_COEF10_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF10 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaef10dd45761d9707286bbae75e2c83ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef10dd45761d9707286bbae75e2c83ce">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF10_SET1_REG_SRC_COEF0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF10_SET1_REG_SRC_COEF0_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF0 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga22c596f350389bdd654eed7abcb40706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22c596f350389bdd654eed7abcb40706">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF10_SET1_REG_SRC_COEF0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF10_SET1_REG_SRC_COEF0_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF0 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga0c826ce0fbe8668835394c238b48e95c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c826ce0fbe8668835394c238b48e95c">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF10_SET1_REG_SRC_COEF1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF10_SET1_REG_SRC_COEF1_Msk&#160;&#160;&#160;(0xffff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF1 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gab18bfbd7b02f4566f25d6da684f64dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab18bfbd7b02f4566f25d6da684f64dd8">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF10_SET1_REG_SRC_COEF1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF10_SET1_REG_SRC_COEF1_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF1 (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga9e53ec83b4eb3f3f4e13ad1e4c0e4ef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e53ec83b4eb3f3f4e13ad1e4c0e4ef4">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF32_SET1_REG_SRC_COEF2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF32_SET1_REG_SRC_COEF2_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF2 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga845a2c525695267a4bae02960ac0f5af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga845a2c525695267a4bae02960ac0f5af">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF32_SET1_REG_SRC_COEF2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF32_SET1_REG_SRC_COEF2_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF2 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gadedef8b8c0b902399a252dbbc26d64a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadedef8b8c0b902399a252dbbc26d64a7">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF32_SET1_REG_SRC_COEF3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF32_SET1_REG_SRC_COEF3_Msk&#160;&#160;&#160;(0xffff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF3 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gaf36dcbcd3004ac76d3ab2adde4684db7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf36dcbcd3004ac76d3ab2adde4684db7">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF32_SET1_REG_SRC_COEF3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF32_SET1_REG_SRC_COEF3_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF3 (Bit 16) <br  />
 </p>

</div>
</div>
<a id="gaa529af9ca21d0a58dd1286cfec5792ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa529af9ca21d0a58dd1286cfec5792ae">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF54_SET1_REG_SRC_COEF4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF54_SET1_REG_SRC_COEF4_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF4 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gaafbc1313a036a8ef67d328bccaa55059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafbc1313a036a8ef67d328bccaa55059">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF54_SET1_REG_SRC_COEF4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF54_SET1_REG_SRC_COEF4_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF4 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga9f35d31704db9e7821db2ee05ae1ee73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f35d31704db9e7821db2ee05ae1ee73">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF54_SET1_REG_SRC_COEF5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF54_SET1_REG_SRC_COEF5_Msk&#160;&#160;&#160;(0xffff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF5 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga7e21c0bac3fb08fc41e31753a698d366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e21c0bac3fb08fc41e31753a698d366">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF54_SET1_REG_SRC_COEF5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF54_SET1_REG_SRC_COEF5_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF5 (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga0a83aea5fbaf3b746f8546724492063a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a83aea5fbaf3b746f8546724492063a">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF76_SET1_REG_SRC_COEF6_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF76_SET1_REG_SRC_COEF6_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF6 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gad6b5d95e5eff7655ddcf093806fb5e83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6b5d95e5eff7655ddcf093806fb5e83">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF76_SET1_REG_SRC_COEF6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF76_SET1_REG_SRC_COEF6_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF6 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaabf2dd9c7b1f77df9c8c083757e46d8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabf2dd9c7b1f77df9c8c083757e46d8b">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF76_SET1_REG_SRC_COEF7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF76_SET1_REG_SRC_COEF7_Msk&#160;&#160;&#160;(0xffff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF7 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gacca04d5f041438283b0cebea575da6d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacca04d5f041438283b0cebea575da6d0">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF76_SET1_REG_SRC_COEF7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF76_SET1_REG_SRC_COEF7_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF7 (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga3e994ed3aede66f0cc371501eba4a2c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e994ed3aede66f0cc371501eba4a2c2">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF98_SET1_REG_SRC_COEF8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF98_SET1_REG_SRC_COEF8_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF8 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga4460088de32702c51c1af903730d8c28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4460088de32702c51c1af903730d8c28">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF98_SET1_REG_SRC_COEF8_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF98_SET1_REG_SRC_COEF8_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF8 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gad9bd8e8394abd3b275d6a5206dccb923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9bd8e8394abd3b275d6a5206dccb923">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF98_SET1_REG_SRC_COEF9_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF98_SET1_REG_SRC_COEF9_Msk&#160;&#160;&#160;(0xffff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF9 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gaa5f603096837f60e1d4a59f7460e1acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5f603096837f60e1d4a59f7460e1acd">&#9670;&nbsp;</a></span>SRC1_SRC1_COEF98_SET1_REG_SRC_COEF9_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_COEF98_SET1_REG_SRC_COEF9_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF9 (Bit 16) <br  />
 </p>

</div>
</div>
<a id="gae25ee6f533c2485b75d0ddb59ebfb8ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae25ee6f533c2485b75d0ddb59ebfb8ba">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_DITHER_DISABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_DITHER_DISABLE_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_DITHER_DISABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9f032145bae9b47890168e28a279ca1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f032145bae9b47890168e28a279ca1a">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_DITHER_DISABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_DITHER_DISABLE_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_DITHER_DISABLE (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga8d6d01056256305b6418de596f92a684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d6d01056256305b6418de596f92a684">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_EN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6d41f817121e5cf5d707b01eb9a7e9a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d41f817121e5cf5d707b01eb9a7e9a3">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf78b2511f2f3747a61fe2d61e6b0297d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf78b2511f2f3747a61fe2d61e6b0297d">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_FIFO_DIRECTION_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_FIFO_DIRECTION_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_FIFO_DIRECTION (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad4c794c0d0f499c940011d2d73c54125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4c794c0d0f499c940011d2d73c54125">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_FIFO_DIRECTION_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_FIFO_DIRECTION_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_FIFO_DIRECTION (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga53278d70e1284cc3ea77fa8714a4fcc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53278d70e1284cc3ea77fa8714a4fcc3">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_FIFO_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_FIFO_ENABLE_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_FIFO_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae4dc27774ad52b054ab7dfb7549732e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4dc27774ad52b054ab7dfb7549732e7">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_FIFO_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_FIFO_ENABLE_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_FIFO_ENABLE (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga3c3516eaf34ed4de312bfe1c99c3d6df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c3516eaf34ed4de312bfe1c99c3d6df">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_IN_AMODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_IN_AMODE_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_AMODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga21db7ca8e86a2490d31fb768bb3402fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21db7ca8e86a2490d31fb768bb3402fb">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_IN_AMODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_IN_AMODE_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_AMODE (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga8035d2cb640186fb89f9294d6c6164cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8035d2cb640186fb89f9294d6c6164cb">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_IN_CAL_BYPASS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_IN_CAL_BYPASS_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_CAL_BYPASS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0109b1037a9300e41ce2ca3ca2cbdfa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0109b1037a9300e41ce2ca3ca2cbdfa7">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_IN_CAL_BYPASS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_IN_CAL_BYPASS_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_CAL_BYPASS (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga4ea42c227da532231bb2b52b3406c006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ea42c227da532231bb2b52b3406c006">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_IN_DS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_IN_DS_Msk&#160;&#160;&#160;(0x30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_DS (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga4a17cfd65ddf8a7045a6eab14f36d047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a17cfd65ddf8a7045a6eab14f36d047">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_IN_DS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_IN_DS_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_DS (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga079048c8f3c3dabd060732cc710a4ede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga079048c8f3c3dabd060732cc710a4ede">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_IN_DSD_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_IN_DSD_MODE_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_DSD_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac082d5f8e83d3fcbcc37c7c6abe81e8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac082d5f8e83d3fcbcc37c7c6abe81e8d">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_IN_DSD_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_IN_DSD_MODE_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_DSD_MODE (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga686b2bf653cc47f9a85c560627eeccaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga686b2bf653cc47f9a85c560627eeccaa">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_IN_FLOWCLR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_IN_FLOWCLR_Msk&#160;&#160;&#160;(0x1000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_FLOWCLR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa3fb33d41c344f45c9857d1bbc0bb2e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3fb33d41c344f45c9857d1bbc0bb2e0">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_IN_FLOWCLR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_IN_FLOWCLR_Pos&#160;&#160;&#160;(24UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_FLOWCLR (Bit 24) <br  />
 </p>

</div>
</div>
<a id="ga7e48e150508b4d26275c29f1e46165b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e48e150508b4d26275c29f1e46165b3">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_IN_OK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_IN_OK_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_OK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga48c03968196ce74c8d2f0f9f36fbb2a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48c03968196ce74c8d2f0f9f36fbb2a5">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_IN_OK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_IN_OK_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_OK (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gada05e118c572ee679c36e8be40b719e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada05e118c572ee679c36e8be40b719e7">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_IN_OVFLOW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_IN_OVFLOW_Msk&#160;&#160;&#160;(0x100000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_OVFLOW (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gacad3cf9683231dc6e42553cdfb6c7fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacad3cf9683231dc6e42553cdfb6c7fea">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_IN_OVFLOW_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_IN_OVFLOW_Pos&#160;&#160;&#160;(20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_OVFLOW (Bit 20) <br  />
 </p>

</div>
</div>
<a id="ga751f94aa07a74425583f61c72fd7ea4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga751f94aa07a74425583f61c72fd7ea4d">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_IN_UNFLOW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_IN_UNFLOW_Msk&#160;&#160;&#160;(0x200000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_UNFLOW (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7276be92cb59cfa16253b2259a413f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7276be92cb59cfa16253b2259a413f06">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_IN_UNFLOW_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_IN_UNFLOW_Pos&#160;&#160;&#160;(21UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_UNFLOW (Bit 21) <br  />
 </p>

</div>
</div>
<a id="ga694c4b7949ebae2f68e8027464af4d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga694c4b7949ebae2f68e8027464af4d52">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_OUT_AMODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_OUT_AMODE_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_AMODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6fee8a57244a9a1d1fdcd1b432b400dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fee8a57244a9a1d1fdcd1b432b400dd">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_OUT_AMODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_OUT_AMODE_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_AMODE (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga2fc11af3e5743aa42015bb3f01e6f8a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fc11af3e5743aa42015bb3f01e6f8a7">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_OUT_CAL_BYPASS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_OUT_CAL_BYPASS_Msk&#160;&#160;&#160;(0x4000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_CAL_BYPASS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga38cd3f0149ca320be42bb2cddf400466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38cd3f0149ca320be42bb2cddf400466">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_OUT_CAL_BYPASS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_OUT_CAL_BYPASS_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_CAL_BYPASS (Bit 14) <br  />
 </p>

</div>
</div>
<a id="ga8ce6fae9dade2b3ebce9f1606960dac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ce6fae9dade2b3ebce9f1606960dac0">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_OUT_DSD_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_OUT_DSD_MODE_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_DSD_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga45a2e66fda7d02ff4bee87d735efc033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45a2e66fda7d02ff4bee87d735efc033">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_OUT_DSD_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_OUT_DSD_MODE_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_DSD_MODE (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga9e9fabc8d9b9724036458888b2b52aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e9fabc8d9b9724036458888b2b52aa5">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_OUT_FLOWCLR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_OUT_FLOWCLR_Msk&#160;&#160;&#160;(0x2000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_FLOWCLR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga778221979ae30fd9d63a04b9d6ff640d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga778221979ae30fd9d63a04b9d6ff640d">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_OUT_FLOWCLR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_OUT_FLOWCLR_Pos&#160;&#160;&#160;(25UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_FLOWCLR (Bit 25) <br  />
 </p>

</div>
</div>
<a id="ga79a615acfb7e62b55cc177c80f5a6f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79a615acfb7e62b55cc177c80f5a6f86">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_OUT_OK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_OUT_OK_Msk&#160;&#160;&#160;(0x40000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_OK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3a1430f632df8f3ebfde875300260445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a1430f632df8f3ebfde875300260445">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_OUT_OK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_OUT_OK_Pos&#160;&#160;&#160;(18UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_OK (Bit 18) <br  />
 </p>

</div>
</div>
<a id="ga702ac79f65310eb0b339b39530247dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga702ac79f65310eb0b339b39530247dc4">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_OUT_OVFLOW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_OUT_OVFLOW_Msk&#160;&#160;&#160;(0x400000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_OVFLOW (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8362ae5887d3920678d4725222c1b3ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8362ae5887d3920678d4725222c1b3ff">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_OUT_OVFLOW_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_OUT_OVFLOW_Pos&#160;&#160;&#160;(22UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_OVFLOW (Bit 22) <br  />
 </p>

</div>
</div>
<a id="ga85ab6fa83e9cc11142ba08be56464d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85ab6fa83e9cc11142ba08be56464d38">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_OUT_UNFLOW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_OUT_UNFLOW_Msk&#160;&#160;&#160;(0x800000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_UNFLOW (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga29b26427964c538556f370b76e866eff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29b26427964c538556f370b76e866eff">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_OUT_UNFLOW_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_OUT_UNFLOW_Pos&#160;&#160;&#160;(23UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_UNFLOW (Bit 23) <br  />
 </p>

</div>
</div>
<a id="gaaa1bfbe04b215f18a7019b62d9552d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa1bfbe04b215f18a7019b62d9552d80">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_OUT_US_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_OUT_US_Msk&#160;&#160;&#160;(0x30000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_US (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gad3d0e7c558993c58b0ed931541c56a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3d0e7c558993c58b0ed931541c56a67">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_OUT_US_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_OUT_US_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_US (Bit 16) <br  />
 </p>

</div>
</div>
<a id="gaa93a50790ae758cfa13349ee330a7bdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa93a50790ae758cfa13349ee330a7bdf">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_PDM_DI_DEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_PDM_DI_DEL_Msk&#160;&#160;&#160;(0xc000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_PDM_DI_DEL (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaa804432772161c0567aa14b1a93ac0dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa804432772161c0567aa14b1a93ac0dc">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_PDM_DI_DEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_PDM_DI_DEL_Pos&#160;&#160;&#160;(26UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_PDM_DI_DEL (Bit 26) <br  />
 </p>

</div>
</div>
<a id="ga6913ffa9adea6d70f7bed8a5585918f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6913ffa9adea6d70f7bed8a5585918f0">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_PDM_DO_DEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_PDM_DO_DEL_Msk&#160;&#160;&#160;(0xc0000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_PDM_DO_DEL (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga9865ceca799b006d035bfe78e90276de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9865ceca799b006d035bfe78e90276de">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_PDM_DO_DEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_PDM_DO_DEL_Pos&#160;&#160;&#160;(30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_PDM_DO_DEL (Bit 30) <br  />
 </p>

</div>
</div>
<a id="ga57b7c9388891eae8216bfa9a283d4cb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57b7c9388891eae8216bfa9a283d4cb6">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_PDM_IN_INV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_PDM_IN_INV_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_PDM_IN_INV (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa3d823e2b02913b575faebecc5c10ddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3d823e2b02913b575faebecc5c10ddf">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_PDM_IN_INV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_PDM_IN_INV_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_PDM_IN_INV (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga8d5aa073e2af263c3f5fb4fe41152305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d5aa073e2af263c3f5fb4fe41152305">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_PDM_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_PDM_MODE_Msk&#160;&#160;&#160;(0x30000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_PDM_MODE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gac005160b05cf47017e71b1b4b3437e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac005160b05cf47017e71b1b4b3437e9d">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_PDM_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_PDM_MODE_Pos&#160;&#160;&#160;(28UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_PDM_MODE (Bit 28) <br  />
 </p>

</div>
</div>
<a id="gaa1c1b68d398f915647db6f960eb38500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1c1b68d398f915647db6f960eb38500">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_PDM_OUT_INV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_PDM_OUT_INV_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_PDM_OUT_INV (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gadbfa72240649fb866db97dfc95de54ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbfa72240649fb866db97dfc95de54ac">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_PDM_OUT_INV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_PDM_OUT_INV_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_PDM_OUT_INV (Bit 12) <br  />
 </p>

</div>
</div>
<a id="gafa5b4a5ef3d886b5280c689f80a5a793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa5b4a5ef3d886b5280c689f80a5a793">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_RESYNC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_RESYNC_Msk&#160;&#160;&#160;(0x80000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_RESYNC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab95595a14a54bec81a5b815c7c004091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab95595a14a54bec81a5b815c7c004091">&#9670;&nbsp;</a></span>SRC1_SRC1_CTRL_REG_SRC_RESYNC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_CTRL_REG_SRC_RESYNC_Pos&#160;&#160;&#160;(19UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_RESYNC (Bit 19) <br  />
 </p>

</div>
</div>
<a id="ga9739f49774d1ee678f3a74f190204e82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9739f49774d1ee678f3a74f190204e82">&#9670;&nbsp;</a></span>SRC1_SRC1_IN1_REG_SRC_IN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_IN1_REG_SRC_IN_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga381c533ec084921d8d4d52db0c71f36d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga381c533ec084921d8d4d52db0c71f36d">&#9670;&nbsp;</a></span>SRC1_SRC1_IN1_REG_SRC_IN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_IN1_REG_SRC_IN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga5ff98c4ee33f9d405a1462ff8f9b0c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ff98c4ee33f9d405a1462ff8f9b0c78">&#9670;&nbsp;</a></span>SRC1_SRC1_IN2_REG_SRC_IN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_IN2_REG_SRC_IN_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga726b1ad517f1dbcd54a0700381cc0cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga726b1ad517f1dbcd54a0700381cc0cfb">&#9670;&nbsp;</a></span>SRC1_SRC1_IN2_REG_SRC_IN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_IN2_REG_SRC_IN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga24c3e5717b3eac7f68113b654d0a7b08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24c3e5717b3eac7f68113b654d0a7b08">&#9670;&nbsp;</a></span>SRC1_SRC1_IN_FS_REG_SRC_IN_FS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_IN_FS_REG_SRC_IN_FS_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_FS (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga43c5377075092e4c2df539d43afbe213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43c5377075092e4c2df539d43afbe213">&#9670;&nbsp;</a></span>SRC1_SRC1_IN_FS_REG_SRC_IN_FS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_IN_FS_REG_SRC_IN_FS_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_FS (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga805bae385b891cd1a7dccd2e23f4bbaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga805bae385b891cd1a7dccd2e23f4bbaa">&#9670;&nbsp;</a></span>SRC1_SRC1_MUX_REG_PCM1_MUX_IN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_MUX_REG_PCM1_MUX_IN_Msk&#160;&#160;&#160;(0x38UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM1_MUX_IN (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga3b1788ec4c2e67174dccd5e032bcbe34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b1788ec4c2e67174dccd5e032bcbe34">&#9670;&nbsp;</a></span>SRC1_SRC1_MUX_REG_PCM1_MUX_IN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_MUX_REG_PCM1_MUX_IN_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCM1_MUX_IN (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga7c694a069429b93e06b02024f3affb96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c694a069429b93e06b02024f3affb96">&#9670;&nbsp;</a></span>SRC1_SRC1_MUX_REG_PDM1_MUX_IN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_MUX_REG_PDM1_MUX_IN_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDM1_MUX_IN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaebf4f204717b34eadf352757188f867b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebf4f204717b34eadf352757188f867b">&#9670;&nbsp;</a></span>SRC1_SRC1_MUX_REG_PDM1_MUX_IN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_MUX_REG_PDM1_MUX_IN_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDM1_MUX_IN (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga77d6b5c48ba5a8f52759498388e1a5c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77d6b5c48ba5a8f52759498388e1a5c1">&#9670;&nbsp;</a></span>SRC1_SRC1_MUX_REG_SRC1_MUX_IN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_MUX_REG_SRC1_MUX_IN_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC1_MUX_IN (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="ga7ec8286cd71674537fa8d6a3aa95cb08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ec8286cd71674537fa8d6a3aa95cb08">&#9670;&nbsp;</a></span>SRC1_SRC1_MUX_REG_SRC1_MUX_IN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_MUX_REG_SRC1_MUX_IN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC1_MUX_IN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga901899d8cc30b2fafa95c1601b246a00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga901899d8cc30b2fafa95c1601b246a00">&#9670;&nbsp;</a></span>SRC1_SRC1_OUT1_REG_SRC_OUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_OUT1_REG_SRC_OUT_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga30efcb0b2af4be35c76d6d511247b412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30efcb0b2af4be35c76d6d511247b412">&#9670;&nbsp;</a></span>SRC1_SRC1_OUT1_REG_SRC_OUT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_OUT1_REG_SRC_OUT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga42ac6adac3488132f4020635d5199364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42ac6adac3488132f4020635d5199364">&#9670;&nbsp;</a></span>SRC1_SRC1_OUT2_REG_SRC_OUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_OUT2_REG_SRC_OUT_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga59c55b72c6a65a4890c44febcfa06e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59c55b72c6a65a4890c44febcfa06e17">&#9670;&nbsp;</a></span>SRC1_SRC1_OUT2_REG_SRC_OUT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_OUT2_REG_SRC_OUT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga0c79ade24c004e43eedcbb8b51d5d6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c79ade24c004e43eedcbb8b51d5d6d4">&#9670;&nbsp;</a></span>SRC1_SRC1_OUT_FS_REG_SRC_OUT_FS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_OUT_FS_REG_SRC_OUT_FS_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_FS (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="gab761ef26597cb850052a2e94bdf3005e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab761ef26597cb850052a2e94bdf3005e">&#9670;&nbsp;</a></span>SRC1_SRC1_OUT_FS_REG_SRC_OUT_FS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC1_SRC1_OUT_FS_REG_SRC_OUT_FS_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_FS (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gad9c2fb0d8e9e3f51cf9123b6b06a745b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9c2fb0d8e9e3f51cf9123b6b06a745b">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF0A_SET1_REG_SRC_COEF10_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF0A_SET1_REG_SRC_COEF10_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF10 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga22e1deed93961ff09b844d460ca675d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22e1deed93961ff09b844d460ca675d3">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF0A_SET1_REG_SRC_COEF10_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF0A_SET1_REG_SRC_COEF10_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF10 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gafd07f4958694517676b2374e0b809231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd07f4958694517676b2374e0b809231">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF10_SET1_REG_SRC_COEF0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF10_SET1_REG_SRC_COEF0_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF0 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga607a99ca712154ff960b710b8790a147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga607a99ca712154ff960b710b8790a147">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF10_SET1_REG_SRC_COEF0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF10_SET1_REG_SRC_COEF0_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF0 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga37e032a848853d1b611f8f73176821e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37e032a848853d1b611f8f73176821e2">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF10_SET1_REG_SRC_COEF1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF10_SET1_REG_SRC_COEF1_Msk&#160;&#160;&#160;(0xffff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF1 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga56f48ed0bbb188c305d6998a05208a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56f48ed0bbb188c305d6998a05208a9e">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF10_SET1_REG_SRC_COEF1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF10_SET1_REG_SRC_COEF1_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF1 (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga3e33310f0cab0b1d3c59fc6927cd92fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e33310f0cab0b1d3c59fc6927cd92fe">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF32_SET1_REG_SRC_COEF2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF32_SET1_REG_SRC_COEF2_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF2 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga07bd53425c1c79feb819c51917768286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07bd53425c1c79feb819c51917768286">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF32_SET1_REG_SRC_COEF2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF32_SET1_REG_SRC_COEF2_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF2 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga4486040ce659dd5f510f03a063206c4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4486040ce659dd5f510f03a063206c4e">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF32_SET1_REG_SRC_COEF3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF32_SET1_REG_SRC_COEF3_Msk&#160;&#160;&#160;(0xffff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF3 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga84ffda8cc027b1cecf560f79bac51a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84ffda8cc027b1cecf560f79bac51a63">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF32_SET1_REG_SRC_COEF3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF32_SET1_REG_SRC_COEF3_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF3 (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga2ef6f4876d16fac5a36a0f391ec32bb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ef6f4876d16fac5a36a0f391ec32bb8">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF54_SET1_REG_SRC_COEF4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF54_SET1_REG_SRC_COEF4_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF4 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga61e4a04eb9ec7b88bb72c45adc8bbbec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61e4a04eb9ec7b88bb72c45adc8bbbec">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF54_SET1_REG_SRC_COEF4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF54_SET1_REG_SRC_COEF4_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF4 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga3f9bb89c1054336de0216cc37860c3d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f9bb89c1054336de0216cc37860c3d9">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF54_SET1_REG_SRC_COEF5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF54_SET1_REG_SRC_COEF5_Msk&#160;&#160;&#160;(0xffff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF5 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga5d8aa44d95fe62e4e9aba28502884c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d8aa44d95fe62e4e9aba28502884c35">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF54_SET1_REG_SRC_COEF5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF54_SET1_REG_SRC_COEF5_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF5 (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga567f6a7b2b3a131c3a671c01577f2220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga567f6a7b2b3a131c3a671c01577f2220">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF76_SET1_REG_SRC_COEF6_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF76_SET1_REG_SRC_COEF6_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF6 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gabcef400f959a16e42ea0ec3caebe0dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcef400f959a16e42ea0ec3caebe0dfa">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF76_SET1_REG_SRC_COEF6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF76_SET1_REG_SRC_COEF6_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF6 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf84a915b1bcff81a0776d05d1fecd124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf84a915b1bcff81a0776d05d1fecd124">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF76_SET1_REG_SRC_COEF7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF76_SET1_REG_SRC_COEF7_Msk&#160;&#160;&#160;(0xffff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF7 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga5fa3fb57e78c27b56373e29c9e58fcbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fa3fb57e78c27b56373e29c9e58fcbf">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF76_SET1_REG_SRC_COEF7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF76_SET1_REG_SRC_COEF7_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF7 (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga82d24992f9716e8ab5915000ac550316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82d24992f9716e8ab5915000ac550316">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF98_SET1_REG_SRC_COEF8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF98_SET1_REG_SRC_COEF8_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF8 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga45b848cb4472ce48f17ecfd7b3ce2e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45b848cb4472ce48f17ecfd7b3ce2e34">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF98_SET1_REG_SRC_COEF8_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF98_SET1_REG_SRC_COEF8_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF8 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga45e4e774cf3d979c05d3d369090ea594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45e4e774cf3d979c05d3d369090ea594">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF98_SET1_REG_SRC_COEF9_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF98_SET1_REG_SRC_COEF9_Msk&#160;&#160;&#160;(0xffff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF9 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga17c65940048d7934e1386d7124d5492e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17c65940048d7934e1386d7124d5492e">&#9670;&nbsp;</a></span>SRC2_SRC2_COEF98_SET1_REG_SRC_COEF9_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_COEF98_SET1_REG_SRC_COEF9_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_COEF9 (Bit 16) <br  />
 </p>

</div>
</div>
<a id="gaf41f26d29e5023bc1a3108e2444a1c99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf41f26d29e5023bc1a3108e2444a1c99">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_DITHER_DISABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_DITHER_DISABLE_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_DITHER_DISABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga13fe81d444b6012d7dbdce2478705584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13fe81d444b6012d7dbdce2478705584">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_DITHER_DISABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_DITHER_DISABLE_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_DITHER_DISABLE (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga412905948b7ffd6ca38cda475fa92805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga412905948b7ffd6ca38cda475fa92805">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_EN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga96181e72b90e396a2e316f4e4c248519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96181e72b90e396a2e316f4e4c248519">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga7c4df1b17188b4e013c6f6e1af2fd824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c4df1b17188b4e013c6f6e1af2fd824">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_FIFO_DIRECTION_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_FIFO_DIRECTION_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_FIFO_DIRECTION (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4c7b6e7dc4ebe4e615aa11dc0fe47d97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c7b6e7dc4ebe4e615aa11dc0fe47d97">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_FIFO_DIRECTION_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_FIFO_DIRECTION_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_FIFO_DIRECTION (Bit 11) <br  />
 </p>

</div>
</div>
<a id="gad972a24b77e5f4324f82510b9ee57df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad972a24b77e5f4324f82510b9ee57df8">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_FIFO_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_FIFO_ENABLE_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_FIFO_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaac90438d828949be46b19160d62b92fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac90438d828949be46b19160d62b92fd">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_FIFO_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_FIFO_ENABLE_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_FIFO_ENABLE (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga75ba916ec0475aaed7ab939f5aa6f543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75ba916ec0475aaed7ab939f5aa6f543">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_IN_AMODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_IN_AMODE_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_AMODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga697adef67cb68a9d526e2cbe724a56db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga697adef67cb68a9d526e2cbe724a56db">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_IN_AMODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_IN_AMODE_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_AMODE (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga3a41a0df591be6fb6179026b87efa463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a41a0df591be6fb6179026b87efa463">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_IN_CAL_BYPASS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_IN_CAL_BYPASS_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_CAL_BYPASS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad70044a5ac65fe370c1610a32e77c0b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad70044a5ac65fe370c1610a32e77c0b4">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_IN_CAL_BYPASS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_IN_CAL_BYPASS_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_CAL_BYPASS (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gace350d8263ce9da32f0f51355366e46b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace350d8263ce9da32f0f51355366e46b">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_IN_DS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_IN_DS_Msk&#160;&#160;&#160;(0x30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_DS (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga9ad722888b8bf1ff427756433eb1d679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ad722888b8bf1ff427756433eb1d679">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_IN_DS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_IN_DS_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_DS (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gab3623ad779a6cc11b3d20d38904cad8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3623ad779a6cc11b3d20d38904cad8a">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_IN_DSD_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_IN_DSD_MODE_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_DSD_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaaa46c00155591f83bab4e6e9c2e09054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa46c00155591f83bab4e6e9c2e09054">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_IN_DSD_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_IN_DSD_MODE_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_DSD_MODE (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga8bbf4fc3edf7fccf2129209e06b1308c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bbf4fc3edf7fccf2129209e06b1308c">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_IN_FLOWCLR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_IN_FLOWCLR_Msk&#160;&#160;&#160;(0x1000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_FLOWCLR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1183a0999797362e0ae1539f71fec297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1183a0999797362e0ae1539f71fec297">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_IN_FLOWCLR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_IN_FLOWCLR_Pos&#160;&#160;&#160;(24UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_FLOWCLR (Bit 24) <br  />
 </p>

</div>
</div>
<a id="ga90c0cf06cdbb7047ecdeaf86a93480b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90c0cf06cdbb7047ecdeaf86a93480b9">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_IN_OK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_IN_OK_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_OK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga66d7ba2aae7cf285103d84dec43144e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66d7ba2aae7cf285103d84dec43144e1">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_IN_OK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_IN_OK_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_OK (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gac0c6b064a12cad91690a6ccff4529a81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0c6b064a12cad91690a6ccff4529a81">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_IN_OVFLOW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_IN_OVFLOW_Msk&#160;&#160;&#160;(0x100000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_OVFLOW (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7b986029a2764d5a60540acaf2235aaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b986029a2764d5a60540acaf2235aaf">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_IN_OVFLOW_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_IN_OVFLOW_Pos&#160;&#160;&#160;(20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_OVFLOW (Bit 20) <br  />
 </p>

</div>
</div>
<a id="gad7f60c4424dcf9aa0c08c3d33b5d096a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7f60c4424dcf9aa0c08c3d33b5d096a">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_IN_UNFLOW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_IN_UNFLOW_Msk&#160;&#160;&#160;(0x200000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_UNFLOW (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3924f3e138094c06c4f1e9359f531199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3924f3e138094c06c4f1e9359f531199">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_IN_UNFLOW_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_IN_UNFLOW_Pos&#160;&#160;&#160;(21UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_UNFLOW (Bit 21) <br  />
 </p>

</div>
</div>
<a id="ga20acc2b196444759fe16a184b7b6fb75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20acc2b196444759fe16a184b7b6fb75">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_OUT_AMODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_OUT_AMODE_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_AMODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf301876264886ff3f90f1235409c3ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf301876264886ff3f90f1235409c3ff5">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_OUT_AMODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_OUT_AMODE_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_AMODE (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga5e6570fa04dff9956fae1e5e88b3bed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e6570fa04dff9956fae1e5e88b3bed2">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_OUT_CAL_BYPASS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_OUT_CAL_BYPASS_Msk&#160;&#160;&#160;(0x4000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_CAL_BYPASS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga08f5802801eb63eb25f7084a72ba746d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08f5802801eb63eb25f7084a72ba746d">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_OUT_CAL_BYPASS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_OUT_CAL_BYPASS_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_CAL_BYPASS (Bit 14) <br  />
 </p>

</div>
</div>
<a id="ga32530a63a717fb973880b50287dc2912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32530a63a717fb973880b50287dc2912">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_OUT_DSD_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_OUT_DSD_MODE_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_DSD_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab137972b41d85034e23d21c59ed0dde2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab137972b41d85034e23d21c59ed0dde2">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_OUT_DSD_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_OUT_DSD_MODE_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_DSD_MODE (Bit 9) <br  />
 </p>

</div>
</div>
<a id="gab4e41a53b3f5ac662e2a5de5c82b2e16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4e41a53b3f5ac662e2a5de5c82b2e16">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_OUT_FLOWCLR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_OUT_FLOWCLR_Msk&#160;&#160;&#160;(0x2000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_FLOWCLR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaafa5fd6ee22fe257f855e91317260e7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafa5fd6ee22fe257f855e91317260e7c">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_OUT_FLOWCLR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_OUT_FLOWCLR_Pos&#160;&#160;&#160;(25UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_FLOWCLR (Bit 25) <br  />
 </p>

</div>
</div>
<a id="gaa0174895a7ee31262972424939279365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0174895a7ee31262972424939279365">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_OUT_OK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_OUT_OK_Msk&#160;&#160;&#160;(0x40000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_OK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac0817c86c0dfe314627f2a005b691c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0817c86c0dfe314627f2a005b691c1b">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_OUT_OK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_OUT_OK_Pos&#160;&#160;&#160;(18UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_OK (Bit 18) <br  />
 </p>

</div>
</div>
<a id="ga2aa25cfbe9651d0561e68f2464411c87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2aa25cfbe9651d0561e68f2464411c87">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_OUT_OVFLOW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_OUT_OVFLOW_Msk&#160;&#160;&#160;(0x400000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_OVFLOW (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab394767e9fbeba3631da19023c62697b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab394767e9fbeba3631da19023c62697b">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_OUT_OVFLOW_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_OUT_OVFLOW_Pos&#160;&#160;&#160;(22UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_OVFLOW (Bit 22) <br  />
 </p>

</div>
</div>
<a id="ga70db534d5230e542ff8e6e5014790fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70db534d5230e542ff8e6e5014790fbb">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_OUT_UNFLOW_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_OUT_UNFLOW_Msk&#160;&#160;&#160;(0x800000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_UNFLOW (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga45518e72ad0c183509a1197ec48ff49a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45518e72ad0c183509a1197ec48ff49a">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_OUT_UNFLOW_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_OUT_UNFLOW_Pos&#160;&#160;&#160;(23UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_UNFLOW (Bit 23) <br  />
 </p>

</div>
</div>
<a id="gad8eb9bc1e049dd719c06826cd06a0a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8eb9bc1e049dd719c06826cd06a0a8a">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_OUT_US_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_OUT_US_Msk&#160;&#160;&#160;(0x30000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_US (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gad979adbbcc41708a68eb7a6eca7773b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad979adbbcc41708a68eb7a6eca7773b5">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_OUT_US_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_OUT_US_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_US (Bit 16) <br  />
 </p>

</div>
</div>
<a id="gaeca05565262c069100e264ee1478b089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeca05565262c069100e264ee1478b089">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_PDM_IN_INV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_PDM_IN_INV_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_PDM_IN_INV (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1e3f7feb87cb9011394ecd1180dd64fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e3f7feb87cb9011394ecd1180dd64fe">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_PDM_IN_INV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_PDM_IN_INV_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_PDM_IN_INV (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga98a453153abcaac9fb90a60caf209d83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98a453153abcaac9fb90a60caf209d83">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_PDM_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_PDM_MODE_Msk&#160;&#160;&#160;(0x30000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_PDM_MODE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gad87e051df06cf04db2d903278edd9358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad87e051df06cf04db2d903278edd9358">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_PDM_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_PDM_MODE_Pos&#160;&#160;&#160;(28UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_PDM_MODE (Bit 28) <br  />
 </p>

</div>
</div>
<a id="gaeeaf2cda9388b1701e12ab1356297610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeeaf2cda9388b1701e12ab1356297610">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_PDM_OUT_INV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_PDM_OUT_INV_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_PDM_OUT_INV (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad305bcd9da662ba8cc9cc0da5b64b751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad305bcd9da662ba8cc9cc0da5b64b751">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_PDM_OUT_INV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_PDM_OUT_INV_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_PDM_OUT_INV (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga37c2a25934dba3dde4ac9b7969e12afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37c2a25934dba3dde4ac9b7969e12afb">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_RESYNC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_RESYNC_Msk&#160;&#160;&#160;(0x80000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_RESYNC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac9ef57eafe42fb3431d727d99004e186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9ef57eafe42fb3431d727d99004e186">&#9670;&nbsp;</a></span>SRC2_SRC2_CTRL_REG_SRC_RESYNC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_CTRL_REG_SRC_RESYNC_Pos&#160;&#160;&#160;(19UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_RESYNC (Bit 19) <br  />
 </p>

</div>
</div>
<a id="ga52147a97ba241a6028f1708951305a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52147a97ba241a6028f1708951305a9f">&#9670;&nbsp;</a></span>SRC2_SRC2_IN1_REG_SRC_IN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_IN1_REG_SRC_IN_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gac696d3357a528a422389a565662cf6c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac696d3357a528a422389a565662cf6c8">&#9670;&nbsp;</a></span>SRC2_SRC2_IN1_REG_SRC_IN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_IN1_REG_SRC_IN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf9c039d2c5f4ad8d403dd2a05d00d30e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9c039d2c5f4ad8d403dd2a05d00d30e">&#9670;&nbsp;</a></span>SRC2_SRC2_IN2_REG_SRC_IN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_IN2_REG_SRC_IN_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga6f266ed1fc67bb29b4378e9e559bcf9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f266ed1fc67bb29b4378e9e559bcf9a">&#9670;&nbsp;</a></span>SRC2_SRC2_IN2_REG_SRC_IN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_IN2_REG_SRC_IN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf43c4fe4cdaed5c71c4d0b2bcb8b1e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf43c4fe4cdaed5c71c4d0b2bcb8b1e25">&#9670;&nbsp;</a></span>SRC2_SRC2_IN_FS_REG_SRC_IN_FS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_IN_FS_REG_SRC_IN_FS_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_FS (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="gaccc668558348f39617407aa95738072a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccc668558348f39617407aa95738072a">&#9670;&nbsp;</a></span>SRC2_SRC2_IN_FS_REG_SRC_IN_FS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_IN_FS_REG_SRC_IN_FS_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_IN_FS (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga7a4f3a6ee451c360127710f63df4ec34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a4f3a6ee451c360127710f63df4ec34">&#9670;&nbsp;</a></span>SRC2_SRC2_MUX_REG_PDM1_MUX_IN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_MUX_REG_PDM1_MUX_IN_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDM1_MUX_IN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5147b2141b99656d3cec6a1f9cbaf9b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5147b2141b99656d3cec6a1f9cbaf9b5">&#9670;&nbsp;</a></span>SRC2_SRC2_MUX_REG_PDM1_MUX_IN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_MUX_REG_PDM1_MUX_IN_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDM1_MUX_IN (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gaf1b5bdf506828421347a147c2b6bff30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1b5bdf506828421347a147c2b6bff30">&#9670;&nbsp;</a></span>SRC2_SRC2_MUX_REG_PDM_MUX_OUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_MUX_REG_PDM_MUX_OUT_Msk&#160;&#160;&#160;(0x38UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDM_MUX_OUT (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gaa5ee902c981aa9a44ce1c20ea3045dbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5ee902c981aa9a44ce1c20ea3045dbd">&#9670;&nbsp;</a></span>SRC2_SRC2_MUX_REG_PDM_MUX_OUT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_MUX_REG_PDM_MUX_OUT_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PDM_MUX_OUT (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gae7d23f68441d260cbc2cdd154c98c526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7d23f68441d260cbc2cdd154c98c526">&#9670;&nbsp;</a></span>SRC2_SRC2_MUX_REG_SRC2_MUX_IN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_MUX_REG_SRC2_MUX_IN_Msk&#160;&#160;&#160;(0x7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC2_MUX_IN (Bitfield-Mask: 0x07) <br  />
 </p>

</div>
</div>
<a id="gaefd0bf0a98eedd9af503a25eaf591b3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefd0bf0a98eedd9af503a25eaf591b3a">&#9670;&nbsp;</a></span>SRC2_SRC2_MUX_REG_SRC2_MUX_IN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_MUX_REG_SRC2_MUX_IN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC2_MUX_IN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gadfc5ab9bf18af4f0761871df0d7b2660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfc5ab9bf18af4f0761871df0d7b2660">&#9670;&nbsp;</a></span>SRC2_SRC2_OUT1_REG_SRC_OUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_OUT1_REG_SRC_OUT_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga4a8215ac572bff1db1cf2d47e33a08ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a8215ac572bff1db1cf2d47e33a08ad">&#9670;&nbsp;</a></span>SRC2_SRC2_OUT1_REG_SRC_OUT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_OUT1_REG_SRC_OUT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa1ff2c7261b46067158e2c5c3d876e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1ff2c7261b46067158e2c5c3d876e1a">&#9670;&nbsp;</a></span>SRC2_SRC2_OUT2_REG_SRC_OUT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_OUT2_REG_SRC_OUT_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga087e4f1dec85eeb3ca7c7bb228a3c281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga087e4f1dec85eeb3ca7c7bb228a3c281">&#9670;&nbsp;</a></span>SRC2_SRC2_OUT2_REG_SRC_OUT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_OUT2_REG_SRC_OUT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gad74938cc4817d58ef32a68b7b684e84f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad74938cc4817d58ef32a68b7b684e84f">&#9670;&nbsp;</a></span>SRC2_SRC2_OUT_FS_REG_SRC_OUT_FS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_OUT_FS_REG_SRC_OUT_FS_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_FS (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="gaf8c7917bc9591997e502d6e432b6f781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8c7917bc9591997e502d6e432b6f781">&#9670;&nbsp;</a></span>SRC2_SRC2_OUT_FS_REG_SRC_OUT_FS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRC2_SRC2_OUT_FS_REG_SRC_OUT_FS_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRC_OUT_FS (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga93590782ea81ed58999054ee3e4cedd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93590782ea81ed58999054ee3e4cedd5">&#9670;&nbsp;</a></span>SYS_WDOG_WATCHDOG_CTRL_REG_NMI_RST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_WDOG_WATCHDOG_CTRL_REG_NMI_RST_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NMI_RST (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac15405cef89085133327c3a056212a33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac15405cef89085133327c3a056212a33">&#9670;&nbsp;</a></span>SYS_WDOG_WATCHDOG_CTRL_REG_NMI_RST_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_WDOG_WATCHDOG_CTRL_REG_NMI_RST_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>NMI_RST (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa816b0ad2accd024ac374136fc1574cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa816b0ad2accd024ac374136fc1574cc">&#9670;&nbsp;</a></span>SYS_WDOG_WATCHDOG_CTRL_REG_WDOG_FREEZE_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_WDOG_WATCHDOG_CTRL_REG_WDOG_FREEZE_EN_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDOG_FREEZE_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa9295ad2ee1f963e0b181f5730e4c888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9295ad2ee1f963e0b181f5730e4c888">&#9670;&nbsp;</a></span>SYS_WDOG_WATCHDOG_CTRL_REG_WDOG_FREEZE_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_WDOG_WATCHDOG_CTRL_REG_WDOG_FREEZE_EN_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDOG_FREEZE_EN (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga3ce98f4bc2c3645bf7cce19ed7357e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ce98f4bc2c3645bf7cce19ed7357e85">&#9670;&nbsp;</a></span>SYS_WDOG_WATCHDOG_CTRL_REG_WRITE_BUSY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_WDOG_WATCHDOG_CTRL_REG_WRITE_BUSY_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WRITE_BUSY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8655dd3ef2011bd39cadc608d7d59b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8655dd3ef2011bd39cadc608d7d59b17">&#9670;&nbsp;</a></span>SYS_WDOG_WATCHDOG_CTRL_REG_WRITE_BUSY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_WDOG_WATCHDOG_CTRL_REG_WRITE_BUSY_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WRITE_BUSY (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga078e110aacaa25bdcb66945635f8e42a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga078e110aacaa25bdcb66945635f8e42a">&#9670;&nbsp;</a></span>SYS_WDOG_WATCHDOG_REG_WDOG_VAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_WDOG_WATCHDOG_REG_WDOG_VAL_Msk&#160;&#160;&#160;(0x1fffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDOG_VAL (Bitfield-Mask: 0x1fff) <br  />
 </p>

</div>
</div>
<a id="ga4ab95a2a3b675189f4400b802a3f3f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ab95a2a3b675189f4400b802a3f3f35">&#9670;&nbsp;</a></span>SYS_WDOG_WATCHDOG_REG_WDOG_VAL_NEG_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_WDOG_WATCHDOG_REG_WDOG_VAL_NEG_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDOG_VAL_NEG (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaaa324cd428ab9e909ccf628a1364a418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa324cd428ab9e909ccf628a1364a418">&#9670;&nbsp;</a></span>SYS_WDOG_WATCHDOG_REG_WDOG_VAL_NEG_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_WDOG_WATCHDOG_REG_WDOG_VAL_NEG_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDOG_VAL_NEG (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga73435e139424279024602cb4305f3b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73435e139424279024602cb4305f3b3f">&#9670;&nbsp;</a></span>SYS_WDOG_WATCHDOG_REG_WDOG_VAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_WDOG_WATCHDOG_REG_WDOG_VAL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDOG_VAL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gae2ad3e73d2d4c4f2443cdfa17afb1d18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2ad3e73d2d4c4f2443cdfa17afb1d18">&#9670;&nbsp;</a></span>SYS_WDOG_WATCHDOG_REG_WDOG_WEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_WDOG_WATCHDOG_REG_WDOG_WEN_Msk&#160;&#160;&#160;(0xffffc000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDOG_WEN (Bitfield-Mask: 0x3ffff) <br  />
 </p>

</div>
</div>
<a id="ga2401f4115905f4f7087cb840c19cce40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2401f4115905f4f7087cb840c19cce40">&#9670;&nbsp;</a></span>SYS_WDOG_WATCHDOG_REG_WDOG_WEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_WDOG_WATCHDOG_REG_WDOG_WEN_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WDOG_WEN (Bit 14) <br  />
 </p>

</div>
</div>
<a id="ga4f12a3f58d1ecb4b5d910ddc82b9d41e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f12a3f58d1ecb4b5d910ddc82b9d41e">&#9670;&nbsp;</a></span>SYSB_BRIDGE_REG_BRIDGE_BYPASS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSB_BRIDGE_REG_BRIDGE_BYPASS_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BRIDGE_BYPASS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gabffb81677dbbe1cbe6b6339ade67ff98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabffb81677dbbe1cbe6b6339ade67ff98">&#9670;&nbsp;</a></span>SYSB_BRIDGE_REG_BRIDGE_BYPASS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSB_BRIDGE_REG_BRIDGE_BYPASS_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BRIDGE_BYPASS (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga8516be0864cde28fbea781331696d311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8516be0864cde28fbea781331696d311">&#9670;&nbsp;</a></span>SYSB_BRIDGE_REG_SYNC_BYPASS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSB_BRIDGE_REG_SYNC_BYPASS_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYNC_BYPASS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaee14c7a30b796c4adf6266f38eb63a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee14c7a30b796c4adf6266f38eb63a4c">&#9670;&nbsp;</a></span>SYSB_BRIDGE_REG_SYNC_BYPASS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSB_BRIDGE_REG_SYNC_BYPASS_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYNC_BYPASS (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga63e049b0b3e1f93db2565d59c8e121d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63e049b0b3e1f93db2565d59c8e121d8">&#9670;&nbsp;</a></span>SYSB_FLASH_ARB_REG_ENABLE_SEQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSB_FLASH_ARB_REG_ENABLE_SEQ_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ENABLE_SEQ (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaec00423eaae15f5f5e82545a6736ec2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec00423eaae15f5f5e82545a6736ec2b">&#9670;&nbsp;</a></span>SYSB_FLASH_ARB_REG_ENABLE_SEQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSB_FLASH_ARB_REG_ENABLE_SEQ_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ENABLE_SEQ (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga40c5aba90b67d1ce8e05276aadbcaa77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40c5aba90b67d1ce8e05276aadbcaa77">&#9670;&nbsp;</a></span>SYSB_QSPI_ARB_REG_AHB_CMAC_PRIO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSB_QSPI_ARB_REG_AHB_CMAC_PRIO_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_CMAC_PRIO (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gac6bae35447bae3e0a501cf20e7c83b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6bae35447bae3e0a501cf20e7c83b73">&#9670;&nbsp;</a></span>SYSB_QSPI_ARB_REG_AHB_CMAC_PRIO_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSB_QSPI_ARB_REG_AHB_CMAC_PRIO_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_CMAC_PRIO (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga8163dc3487ee966ac6dee570df40a0c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8163dc3487ee966ac6dee570df40a0c6">&#9670;&nbsp;</a></span>SYSB_QSPI_ARB_REG_AHB_CPUC_PRIO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSB_QSPI_ARB_REG_AHB_CPUC_PRIO_Msk&#160;&#160;&#160;(0x30UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_CPUC_PRIO (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga799df72ab6fd49859b16848e7028f783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga799df72ab6fd49859b16848e7028f783">&#9670;&nbsp;</a></span>SYSB_QSPI_ARB_REG_AHB_CPUC_PRIO_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSB_QSPI_ARB_REG_AHB_CPUC_PRIO_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_CPUC_PRIO (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga323356dc9a5a278bc65598fd26745697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga323356dc9a5a278bc65598fd26745697">&#9670;&nbsp;</a></span>SYSB_QSPI_ARB_REG_AHB_CPUS_PRIO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSB_QSPI_ARB_REG_AHB_CPUS_PRIO_Msk&#160;&#160;&#160;(0xcUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_CPUS_PRIO (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaf53e7600390c063e5080d4213cd9c8cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf53e7600390c063e5080d4213cd9c8cf">&#9670;&nbsp;</a></span>SYSB_QSPI_ARB_REG_AHB_CPUS_PRIO_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSB_QSPI_ARB_REG_AHB_CPUS_PRIO_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_CPUS_PRIO (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gafe98303c322c0b46217f4bc29f6408de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe98303c322c0b46217f4bc29f6408de">&#9670;&nbsp;</a></span>SYSB_QSPI_ARB_REG_AHB_DMA_PRIO_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSB_QSPI_ARB_REG_AHB_DMA_PRIO_Msk&#160;&#160;&#160;(0xc0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_PRIO (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga01f157373b9b0511ce860d8c46830b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01f157373b9b0511ce860d8c46830b1f">&#9670;&nbsp;</a></span>SYSB_QSPI_ARB_REG_AHB_DMA_PRIO_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSB_QSPI_ARB_REG_AHB_DMA_PRIO_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB_DMA_PRIO (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga647854e8f1a9faed1d5eab1a0ec2b638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga647854e8f1a9faed1d5eab1a0ec2b638">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAPTURE_GPIO1 (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="gad58598832fb8149e8abdfdc1cbb66d4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad58598832fb8149e8abdfdc1cbb66d4e">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAPTURE_GPIO1 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga4b70edb6dd146d45d368de16722b6324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b70edb6dd146d45d368de16722b6324">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAPTURE_GPIO2 (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga3f8d780319ad8bd7ddfc17de19912988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f8d780319ad8bd7ddfc17de19912988">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAPTURE_GPIO2 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga756570ff87e6e04cd1b82075f88d1cec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga756570ff87e6e04cd1b82075f88d1cec">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLEAR_IRQ (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga93c54aa6bfede8965747c9cacf4f62bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93c54aa6bfede8965747c9cacf4f62bf">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLEAR_IRQ (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga37c8cf786d2b150eacd3df53a4e2494d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37c8cf786d2b150eacd3df53a4e2494d">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CTRL_REG_TIM_CLK_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CTRL_REG_TIM_CLK_EN_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLK_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab7408c7853cfc93966aa63fae240b09a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7408c7853cfc93966aa63fae240b09a">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CTRL_REG_TIM_CLK_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CTRL_REG_TIM_CLK_EN_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLK_EN (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga524317090196580772f070eed7edbfbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga524317090196580772f070eed7edbfbf">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CTRL_REG_TIM_COUNT_DOWN_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CTRL_REG_TIM_COUNT_DOWN_EN_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_COUNT_DOWN_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8bd7dd098f46332f18cd5c2cc788f2f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bd7dd098f46332f18cd5c2cc788f2f1">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CTRL_REG_TIM_COUNT_DOWN_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CTRL_REG_TIM_COUNT_DOWN_EN_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_COUNT_DOWN_EN (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga11211d158e1b3fb75e9880fe89aaaf31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11211d158e1b3fb75e9880fe89aaaf31">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CTRL_REG_TIM_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CTRL_REG_TIM_EN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7d06f1cbb72ef6028f897335ea570d48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d06f1cbb72ef6028f897335ea570d48">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CTRL_REG_TIM_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CTRL_REG_TIM_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf17cabed3ae3c960138669d4b106c20d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf17cabed3ae3c960138669d4b106c20d">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CTRL_REG_TIM_FREE_RUN_MODE_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CTRL_REG_TIM_FREE_RUN_MODE_EN_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_FREE_RUN_MODE_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gafc8f0b030f4789791614648bbbb1651e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc8f0b030f4789791614648bbbb1651e">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CTRL_REG_TIM_FREE_RUN_MODE_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CTRL_REG_TIM_FREE_RUN_MODE_EN_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_FREE_RUN_MODE_EN (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga58ad3c88530cb15d111891ef91ea8a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58ad3c88530cb15d111891ef91ea8a43">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN1_EVENT_FALL_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5290cf42499c5e3fde41b52bb47f9336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5290cf42499c5e3fde41b52bb47f9336">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN1_EVENT_FALL_EN (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gab670e8bb15d7562319d4a031e9e376bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab670e8bb15d7562319d4a031e9e376bc">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN2_EVENT_FALL_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae5abb77ac16f05f86b31d1e93076431d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5abb77ac16f05f86b31d1e93076431d">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN2_EVENT_FALL_EN (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gac3905019971b65f51e269921d70ffbb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3905019971b65f51e269921d70ffbb5">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CTRL_REG_TIM_IRQ_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CTRL_REG_TIM_IRQ_EN_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IRQ_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5a33c60ff13df02ab42b1f9a66524e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a33c60ff13df02ab42b1f9a66524e1a">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CTRL_REG_TIM_IRQ_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CTRL_REG_TIM_IRQ_EN_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IRQ_EN (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga57bb304a686e080d6e48a833e2bb3a16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57bb304a686e080d6e48a833e2bb3a16">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CTRL_REG_TIM_ONESHOT_MODE_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CTRL_REG_TIM_ONESHOT_MODE_EN_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_ONESHOT_MODE_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa3c7ee890715a38dace6f471138fc2a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3c7ee890715a38dace6f471138fc2a7">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CTRL_REG_TIM_ONESHOT_MODE_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CTRL_REG_TIM_ONESHOT_MODE_EN_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_ONESHOT_MODE_EN (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga98f0a0a20af9ef933cdea87c409532de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98f0a0a20af9ef933cdea87c409532de">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CTRL_REG_TIM_SYS_CLK_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CTRL_REG_TIM_SYS_CLK_EN_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SYS_CLK_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0f765887a82b865d4f4ad9f39e2c981e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f765887a82b865d4f4ad9f39e2c981e">&#9670;&nbsp;</a></span>TIMER2_TIMER2_CTRL_REG_TIM_SYS_CLK_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_CTRL_REG_TIM_SYS_CLK_EN_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SYS_CLK_EN (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga014af296f30dbeed2422c0f10fe3fc29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga014af296f30dbeed2422c0f10fe3fc29">&#9670;&nbsp;</a></span>TIMER2_TIMER2_GPIO1_CONF_REG_TIM_GPIO1_CONF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_GPIO1_CONF_REG_TIM_GPIO1_CONF_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO1_CONF (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gad228fa228d7a00f36048725870092afe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad228fa228d7a00f36048725870092afe">&#9670;&nbsp;</a></span>TIMER2_TIMER2_GPIO1_CONF_REG_TIM_GPIO1_CONF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_GPIO1_CONF_REG_TIM_GPIO1_CONF_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO1_CONF (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga805b6d0011bdad158f4cb5ff4c19cbf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga805b6d0011bdad158f4cb5ff4c19cbf9">&#9670;&nbsp;</a></span>TIMER2_TIMER2_GPIO2_CONF_REG_TIM_GPIO2_CONF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_GPIO2_CONF_REG_TIM_GPIO2_CONF_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO2_CONF (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga084df176c0fe4966937fcc8949e25acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga084df176c0fe4966937fcc8949e25acc">&#9670;&nbsp;</a></span>TIMER2_TIMER2_GPIO2_CONF_REG_TIM_GPIO2_CONF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_GPIO2_CONF_REG_TIM_GPIO2_CONF_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO2_CONF (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga15334dbf8a68227f24c03e96219011e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15334dbf8a68227f24c03e96219011e5">&#9670;&nbsp;</a></span>TIMER2_TIMER2_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Msk&#160;&#160;&#160;(0x1fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PRESCALER_VAL (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga263748e6a48160693c290b5128e6852b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga263748e6a48160693c290b5128e6852b">&#9670;&nbsp;</a></span>TIMER2_TIMER2_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PRESCALER_VAL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gae5048eb018b526c58e5b33d2aa1f20bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5048eb018b526c58e5b33d2aa1f20bb">&#9670;&nbsp;</a></span>TIMER2_TIMER2_PWM_CTRL_REG_TIM_PWM_DC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_PWM_CTRL_REG_TIM_PWM_DC_Msk&#160;&#160;&#160;(0xffff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_DC (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga67209f960bb383354b22dc1327a048bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67209f960bb383354b22dc1327a048bf">&#9670;&nbsp;</a></span>TIMER2_TIMER2_PWM_CTRL_REG_TIM_PWM_DC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_PWM_CTRL_REG_TIM_PWM_DC_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_DC (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga10ce9b7716c92f7dcebfca2813ca1429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10ce9b7716c92f7dcebfca2813ca1429">&#9670;&nbsp;</a></span>TIMER2_TIMER2_PWM_CTRL_REG_TIM_PWM_FREQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_PWM_CTRL_REG_TIM_PWM_FREQ_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_FREQ (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga52457bbdafef113597f59de7de98c7e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52457bbdafef113597f59de7de98c7e1">&#9670;&nbsp;</a></span>TIMER2_TIMER2_PWM_CTRL_REG_TIM_PWM_FREQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_PWM_CTRL_REG_TIM_PWM_FREQ_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_FREQ (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf498308292301ba04f076c169d0680bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf498308292301ba04f076c169d0680bc">&#9670;&nbsp;</a></span>TIMER2_TIMER2_SETTINGS_REG_TIM_PRESCALER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_SETTINGS_REG_TIM_PRESCALER_Msk&#160;&#160;&#160;(0x1f000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PRESCALER (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga0a457b070bfa3c555c32e90678a7fc74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a457b070bfa3c555c32e90678a7fc74">&#9670;&nbsp;</a></span>TIMER2_TIMER2_SETTINGS_REG_TIM_PRESCALER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_SETTINGS_REG_TIM_PRESCALER_Pos&#160;&#160;&#160;(24UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PRESCALER (Bit 24) <br  />
 </p>

</div>
</div>
<a id="gaa903a0431821eb57b2c329e3aff97e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa903a0431821eb57b2c329e3aff97e5c">&#9670;&nbsp;</a></span>TIMER2_TIMER2_SETTINGS_REG_TIM_RELOAD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_SETTINGS_REG_TIM_RELOAD_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_RELOAD (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga642ec0ebd309c158189e23c66104b39f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga642ec0ebd309c158189e23c66104b39f">&#9670;&nbsp;</a></span>TIMER2_TIMER2_SETTINGS_REG_TIM_RELOAD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_SETTINGS_REG_TIM_RELOAD_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_RELOAD (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga62b7c7463c46aedbd5abee2341a247a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62b7c7463c46aedbd5abee2341a247a1">&#9670;&nbsp;</a></span>TIMER2_TIMER2_SHOTWIDTH_REG_TIM_SHOTWIDTH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_SHOTWIDTH_REG_TIM_SHOTWIDTH_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SHOTWIDTH (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga428c2cadc2a5230de94523c215d0abfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga428c2cadc2a5230de94523c215d0abfc">&#9670;&nbsp;</a></span>TIMER2_TIMER2_SHOTWIDTH_REG_TIM_SHOTWIDTH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_SHOTWIDTH_REG_TIM_SHOTWIDTH_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SHOTWIDTH (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga67669d5510235ee9d6e11b78ec55f1e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67669d5510235ee9d6e11b78ec55f1e4">&#9670;&nbsp;</a></span>TIMER2_TIMER2_STATUS_REG_TIM_IN1_STATE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_STATUS_REG_TIM_IN1_STATE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN1_STATE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae79f56c2f8c347b931aed3732ffe0025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae79f56c2f8c347b931aed3732ffe0025">&#9670;&nbsp;</a></span>TIMER2_TIMER2_STATUS_REG_TIM_IN1_STATE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_STATUS_REG_TIM_IN1_STATE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN1_STATE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gae0a4bf442955243817ed31dfebc5e8ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0a4bf442955243817ed31dfebc5e8ab">&#9670;&nbsp;</a></span>TIMER2_TIMER2_STATUS_REG_TIM_IN2_STATE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_STATUS_REG_TIM_IN2_STATE_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN2_STATE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf7cad77a38eff86d7eb8023900474863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7cad77a38eff86d7eb8023900474863">&#9670;&nbsp;</a></span>TIMER2_TIMER2_STATUS_REG_TIM_IN2_STATE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_STATUS_REG_TIM_IN2_STATE_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN2_STATE (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga4294d2564dc670d32807a17c91a9ac2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4294d2564dc670d32807a17c91a9ac2d">&#9670;&nbsp;</a></span>TIMER2_TIMER2_STATUS_REG_TIM_IRQ_STATUS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_STATUS_REG_TIM_IRQ_STATUS_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IRQ_STATUS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0ae54cef8dcc3f9077e071adee6a665d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ae54cef8dcc3f9077e071adee6a665d">&#9670;&nbsp;</a></span>TIMER2_TIMER2_STATUS_REG_TIM_IRQ_STATUS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_STATUS_REG_TIM_IRQ_STATUS_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IRQ_STATUS (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga49d5c2021be281153a3c0a7577408159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49d5c2021be281153a3c0a7577408159">&#9670;&nbsp;</a></span>TIMER2_TIMER2_STATUS_REG_TIM_ONESHOT_PHASE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_STATUS_REG_TIM_ONESHOT_PHASE_Msk&#160;&#160;&#160;(0xcUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_ONESHOT_PHASE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gab7075cf83cf80446c1558abd1eb2e811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7075cf83cf80446c1558abd1eb2e811">&#9670;&nbsp;</a></span>TIMER2_TIMER2_STATUS_REG_TIM_ONESHOT_PHASE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_STATUS_REG_TIM_ONESHOT_PHASE_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_ONESHOT_PHASE (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga9c3d786071feebbc7fdb2f02df235ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c3d786071feebbc7fdb2f02df235ab2">&#9670;&nbsp;</a></span>TIMER2_TIMER2_STATUS_REG_TIM_PWM_BUSY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_STATUS_REG_TIM_PWM_BUSY_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_BUSY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8799d7fc5c9d2524f6234a02e378e989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8799d7fc5c9d2524f6234a02e378e989">&#9670;&nbsp;</a></span>TIMER2_TIMER2_STATUS_REG_TIM_PWM_BUSY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_STATUS_REG_TIM_PWM_BUSY_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_BUSY (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga366174f7738146ab676c2c36bdf156a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga366174f7738146ab676c2c36bdf156a5">&#9670;&nbsp;</a></span>TIMER2_TIMER2_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SWITCHED_TO_DIVN_CLK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga21d11bf33c456e8e6a901cadd9a8c5a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21d11bf33c456e8e6a901cadd9a8c5a1">&#9670;&nbsp;</a></span>TIMER2_TIMER2_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SWITCHED_TO_DIVN_CLK (Bit 11) <br  />
 </p>

</div>
</div>
<a id="gac02c886f3bd4178b5b9f34daad1f931d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac02c886f3bd4178b5b9f34daad1f931d">&#9670;&nbsp;</a></span>TIMER2_TIMER2_STATUS_REG_TIM_TIMER_BUSY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_STATUS_REG_TIM_TIMER_BUSY_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_TIMER_BUSY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga60cd58de50d18f169c3d859b689512e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60cd58de50d18f169c3d859b689512e6">&#9670;&nbsp;</a></span>TIMER2_TIMER2_STATUS_REG_TIM_TIMER_BUSY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_STATUS_REG_TIM_TIMER_BUSY_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_TIMER_BUSY (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga97ef597eb2332b31f3ef0201b907713d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97ef597eb2332b31f3ef0201b907713d">&#9670;&nbsp;</a></span>TIMER2_TIMER2_TIMER_VAL_REG_TIM_TIMER_VALUE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_TIMER_VAL_REG_TIM_TIMER_VALUE_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_TIMER_VALUE (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="gad1cff50cef36bc45f9201146ebcd7510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1cff50cef36bc45f9201146ebcd7510">&#9670;&nbsp;</a></span>TIMER2_TIMER2_TIMER_VAL_REG_TIM_TIMER_VALUE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2_TIMER2_TIMER_VAL_REG_TIM_TIMER_VALUE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_TIMER_VALUE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa4eb2032ba650c335582af4d3ee03634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4eb2032ba650c335582af4d3ee03634">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAPTURE_GPIO1 (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga4933a79441a5c4a1b1e35f494bc2b27e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4933a79441a5c4a1b1e35f494bc2b27e">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAPTURE_GPIO1 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gad148e0569f6bc2ecde78da62df31bda9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad148e0569f6bc2ecde78da62df31bda9">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAPTURE_GPIO2 (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="gaee4bf4f1f33ab56f1d4d40de26230f0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee4bf4f1f33ab56f1d4d40de26230f0d">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAPTURE_GPIO2 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga19b0f2e50c7eb928bfd3fcc6b445c2f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19b0f2e50c7eb928bfd3fcc6b445c2f5">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLEAR_IRQ (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5d244ded78b6eaf32308b572a219ffe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d244ded78b6eaf32308b572a219ffe6">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLEAR_IRQ (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga81f518e68aaed9229945226fa190da61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81f518e68aaed9229945226fa190da61">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CTRL_REG_TIM_CLK_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CTRL_REG_TIM_CLK_EN_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLK_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad5581269713dd11c6c11017ed105e9e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5581269713dd11c6c11017ed105e9e3">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CTRL_REG_TIM_CLK_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CTRL_REG_TIM_CLK_EN_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLK_EN (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gac2a6eda688450bedd695f50e5477365e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2a6eda688450bedd695f50e5477365e">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CTRL_REG_TIM_COUNT_DOWN_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CTRL_REG_TIM_COUNT_DOWN_EN_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_COUNT_DOWN_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac90b906d10faab1cf0d30bd648f44359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac90b906d10faab1cf0d30bd648f44359">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CTRL_REG_TIM_COUNT_DOWN_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CTRL_REG_TIM_COUNT_DOWN_EN_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_COUNT_DOWN_EN (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gacc7aac16dc016d4ad66167fc74894421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc7aac16dc016d4ad66167fc74894421">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CTRL_REG_TIM_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CTRL_REG_TIM_EN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac3f532eee7811cf79c5dcc9be6b6ad67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3f532eee7811cf79c5dcc9be6b6ad67">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CTRL_REG_TIM_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CTRL_REG_TIM_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga3a7409f2697f60e420ee49a058565240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a7409f2697f60e420ee49a058565240">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CTRL_REG_TIM_FREE_RUN_MODE_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CTRL_REG_TIM_FREE_RUN_MODE_EN_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_FREE_RUN_MODE_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga67e62bde889fff8e83bc49ecee53dea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67e62bde889fff8e83bc49ecee53dea5">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CTRL_REG_TIM_FREE_RUN_MODE_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CTRL_REG_TIM_FREE_RUN_MODE_EN_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_FREE_RUN_MODE_EN (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga74ff6cb0429903d3de5908729ac69c68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74ff6cb0429903d3de5908729ac69c68">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN1_EVENT_FALL_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga47d77f4af0b44119f025e1cd2e823a02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47d77f4af0b44119f025e1cd2e823a02">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN1_EVENT_FALL_EN (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga77b67e10e5a76b76f9e7429ebe540ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77b67e10e5a76b76f9e7429ebe540ee8">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN2_EVENT_FALL_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa37684d72e6e42f6af2bd7a05c618b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa37684d72e6e42f6af2bd7a05c618b4b">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN2_EVENT_FALL_EN (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga19051470152870a5ad7b3e2e6cc2f3c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19051470152870a5ad7b3e2e6cc2f3c3">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CTRL_REG_TIM_IRQ_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CTRL_REG_TIM_IRQ_EN_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IRQ_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga43cfbecb7531d6d14cb6cd30705abe0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43cfbecb7531d6d14cb6cd30705abe0d">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CTRL_REG_TIM_IRQ_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CTRL_REG_TIM_IRQ_EN_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IRQ_EN (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga8339bd27009d6053d4d913e924eefe43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8339bd27009d6053d4d913e924eefe43">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CTRL_REG_TIM_SYS_CLK_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CTRL_REG_TIM_SYS_CLK_EN_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SYS_CLK_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa6b17dc72d648b0220b5f05bc77b05d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6b17dc72d648b0220b5f05bc77b05d3">&#9670;&nbsp;</a></span>TIMER3_TIMER3_CTRL_REG_TIM_SYS_CLK_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_CTRL_REG_TIM_SYS_CLK_EN_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SYS_CLK_EN (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga7233b0f2f1431bfe0a35f45b613519b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7233b0f2f1431bfe0a35f45b613519b0">&#9670;&nbsp;</a></span>TIMER3_TIMER3_GPIO1_CONF_REG_TIM_GPIO1_CONF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_GPIO1_CONF_REG_TIM_GPIO1_CONF_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO1_CONF (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gadd8c8e1fb75b862fe24eee4ef51ac87f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd8c8e1fb75b862fe24eee4ef51ac87f">&#9670;&nbsp;</a></span>TIMER3_TIMER3_GPIO1_CONF_REG_TIM_GPIO1_CONF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_GPIO1_CONF_REG_TIM_GPIO1_CONF_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO1_CONF (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga7846a3d38169f3ec3bb2b212dc603480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7846a3d38169f3ec3bb2b212dc603480">&#9670;&nbsp;</a></span>TIMER3_TIMER3_GPIO2_CONF_REG_TIM_GPIO2_CONF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_GPIO2_CONF_REG_TIM_GPIO2_CONF_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO2_CONF (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gab792f0629b793b5b372609abe889be64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab792f0629b793b5b372609abe889be64">&#9670;&nbsp;</a></span>TIMER3_TIMER3_GPIO2_CONF_REG_TIM_GPIO2_CONF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_GPIO2_CONF_REG_TIM_GPIO2_CONF_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO2_CONF (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gae42ce3d2ff11df95e2fcb9f7ca23ff0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae42ce3d2ff11df95e2fcb9f7ca23ff0a">&#9670;&nbsp;</a></span>TIMER3_TIMER3_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Msk&#160;&#160;&#160;(0x1fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PRESCALER_VAL (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga15b6519cce713b6aab077ce7effae8b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15b6519cce713b6aab077ce7effae8b8">&#9670;&nbsp;</a></span>TIMER3_TIMER3_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PRESCALER_VAL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga63ed8964ec413fc2ccc00b763ff436f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63ed8964ec413fc2ccc00b763ff436f1">&#9670;&nbsp;</a></span>TIMER3_TIMER3_PWM_CTRL_REG_TIM_PWM_DC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_PWM_CTRL_REG_TIM_PWM_DC_Msk&#160;&#160;&#160;(0xffff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_DC (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gab15336d7859e0f064831939e3067f004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab15336d7859e0f064831939e3067f004">&#9670;&nbsp;</a></span>TIMER3_TIMER3_PWM_CTRL_REG_TIM_PWM_DC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_PWM_CTRL_REG_TIM_PWM_DC_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_DC (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga74bf68410f29bf6526d058674c03ad44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74bf68410f29bf6526d058674c03ad44">&#9670;&nbsp;</a></span>TIMER3_TIMER3_PWM_CTRL_REG_TIM_PWM_FREQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_PWM_CTRL_REG_TIM_PWM_FREQ_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_FREQ (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga2ce3bf2ef75bf998c00e8257eb3deead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ce3bf2ef75bf998c00e8257eb3deead">&#9670;&nbsp;</a></span>TIMER3_TIMER3_PWM_CTRL_REG_TIM_PWM_FREQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_PWM_CTRL_REG_TIM_PWM_FREQ_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_FREQ (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf42c232b5a1ef47c04063911cb0232cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf42c232b5a1ef47c04063911cb0232cb">&#9670;&nbsp;</a></span>TIMER3_TIMER3_SETTINGS_REG_TIM_PRESCALER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_SETTINGS_REG_TIM_PRESCALER_Msk&#160;&#160;&#160;(0x1f000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PRESCALER (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="gaa040ef1db53fdb3544ada5154d42822e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa040ef1db53fdb3544ada5154d42822e">&#9670;&nbsp;</a></span>TIMER3_TIMER3_SETTINGS_REG_TIM_PRESCALER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_SETTINGS_REG_TIM_PRESCALER_Pos&#160;&#160;&#160;(24UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PRESCALER (Bit 24) <br  />
 </p>

</div>
</div>
<a id="ga50f0e79be6641b3d99bd45b5b4721b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50f0e79be6641b3d99bd45b5b4721b78">&#9670;&nbsp;</a></span>TIMER3_TIMER3_SETTINGS_REG_TIM_RELOAD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_SETTINGS_REG_TIM_RELOAD_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_RELOAD (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga891d4e0e7c099be728585752d03a2eb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga891d4e0e7c099be728585752d03a2eb9">&#9670;&nbsp;</a></span>TIMER3_TIMER3_SETTINGS_REG_TIM_RELOAD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_SETTINGS_REG_TIM_RELOAD_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_RELOAD (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga57f491da79d9630d4b2190f9330eb17a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57f491da79d9630d4b2190f9330eb17a">&#9670;&nbsp;</a></span>TIMER3_TIMER3_STATUS_REG_TIM_IN1_STATE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_STATUS_REG_TIM_IN1_STATE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN1_STATE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa9a7a4317f65e48c5279fbb5e0c75822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9a7a4317f65e48c5279fbb5e0c75822">&#9670;&nbsp;</a></span>TIMER3_TIMER3_STATUS_REG_TIM_IN1_STATE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_STATUS_REG_TIM_IN1_STATE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN1_STATE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga243c1125166921729e86bd99e931afb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga243c1125166921729e86bd99e931afb9">&#9670;&nbsp;</a></span>TIMER3_TIMER3_STATUS_REG_TIM_IN2_STATE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_STATUS_REG_TIM_IN2_STATE_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN2_STATE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaced9eb9193cde8afeac9abcc852f8671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaced9eb9193cde8afeac9abcc852f8671">&#9670;&nbsp;</a></span>TIMER3_TIMER3_STATUS_REG_TIM_IN2_STATE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_STATUS_REG_TIM_IN2_STATE_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN2_STATE (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga0c895cb9ebb206b6aa8f19728f7e33a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c895cb9ebb206b6aa8f19728f7e33a6">&#9670;&nbsp;</a></span>TIMER3_TIMER3_STATUS_REG_TIM_IRQ_STATUS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_STATUS_REG_TIM_IRQ_STATUS_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IRQ_STATUS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga70e752a5fbcff9fcbf132f279bceec30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70e752a5fbcff9fcbf132f279bceec30">&#9670;&nbsp;</a></span>TIMER3_TIMER3_STATUS_REG_TIM_IRQ_STATUS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_STATUS_REG_TIM_IRQ_STATUS_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IRQ_STATUS (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gad3d1949907328578c9d751f9b828053b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3d1949907328578c9d751f9b828053b">&#9670;&nbsp;</a></span>TIMER3_TIMER3_STATUS_REG_TIM_ONESHOT_PHASE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_STATUS_REG_TIM_ONESHOT_PHASE_Msk&#160;&#160;&#160;(0xcUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_ONESHOT_PHASE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gad44030d4772b2e3d56bb83cd0873d74c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad44030d4772b2e3d56bb83cd0873d74c">&#9670;&nbsp;</a></span>TIMER3_TIMER3_STATUS_REG_TIM_ONESHOT_PHASE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_STATUS_REG_TIM_ONESHOT_PHASE_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_ONESHOT_PHASE (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga0accef13fcdcbf7435cc45fb974b2221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0accef13fcdcbf7435cc45fb974b2221">&#9670;&nbsp;</a></span>TIMER3_TIMER3_STATUS_REG_TIM_PWM_BUSY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_STATUS_REG_TIM_PWM_BUSY_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_BUSY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3122ed38462f7391adbded551f4db045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3122ed38462f7391adbded551f4db045">&#9670;&nbsp;</a></span>TIMER3_TIMER3_STATUS_REG_TIM_PWM_BUSY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_STATUS_REG_TIM_PWM_BUSY_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_BUSY (Bit 10) <br  />
 </p>

</div>
</div>
<a id="gaa0d8226e23027e4d59a9495a3538470a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0d8226e23027e4d59a9495a3538470a">&#9670;&nbsp;</a></span>TIMER3_TIMER3_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SWITCHED_TO_DIVN_CLK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf9846f2d1e8a8686e3113a4871276bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9846f2d1e8a8686e3113a4871276bb4">&#9670;&nbsp;</a></span>TIMER3_TIMER3_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SWITCHED_TO_DIVN_CLK (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga7da321a3a72ef3e710eff8f0fad11ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7da321a3a72ef3e710eff8f0fad11ff5">&#9670;&nbsp;</a></span>TIMER3_TIMER3_STATUS_REG_TIM_TIMER_BUSY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_STATUS_REG_TIM_TIMER_BUSY_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_TIMER_BUSY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3536821dec8cf04a808fcb3a07956e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3536821dec8cf04a808fcb3a07956e3d">&#9670;&nbsp;</a></span>TIMER3_TIMER3_STATUS_REG_TIM_TIMER_BUSY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_STATUS_REG_TIM_TIMER_BUSY_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_TIMER_BUSY (Bit 9) <br  />
 </p>

</div>
</div>
<a id="gab391e2283c20044f542d291312b11898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab391e2283c20044f542d291312b11898">&#9670;&nbsp;</a></span>TIMER3_TIMER3_TIMER_VAL_REG_TIM_TIMER_VALUE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_TIMER_VAL_REG_TIM_TIMER_VALUE_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_TIMER_VALUE (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga49769f98a580950fcc6c56059bfafd97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49769f98a580950fcc6c56059bfafd97">&#9670;&nbsp;</a></span>TIMER3_TIMER3_TIMER_VAL_REG_TIM_TIMER_VALUE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3_TIMER3_TIMER_VAL_REG_TIM_TIMER_VALUE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_TIMER_VALUE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga35f8db3559179daab1260de08cf7032b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35f8db3559179daab1260de08cf7032b">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAPTURE_GPIO1 (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga2f0f8ed080965b99e8b84e89edf8646a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f0f8ed080965b99e8b84e89edf8646a">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAPTURE_GPIO1 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf5d6d31808af9276b98753bc3cde39ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5d6d31808af9276b98753bc3cde39ca">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAPTURE_GPIO2 (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga50426f12ff53f73d266d8de1ec7b37ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50426f12ff53f73d266d8de1ec7b37ce">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAPTURE_GPIO2 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga332f1ea5c91f01aec65fa862e812a287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga332f1ea5c91f01aec65fa862e812a287">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLEAR_IRQ (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9b6fc1f0e3d8b2e78c3d129c5f500d26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b6fc1f0e3d8b2e78c3d129c5f500d26">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLEAR_IRQ (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga1e45dc69108daaf6b8eb9324ed1c2b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e45dc69108daaf6b8eb9324ed1c2b83">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CTRL_REG_TIM_CLK_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CTRL_REG_TIM_CLK_EN_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLK_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4fc23d524062008ffef9399c7e1656a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fc23d524062008ffef9399c7e1656a3">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CTRL_REG_TIM_CLK_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CTRL_REG_TIM_CLK_EN_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLK_EN (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga906061c895f2f4f782ecc2265641cdc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga906061c895f2f4f782ecc2265641cdc3">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CTRL_REG_TIM_COUNT_DOWN_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CTRL_REG_TIM_COUNT_DOWN_EN_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_COUNT_DOWN_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8a426842933a84021396313c46c64673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a426842933a84021396313c46c64673">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CTRL_REG_TIM_COUNT_DOWN_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CTRL_REG_TIM_COUNT_DOWN_EN_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_COUNT_DOWN_EN (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gae0502589bd052883505bc6ffa25868d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0502589bd052883505bc6ffa25868d1">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CTRL_REG_TIM_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CTRL_REG_TIM_EN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga393638e0d0e3e8dd60b7d667311caac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga393638e0d0e3e8dd60b7d667311caac5">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CTRL_REG_TIM_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CTRL_REG_TIM_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga9edab06dacabfaa8e927481fcf4d2995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9edab06dacabfaa8e927481fcf4d2995">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CTRL_REG_TIM_FREE_RUN_MODE_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CTRL_REG_TIM_FREE_RUN_MODE_EN_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_FREE_RUN_MODE_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gabaa27fed189bba6477886a3ca95bef17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaa27fed189bba6477886a3ca95bef17">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CTRL_REG_TIM_FREE_RUN_MODE_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CTRL_REG_TIM_FREE_RUN_MODE_EN_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_FREE_RUN_MODE_EN (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gabffd81683057c88cf5f46ea43366ce84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabffd81683057c88cf5f46ea43366ce84">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN1_EVENT_FALL_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga61f650b3e9a4195ca8041c8661bd794f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61f650b3e9a4195ca8041c8661bd794f">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN1_EVENT_FALL_EN (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gac5e4a0ee3e03b6d7f47ca594ffee5730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5e4a0ee3e03b6d7f47ca594ffee5730">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN2_EVENT_FALL_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga862fb77e09b3c133dafe2a49a5fd79f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga862fb77e09b3c133dafe2a49a5fd79f3">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN2_EVENT_FALL_EN (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga77b38bc884707c7a1bb38e5c6a480783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77b38bc884707c7a1bb38e5c6a480783">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CTRL_REG_TIM_IRQ_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CTRL_REG_TIM_IRQ_EN_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IRQ_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga31dcdfff83eae81bdf96a3ddde3d0b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31dcdfff83eae81bdf96a3ddde3d0b0e">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CTRL_REG_TIM_IRQ_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CTRL_REG_TIM_IRQ_EN_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IRQ_EN (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga0e88669832edd6ab8d886e045cb5b91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e88669832edd6ab8d886e045cb5b91d">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CTRL_REG_TIM_SYS_CLK_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CTRL_REG_TIM_SYS_CLK_EN_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SYS_CLK_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac1dbbcf5013dc70d0c1d5831322ce48b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1dbbcf5013dc70d0c1d5831322ce48b">&#9670;&nbsp;</a></span>TIMER4_TIMER4_CTRL_REG_TIM_SYS_CLK_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_CTRL_REG_TIM_SYS_CLK_EN_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SYS_CLK_EN (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gae2b6f51315983a07ccbd44e58dd45093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2b6f51315983a07ccbd44e58dd45093">&#9670;&nbsp;</a></span>TIMER4_TIMER4_GPIO1_CONF_REG_TIM_GPIO1_CONF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_GPIO1_CONF_REG_TIM_GPIO1_CONF_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO1_CONF (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gabda8e0d9b7d0c5bcb51baf60752446a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabda8e0d9b7d0c5bcb51baf60752446a9">&#9670;&nbsp;</a></span>TIMER4_TIMER4_GPIO1_CONF_REG_TIM_GPIO1_CONF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_GPIO1_CONF_REG_TIM_GPIO1_CONF_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO1_CONF (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga927257809d36a02d754f88057d4c2a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga927257809d36a02d754f88057d4c2a93">&#9670;&nbsp;</a></span>TIMER4_TIMER4_GPIO2_CONF_REG_TIM_GPIO2_CONF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_GPIO2_CONF_REG_TIM_GPIO2_CONF_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO2_CONF (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga07e3f3d3b1311fc1dc51555e61f91d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07e3f3d3b1311fc1dc51555e61f91d0a">&#9670;&nbsp;</a></span>TIMER4_TIMER4_GPIO2_CONF_REG_TIM_GPIO2_CONF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_GPIO2_CONF_REG_TIM_GPIO2_CONF_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO2_CONF (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaac4e6e7a6b9ae9053c355690d4990a2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac4e6e7a6b9ae9053c355690d4990a2e">&#9670;&nbsp;</a></span>TIMER4_TIMER4_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Msk&#160;&#160;&#160;(0x1fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PRESCALER_VAL (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga8e923d7ee527af18cd1ef2e8b6be93d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e923d7ee527af18cd1ef2e8b6be93d3">&#9670;&nbsp;</a></span>TIMER4_TIMER4_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PRESCALER_VAL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gacd467bf8fbdfad11eb4ce26675175c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd467bf8fbdfad11eb4ce26675175c19">&#9670;&nbsp;</a></span>TIMER4_TIMER4_PWM_CTRL_REG_TIM_PWM_DC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_PWM_CTRL_REG_TIM_PWM_DC_Msk&#160;&#160;&#160;(0xffff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_DC (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga939e08133608602e818464518d75c59c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga939e08133608602e818464518d75c59c">&#9670;&nbsp;</a></span>TIMER4_TIMER4_PWM_CTRL_REG_TIM_PWM_DC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_PWM_CTRL_REG_TIM_PWM_DC_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_DC (Bit 16) <br  />
 </p>

</div>
</div>
<a id="gab9c34f957089582d0bdbc6263af33dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9c34f957089582d0bdbc6263af33dc6">&#9670;&nbsp;</a></span>TIMER4_TIMER4_PWM_CTRL_REG_TIM_PWM_FREQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_PWM_CTRL_REG_TIM_PWM_FREQ_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_FREQ (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gad28bbf344922f9bce5827226a3b4be84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad28bbf344922f9bce5827226a3b4be84">&#9670;&nbsp;</a></span>TIMER4_TIMER4_PWM_CTRL_REG_TIM_PWM_FREQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_PWM_CTRL_REG_TIM_PWM_FREQ_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_FREQ (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa4fdd48396456af0919e1363e658abed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4fdd48396456af0919e1363e658abed">&#9670;&nbsp;</a></span>TIMER4_TIMER4_SETTINGS_REG_TIM_PRESCALER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_SETTINGS_REG_TIM_PRESCALER_Msk&#160;&#160;&#160;(0x1f000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PRESCALER (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga71436b57951fafea6fa63277b7228310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71436b57951fafea6fa63277b7228310">&#9670;&nbsp;</a></span>TIMER4_TIMER4_SETTINGS_REG_TIM_PRESCALER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_SETTINGS_REG_TIM_PRESCALER_Pos&#160;&#160;&#160;(24UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PRESCALER (Bit 24) <br  />
 </p>

</div>
</div>
<a id="ga7c9d47a7b97c8ef150776839b07d3141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c9d47a7b97c8ef150776839b07d3141">&#9670;&nbsp;</a></span>TIMER4_TIMER4_SETTINGS_REG_TIM_RELOAD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_SETTINGS_REG_TIM_RELOAD_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_RELOAD (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="gabaeee4491e5864e375936ff56060b1ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaeee4491e5864e375936ff56060b1ea">&#9670;&nbsp;</a></span>TIMER4_TIMER4_SETTINGS_REG_TIM_RELOAD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_SETTINGS_REG_TIM_RELOAD_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_RELOAD (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaaf72b8454258ff0f975ce153e5d404a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf72b8454258ff0f975ce153e5d404a6">&#9670;&nbsp;</a></span>TIMER4_TIMER4_STATUS_REG_TIM_IN1_STATE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_STATUS_REG_TIM_IN1_STATE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN1_STATE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga93551fadc9171f321434168d614e72e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93551fadc9171f321434168d614e72e4">&#9670;&nbsp;</a></span>TIMER4_TIMER4_STATUS_REG_TIM_IN1_STATE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_STATUS_REG_TIM_IN1_STATE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN1_STATE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga6b441f90c43446c56015e41f2041872a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b441f90c43446c56015e41f2041872a">&#9670;&nbsp;</a></span>TIMER4_TIMER4_STATUS_REG_TIM_IN2_STATE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_STATUS_REG_TIM_IN2_STATE_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN2_STATE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga74b8658ee746cf53699abee03aa0def1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74b8658ee746cf53699abee03aa0def1">&#9670;&nbsp;</a></span>TIMER4_TIMER4_STATUS_REG_TIM_IN2_STATE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_STATUS_REG_TIM_IN2_STATE_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN2_STATE (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga06c5dc635e478f4e44ffe2ef6cf0bf11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06c5dc635e478f4e44ffe2ef6cf0bf11">&#9670;&nbsp;</a></span>TIMER4_TIMER4_STATUS_REG_TIM_IRQ_STATUS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_STATUS_REG_TIM_IRQ_STATUS_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IRQ_STATUS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga33b04224a0b1e8bd8da33be87ade02f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33b04224a0b1e8bd8da33be87ade02f6">&#9670;&nbsp;</a></span>TIMER4_TIMER4_STATUS_REG_TIM_IRQ_STATUS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_STATUS_REG_TIM_IRQ_STATUS_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IRQ_STATUS (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga6f6465c1bdb924d050ec3a38b81e0abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f6465c1bdb924d050ec3a38b81e0abc">&#9670;&nbsp;</a></span>TIMER4_TIMER4_STATUS_REG_TIM_ONESHOT_PHASE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_STATUS_REG_TIM_ONESHOT_PHASE_Msk&#160;&#160;&#160;(0xcUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_ONESHOT_PHASE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gac63d828fb5ab4253612029551ae0b3ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac63d828fb5ab4253612029551ae0b3ea">&#9670;&nbsp;</a></span>TIMER4_TIMER4_STATUS_REG_TIM_ONESHOT_PHASE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_STATUS_REG_TIM_ONESHOT_PHASE_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_ONESHOT_PHASE (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga50b5c9d8fc6306970f9e298c08f2ced2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50b5c9d8fc6306970f9e298c08f2ced2">&#9670;&nbsp;</a></span>TIMER4_TIMER4_STATUS_REG_TIM_PWM_BUSY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_STATUS_REG_TIM_PWM_BUSY_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_BUSY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac256a32acd589b8117df731d314a4d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac256a32acd589b8117df731d314a4d7b">&#9670;&nbsp;</a></span>TIMER4_TIMER4_STATUS_REG_TIM_PWM_BUSY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_STATUS_REG_TIM_PWM_BUSY_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_BUSY (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga27d26898898127542555baed751608b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27d26898898127542555baed751608b4">&#9670;&nbsp;</a></span>TIMER4_TIMER4_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SWITCHED_TO_DIVN_CLK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7d40013074f397b7249d1a8eabbc4bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d40013074f397b7249d1a8eabbc4bee">&#9670;&nbsp;</a></span>TIMER4_TIMER4_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SWITCHED_TO_DIVN_CLK (Bit 11) <br  />
 </p>

</div>
</div>
<a id="gaf3bf582b7d45667e78f59176f857bb5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3bf582b7d45667e78f59176f857bb5c">&#9670;&nbsp;</a></span>TIMER4_TIMER4_STATUS_REG_TIM_TIMER_BUSY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_STATUS_REG_TIM_TIMER_BUSY_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_TIMER_BUSY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gadf3eccbc0df2a59ac9717611f6eec52f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf3eccbc0df2a59ac9717611f6eec52f">&#9670;&nbsp;</a></span>TIMER4_TIMER4_STATUS_REG_TIM_TIMER_BUSY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_STATUS_REG_TIM_TIMER_BUSY_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_TIMER_BUSY (Bit 9) <br  />
 </p>

</div>
</div>
<a id="gaeddd7d53d27a27b240a804b92e46aeca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeddd7d53d27a27b240a804b92e46aeca">&#9670;&nbsp;</a></span>TIMER4_TIMER4_TIMER_VAL_REG_TIM_TIMER_VALUE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_TIMER_VAL_REG_TIM_TIMER_VALUE_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_TIMER_VALUE (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="gae195dc1d67bfcbe9205844115ef17866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae195dc1d67bfcbe9205844115ef17866">&#9670;&nbsp;</a></span>TIMER4_TIMER4_TIMER_VAL_REG_TIM_TIMER_VALUE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER4_TIMER4_TIMER_VAL_REG_TIM_TIMER_VALUE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_TIMER_VALUE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga8c57311c4755c1f6f90865d3ef911eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c57311c4755c1f6f90865d3ef911eda">&#9670;&nbsp;</a></span>TIMER_TIMER_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAPTURE_GPIO1 (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga3e938fff0eb54ec879d7cdd4b4e4f3c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e938fff0eb54ec879d7cdd4b4e4f3c3">&#9670;&nbsp;</a></span>TIMER_TIMER_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CAPTURE_GPIO1_REG_TIM_CAPTURE_GPIO1_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAPTURE_GPIO1 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gacfdba061f20033fa47d53f7c703f8097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfdba061f20033fa47d53f7c703f8097">&#9670;&nbsp;</a></span>TIMER_TIMER_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAPTURE_GPIO2 (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="gaddb4f7178a694a74bddf799c8809fdf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb4f7178a694a74bddf799c8809fdf4">&#9670;&nbsp;</a></span>TIMER_TIMER_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CAPTURE_GPIO2_REG_TIM_CAPTURE_GPIO2_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAPTURE_GPIO2 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga6dd11bbffc52521ec87b08927783eda9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dd11bbffc52521ec87b08927783eda9">&#9670;&nbsp;</a></span>TIMER_TIMER_CAPTURE_GPIO3_REG_TIM_CAPTURE_GPIO3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CAPTURE_GPIO3_REG_TIM_CAPTURE_GPIO3_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAPTURE_GPIO3 (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga546b8a7117573c6690af59ea8c220a66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga546b8a7117573c6690af59ea8c220a66">&#9670;&nbsp;</a></span>TIMER_TIMER_CAPTURE_GPIO3_REG_TIM_CAPTURE_GPIO3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CAPTURE_GPIO3_REG_TIM_CAPTURE_GPIO3_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAPTURE_GPIO3 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga5e29935387b17cb39a4dfaabcf51c38b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e29935387b17cb39a4dfaabcf51c38b">&#9670;&nbsp;</a></span>TIMER_TIMER_CAPTURE_GPIO4_REG_TIM_CAPTURE_GPIO4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CAPTURE_GPIO4_REG_TIM_CAPTURE_GPIO4_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAPTURE_GPIO4 (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga2cf621a97e545377904c8e582b0e79f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cf621a97e545377904c8e582b0e79f8">&#9670;&nbsp;</a></span>TIMER_TIMER_CAPTURE_GPIO4_REG_TIM_CAPTURE_GPIO4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CAPTURE_GPIO4_REG_TIM_CAPTURE_GPIO4_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAPTURE_GPIO4 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga950989adac076df48011d6bdb2610a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga950989adac076df48011d6bdb2610a07">&#9670;&nbsp;</a></span>TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO1_EVENT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO1_EVENT_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLEAR_GPIO1_EVENT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gabfaf91dc51ee9a352eb13bc80453c50b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfaf91dc51ee9a352eb13bc80453c50b">&#9670;&nbsp;</a></span>TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO1_EVENT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO1_EVENT_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLEAR_GPIO1_EVENT (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga9ad990e32a35fac5bd6bd8e8493e1c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ad990e32a35fac5bd6bd8e8493e1c56">&#9670;&nbsp;</a></span>TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO2_EVENT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO2_EVENT_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLEAR_GPIO2_EVENT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3c1fcbd3bc0589d6d8605222eafe2918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c1fcbd3bc0589d6d8605222eafe2918">&#9670;&nbsp;</a></span>TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO2_EVENT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO2_EVENT_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLEAR_GPIO2_EVENT (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga4705c386320578bbfc4cb1d7dd24010b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4705c386320578bbfc4cb1d7dd24010b">&#9670;&nbsp;</a></span>TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO3_EVENT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO3_EVENT_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLEAR_GPIO3_EVENT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga901798c8cc1112158241fbbcc61c4230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga901798c8cc1112158241fbbcc61c4230">&#9670;&nbsp;</a></span>TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO3_EVENT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO3_EVENT_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLEAR_GPIO3_EVENT (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga08c4130f489f21fa6f4d98c8c1af50c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08c4130f489f21fa6f4d98c8c1af50c6">&#9670;&nbsp;</a></span>TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO4_EVENT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO4_EVENT_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLEAR_GPIO4_EVENT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8e61d8ad4e7277c4e716017463109775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e61d8ad4e7277c4e716017463109775">&#9670;&nbsp;</a></span>TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO4_EVENT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CLEAR_GPIO_EVENT_REG_TIM_CLEAR_GPIO4_EVENT_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLEAR_GPIO4_EVENT (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga14acd3d4964b3c7e792990f1ba8b0374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14acd3d4964b3c7e792990f1ba8b0374">&#9670;&nbsp;</a></span>TIMER_TIMER_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLEAR_IRQ (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gacca58fa2c83e1017b6a0a3230601b2df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacca58fa2c83e1017b6a0a3230601b2df">&#9670;&nbsp;</a></span>TIMER_TIMER_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CLEAR_IRQ_REG_TIM_CLEAR_IRQ_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLEAR_IRQ (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga1a80bda5e4064a79ff24c03f4a9d981e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a80bda5e4064a79ff24c03f4a9d981e">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO1_IRQ_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO1_IRQ_EN_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAP_GPIO1_IRQ_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4f7425b37449da60e484569ccb0afdce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f7425b37449da60e484569ccb0afdce">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO1_IRQ_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO1_IRQ_EN_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAP_GPIO1_IRQ_EN (Bit 11) <br  />
 </p>

</div>
</div>
<a id="ga7c91614ce81523bae80ad593d4a2b60d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c91614ce81523bae80ad593d4a2b60d">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO2_IRQ_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO2_IRQ_EN_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAP_GPIO2_IRQ_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaec518e2b3f28b221041880c2439e7961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec518e2b3f28b221041880c2439e7961">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO2_IRQ_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO2_IRQ_EN_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAP_GPIO2_IRQ_EN (Bit 12) <br  />
 </p>

</div>
</div>
<a id="ga5f4096d68e59ce6fc53ea3d037448c6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f4096d68e59ce6fc53ea3d037448c6e">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO3_IRQ_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO3_IRQ_EN_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAP_GPIO3_IRQ_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga774a36b97b0365d502e1c2d55eb30a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga774a36b97b0365d502e1c2d55eb30a24">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO3_IRQ_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO3_IRQ_EN_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAP_GPIO3_IRQ_EN (Bit 13) <br  />
 </p>

</div>
</div>
<a id="gac19653b5d7ba860c78ab4962b7e1e63d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac19653b5d7ba860c78ab4962b7e1e63d">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO4_IRQ_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO4_IRQ_EN_Msk&#160;&#160;&#160;(0x4000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAP_GPIO4_IRQ_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga280f84524020bcb53f14a3aa1252846d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga280f84524020bcb53f14a3aa1252846d">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO4_IRQ_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_CAP_GPIO4_IRQ_EN_Pos&#160;&#160;&#160;(14UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CAP_GPIO4_IRQ_EN (Bit 14) <br  />
 </p>

</div>
</div>
<a id="ga9ec44fdcac0fa74b5a84602e8001e983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ec44fdcac0fa74b5a84602e8001e983">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_CLK_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_CLK_EN_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLK_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga08cb7cd36213b9feeff703834676d979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08cb7cd36213b9feeff703834676d979">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_CLK_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_CLK_EN_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_CLK_EN (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga3a2072653ce9dfdfbf6f63894fc21c76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a2072653ce9dfdfbf6f63894fc21c76">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_COUNT_DOWN_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_COUNT_DOWN_EN_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_COUNT_DOWN_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga560e27909ac199acec66d7de1c8d2d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga560e27909ac199acec66d7de1c8d2d2f">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_COUNT_DOWN_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_COUNT_DOWN_EN_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_COUNT_DOWN_EN (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga4e1c4734f62da8744cff54acecba449a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e1c4734f62da8744cff54acecba449a">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_EN_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5c17a26b39bb9576f408b1d0b6c49607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c17a26b39bb9576f408b1d0b6c49607">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_EN_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_EN (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa60aab07f1fef2f6a567bbfc50d2baf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa60aab07f1fef2f6a567bbfc50d2baf9">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_FREE_RUN_MODE_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_FREE_RUN_MODE_EN_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_FREE_RUN_MODE_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa4053c82ce7658f9e520ec0a658b13df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4053c82ce7658f9e520ec0a658b13df">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_FREE_RUN_MODE_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_FREE_RUN_MODE_EN_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_FREE_RUN_MODE_EN (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gad169657e5686f9e238d17460cdbf73f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad169657e5686f9e238d17460cdbf73f8">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN1_EVENT_FALL_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9fbaf7c74913de8e863265d84f664c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fbaf7c74913de8e863265d84f664c1d">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_IN1_EVENT_FALL_EN_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN1_EVENT_FALL_EN (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga1f0da63a7a4f8a54c6d9116ceb2809eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0da63a7a4f8a54c6d9116ceb2809eb">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN2_EVENT_FALL_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8096ef57b019a174bd7b154f1ef4d34e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8096ef57b019a174bd7b154f1ef4d34e">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_IN2_EVENT_FALL_EN_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN2_EVENT_FALL_EN (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gabb6fe97b5090cba92a0db4114afdd2d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb6fe97b5090cba92a0db4114afdd2d0">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_IN3_EVENT_FALL_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_IN3_EVENT_FALL_EN_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN3_EVENT_FALL_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7ab4ca932b6ddb131d410d42b923c035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ab4ca932b6ddb131d410d42b923c035">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_IN3_EVENT_FALL_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_IN3_EVENT_FALL_EN_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN3_EVENT_FALL_EN (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga045205df58f337301d376f33df4f20cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga045205df58f337301d376f33df4f20cb">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_IN4_EVENT_FALL_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_IN4_EVENT_FALL_EN_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN4_EVENT_FALL_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gadfc99fb7bacee93b637cba557d6d4797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfc99fb7bacee93b637cba557d6d4797">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_IN4_EVENT_FALL_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_IN4_EVENT_FALL_EN_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN4_EVENT_FALL_EN (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga50714a32d7581a6ec55cf10ec46234c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50714a32d7581a6ec55cf10ec46234c5">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_IRQ_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_IRQ_EN_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IRQ_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaec4e9f2ede42a80ab1d8d361e8b4ee04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec4e9f2ede42a80ab1d8d361e8b4ee04">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_IRQ_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_IRQ_EN_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IRQ_EN (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga751c71b74bbe854e3bcbf000354ac06a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga751c71b74bbe854e3bcbf000354ac06a">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_ONESHOT_MODE_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_ONESHOT_MODE_EN_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_ONESHOT_MODE_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaed021921c066c1a1847ec53b18b61e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed021921c066c1a1847ec53b18b61e3e">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_ONESHOT_MODE_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_ONESHOT_MODE_EN_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_ONESHOT_MODE_EN (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga40368b8e174e26d16fb2db1740915800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40368b8e174e26d16fb2db1740915800">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_SYS_CLK_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_SYS_CLK_EN_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SYS_CLK_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga244ba16c7fc8eb1b8fb2d1249fb32b50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga244ba16c7fc8eb1b8fb2d1249fb32b50">&#9670;&nbsp;</a></span>TIMER_TIMER_CTRL_REG_TIM_SYS_CLK_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_CTRL_REG_TIM_SYS_CLK_EN_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SYS_CLK_EN (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga16282d0d56c2a7078c1bcb00eb01d2cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16282d0d56c2a7078c1bcb00eb01d2cf">&#9670;&nbsp;</a></span>TIMER_TIMER_GPIO1_CONF_REG_TIM_GPIO1_CONF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_GPIO1_CONF_REG_TIM_GPIO1_CONF_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO1_CONF (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gadf8aef2b632f99e0e74040292b41b6e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf8aef2b632f99e0e74040292b41b6e6">&#9670;&nbsp;</a></span>TIMER_TIMER_GPIO1_CONF_REG_TIM_GPIO1_CONF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_GPIO1_CONF_REG_TIM_GPIO1_CONF_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO1_CONF (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa0a77bbbed8d163cd2a4e96f637225ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0a77bbbed8d163cd2a4e96f637225ca">&#9670;&nbsp;</a></span>TIMER_TIMER_GPIO2_CONF_REG_TIM_GPIO2_CONF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_GPIO2_CONF_REG_TIM_GPIO2_CONF_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO2_CONF (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gaa762915df330870e60e67972c22c20b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa762915df330870e60e67972c22c20b3">&#9670;&nbsp;</a></span>TIMER_TIMER_GPIO2_CONF_REG_TIM_GPIO2_CONF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_GPIO2_CONF_REG_TIM_GPIO2_CONF_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO2_CONF (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga181f5464b498f9dbe86b2fac80451436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga181f5464b498f9dbe86b2fac80451436">&#9670;&nbsp;</a></span>TIMER_TIMER_GPIO3_CONF_REG_TIM_GPIO3_CONF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_GPIO3_CONF_REG_TIM_GPIO3_CONF_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO3_CONF (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="ga8a199743bfd76e938f1bfbcc82752e21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a199743bfd76e938f1bfbcc82752e21">&#9670;&nbsp;</a></span>TIMER_TIMER_GPIO3_CONF_REG_TIM_GPIO3_CONF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_GPIO3_CONF_REG_TIM_GPIO3_CONF_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO3_CONF (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga694fdffba20a20426a69f2fb461cf1b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga694fdffba20a20426a69f2fb461cf1b8">&#9670;&nbsp;</a></span>TIMER_TIMER_GPIO4_CONF_REG_TIM_GPIO4_CONF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_GPIO4_CONF_REG_TIM_GPIO4_CONF_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO4_CONF (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gabbff749d40daea70da3ad8a54473e9f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbff749d40daea70da3ad8a54473e9f7">&#9670;&nbsp;</a></span>TIMER_TIMER_GPIO4_CONF_REG_TIM_GPIO4_CONF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_GPIO4_CONF_REG_TIM_GPIO4_CONF_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO4_CONF (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gae1fb4c13e43be3300fde5d76e7c5a580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1fb4c13e43be3300fde5d76e7c5a580">&#9670;&nbsp;</a></span>TIMER_TIMER_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Msk&#160;&#160;&#160;(0x1fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PRESCALER_VAL (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga054656bb3c2d5e7bf4ec60846608c329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga054656bb3c2d5e7bf4ec60846608c329">&#9670;&nbsp;</a></span>TIMER_TIMER_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_PRESCALER_VAL_REG_TIM_PRESCALER_VAL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PRESCALER_VAL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga1307aed9bb8d2ffb54449418a7e557dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1307aed9bb8d2ffb54449418a7e557dc">&#9670;&nbsp;</a></span>TIMER_TIMER_PWM_CTRL_REG_TIM_PWM_DC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_PWM_CTRL_REG_TIM_PWM_DC_Msk&#160;&#160;&#160;(0xffff0000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_DC (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga2bc86ee532c40d8d5364828ea99acc25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bc86ee532c40d8d5364828ea99acc25">&#9670;&nbsp;</a></span>TIMER_TIMER_PWM_CTRL_REG_TIM_PWM_DC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_PWM_CTRL_REG_TIM_PWM_DC_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_DC (Bit 16) <br  />
 </p>

</div>
</div>
<a id="ga39c44b50eaa471d9c7d265a781a86ca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39c44b50eaa471d9c7d265a781a86ca1">&#9670;&nbsp;</a></span>TIMER_TIMER_PWM_CTRL_REG_TIM_PWM_FREQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_PWM_CTRL_REG_TIM_PWM_FREQ_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_FREQ (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga7b2e2d25b62b9b040fba41d6ec037e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b2e2d25b62b9b040fba41d6ec037e40">&#9670;&nbsp;</a></span>TIMER_TIMER_PWM_CTRL_REG_TIM_PWM_FREQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_PWM_CTRL_REG_TIM_PWM_FREQ_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_FREQ (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac2d3b6230ac9c76e8012fbeb67c87643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2d3b6230ac9c76e8012fbeb67c87643">&#9670;&nbsp;</a></span>TIMER_TIMER_SETTINGS_REG_TIM_PRESCALER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_SETTINGS_REG_TIM_PRESCALER_Msk&#160;&#160;&#160;(0x1f000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PRESCALER (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="gab42951c1083fe877c17caf0a0e2cd74a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab42951c1083fe877c17caf0a0e2cd74a">&#9670;&nbsp;</a></span>TIMER_TIMER_SETTINGS_REG_TIM_PRESCALER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_SETTINGS_REG_TIM_PRESCALER_Pos&#160;&#160;&#160;(24UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PRESCALER (Bit 24) <br  />
 </p>

</div>
</div>
<a id="gadc909de4d56a13b3b21ca6749c08eeb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc909de4d56a13b3b21ca6749c08eeb7">&#9670;&nbsp;</a></span>TIMER_TIMER_SETTINGS_REG_TIM_RELOAD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_SETTINGS_REG_TIM_RELOAD_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_RELOAD (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga54c0abff29f71e16d6ed887dfae9d9ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54c0abff29f71e16d6ed887dfae9d9ea">&#9670;&nbsp;</a></span>TIMER_TIMER_SETTINGS_REG_TIM_RELOAD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_SETTINGS_REG_TIM_RELOAD_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_RELOAD (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf59a10213077e444f052ecc0954bf94d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf59a10213077e444f052ecc0954bf94d">&#9670;&nbsp;</a></span>TIMER_TIMER_SHOTWIDTH_REG_TIM_SHOTWIDTH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_SHOTWIDTH_REG_TIM_SHOTWIDTH_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SHOTWIDTH (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga6c3dfabd212b06d38254b18f97cc7258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c3dfabd212b06d38254b18f97cc7258">&#9670;&nbsp;</a></span>TIMER_TIMER_SHOTWIDTH_REG_TIM_SHOTWIDTH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_SHOTWIDTH_REG_TIM_SHOTWIDTH_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SHOTWIDTH (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga9ee0e208ea2e4efe7bd12d7242a600e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ee0e208ea2e4efe7bd12d7242a600e6">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_GPIO1_EVENT_PENDING_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_GPIO1_EVENT_PENDING_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO1_EVENT_PENDING (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga30a6e9cf1946027ebe9c770472d49dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30a6e9cf1946027ebe9c770472d49dc4">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_GPIO1_EVENT_PENDING_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_GPIO1_EVENT_PENDING_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO1_EVENT_PENDING (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga2dbf09aecb218c9cb07d9346b539dc49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dbf09aecb218c9cb07d9346b539dc49">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_GPIO2_EVENT_PENDING_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_GPIO2_EVENT_PENDING_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO2_EVENT_PENDING (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa1d05183e794561ad63ca005f6fcaeae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1d05183e794561ad63ca005f6fcaeae">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_GPIO2_EVENT_PENDING_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_GPIO2_EVENT_PENDING_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO2_EVENT_PENDING (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga6c088c89dfdc6b39a7737cc1e19077d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c088c89dfdc6b39a7737cc1e19077d7">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_GPIO3_EVENT_PENDING_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_GPIO3_EVENT_PENDING_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO3_EVENT_PENDING (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8d165b94a4b521c17a5bfffae922201d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d165b94a4b521c17a5bfffae922201d">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_GPIO3_EVENT_PENDING_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_GPIO3_EVENT_PENDING_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO3_EVENT_PENDING (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga9d723adf282dfe617f61a22e7bf994cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d723adf282dfe617f61a22e7bf994cd">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_GPIO4_EVENT_PENDING_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_GPIO4_EVENT_PENDING_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO4_EVENT_PENDING (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf776e156b3887d9c2550cdfd110ee136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf776e156b3887d9c2550cdfd110ee136">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_GPIO4_EVENT_PENDING_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_GPIO4_EVENT_PENDING_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_GPIO4_EVENT_PENDING (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gaeb26b3f8aef14a8cbe98eb49528e6493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb26b3f8aef14a8cbe98eb49528e6493">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_IN1_STATE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_IN1_STATE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN1_STATE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa4f76a4bb2ff82386530c061a6573d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4f76a4bb2ff82386530c061a6573d09">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_IN1_STATE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_IN1_STATE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN1_STATE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga53e8203de05938ca164cad44adf36b34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53e8203de05938ca164cad44adf36b34">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_IN2_STATE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_IN2_STATE_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN2_STATE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga37ff5f1739cf79f60fa20188ece37a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37ff5f1739cf79f60fa20188ece37a15">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_IN2_STATE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_IN2_STATE_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN2_STATE (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga9a9439d604ef71b553ce5f0d691a94cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a9439d604ef71b553ce5f0d691a94cf">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_IN3_STATE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_IN3_STATE_Msk&#160;&#160;&#160;(0x1000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN3_STATE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga10bed3ea6be87a759815ef8265dc3ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10bed3ea6be87a759815ef8265dc3ab1">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_IN3_STATE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_IN3_STATE_Pos&#160;&#160;&#160;(12UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN3_STATE (Bit 12) <br  />
 </p>

</div>
</div>
<a id="gab47a4638d3fd426cbed0f0d170e58b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab47a4638d3fd426cbed0f0d170e58b65">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_IN4_STATE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_IN4_STATE_Msk&#160;&#160;&#160;(0x2000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN4_STATE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6a6589aac86806f7246d97fc767f94be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a6589aac86806f7246d97fc767f94be">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_IN4_STATE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_IN4_STATE_Pos&#160;&#160;&#160;(13UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IN4_STATE (Bit 13) <br  />
 </p>

</div>
</div>
<a id="ga3c5af78625736271ddeac1f0a65ca189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c5af78625736271ddeac1f0a65ca189">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_IRQ_STATUS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_IRQ_STATUS_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IRQ_STATUS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad40f7a5faaed498db88b08ede5798078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad40f7a5faaed498db88b08ede5798078">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_IRQ_STATUS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_IRQ_STATUS_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_IRQ_STATUS (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gadf8c5249e8bbd6b4edae5e8d1762228d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf8c5249e8bbd6b4edae5e8d1762228d">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_ONESHOT_PHASE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_ONESHOT_PHASE_Msk&#160;&#160;&#160;(0xcUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_ONESHOT_PHASE (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gac948b6557101e533e61fbde6525b2cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac948b6557101e533e61fbde6525b2cf4">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_ONESHOT_PHASE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_ONESHOT_PHASE_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_ONESHOT_PHASE (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga22faf22491c1f5a05107f111f2c795f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22faf22491c1f5a05107f111f2c795f3">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_PWM_BUSY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_PWM_BUSY_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_BUSY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0a4d26a5d996db79bfb3fcfd738c7eef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a4d26a5d996db79bfb3fcfd738c7eef">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_PWM_BUSY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_PWM_BUSY_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_PWM_BUSY (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga2eedc42ec38c23bbd5e1f009de496258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eedc42ec38c23bbd5e1f009de496258">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SWITCHED_TO_DIVN_CLK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8f6e38668fa11209b8480bbc6872509c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f6e38668fa11209b8480bbc6872509c">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_SWITCHED_TO_DIVN_CLK_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_SWITCHED_TO_DIVN_CLK (Bit 11) <br  />
 </p>

</div>
</div>
<a id="gaa17a58534f4b9b752b8a7e7b5ca7e4bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa17a58534f4b9b752b8a7e7b5ca7e4bf">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_TIMER_BUSY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_TIMER_BUSY_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_TIMER_BUSY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga07ae948d9f4bacbd7284b4cf6f13454c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07ae948d9f4bacbd7284b4cf6f13454c">&#9670;&nbsp;</a></span>TIMER_TIMER_STATUS_REG_TIM_TIMER_BUSY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_STATUS_REG_TIM_TIMER_BUSY_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_TIMER_BUSY (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga642916eed2794a148dd498e62508614c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga642916eed2794a148dd498e62508614c">&#9670;&nbsp;</a></span>TIMER_TIMER_TIMER_VAL_REG_TIM_TIMER_VALUE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_TIMER_VAL_REG_TIM_TIMER_VALUE_Msk&#160;&#160;&#160;(0xffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_TIMER_VALUE (Bitfield-Mask: 0xffffff) <br  />
 </p>

</div>
</div>
<a id="ga3769874a0c6339c67900427c5c404692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3769874a0c6339c67900427c5c404692">&#9670;&nbsp;</a></span>TIMER_TIMER_TIMER_VAL_REG_TIM_TIMER_VALUE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TIMER_TIMER_VAL_REG_TIM_TIMER_VALUE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM_TIMER_VALUE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac3fd2122dd0fd58e089937139887df14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3fd2122dd0fd58e089937139887df14">&#9670;&nbsp;</a></span>UART2_UART2_CONFIG_REG_ISO7816_CONVENTION_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CONFIG_REG_ISO7816_CONVENTION_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_CONVENTION (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga60432872793e938e643a53b53b27fa9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60432872793e938e643a53b53b27fa9d">&#9670;&nbsp;</a></span>UART2_UART2_CONFIG_REG_ISO7816_CONVENTION_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CONFIG_REG_ISO7816_CONVENTION_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_CONVENTION (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaddfd84fc53caf771a41a21541a994a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddfd84fc53caf771a41a21541a994a8d">&#9670;&nbsp;</a></span>UART2_UART2_CONFIG_REG_ISO7816_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CONFIG_REG_ISO7816_ENABLE_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad7442e5750195bb99f0012bdf3baa1db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7442e5750195bb99f0012bdf3baa1db">&#9670;&nbsp;</a></span>UART2_UART2_CONFIG_REG_ISO7816_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CONFIG_REG_ISO7816_ENABLE_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_ENABLE (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga84bc05341482f8a107d4326bb1456f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84bc05341482f8a107d4326bb1456f61">&#9670;&nbsp;</a></span>UART2_UART2_CONFIG_REG_ISO7816_ERR_SIG_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CONFIG_REG_ISO7816_ERR_SIG_EN_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_ERR_SIG_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga675079fffd1e5b4a4b0280caaac73b19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga675079fffd1e5b4a4b0280caaac73b19">&#9670;&nbsp;</a></span>UART2_UART2_CONFIG_REG_ISO7816_ERR_SIG_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CONFIG_REG_ISO7816_ERR_SIG_EN_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_ERR_SIG_EN (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga1497981a08723d221446dfa28cd64952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1497981a08723d221446dfa28cd64952">&#9670;&nbsp;</a></span>UART2_UART2_CONFIG_REG_ISO7816_SCRATCH_PAD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CONFIG_REG_ISO7816_SCRATCH_PAD_Msk&#160;&#160;&#160;(0xf8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_SCRATCH_PAD (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="gad373621fc1de4f41543d5afd6e217651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad373621fc1de4f41543d5afd6e217651">&#9670;&nbsp;</a></span>UART2_UART2_CONFIG_REG_ISO7816_SCRATCH_PAD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CONFIG_REG_ISO7816_SCRATCH_PAD_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_SCRATCH_PAD (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga513b90bd3d19ffcbeade8066cf39d3f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga513b90bd3d19ffcbeade8066cf39d3f6">&#9670;&nbsp;</a></span>UART2_UART2_CTR_REG_UART_CTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CTR_REG_UART_CTR_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_CTR (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gaedee61e096fd5af8af9681accb8c830d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedee61e096fd5af8af9681accb8c830d">&#9670;&nbsp;</a></span>UART2_UART2_CTR_REG_UART_CTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CTR_REG_UART_CTR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_CTR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga2c242a889d5a7fd1f2d21e0365c16a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c242a889d5a7fd1f2d21e0365c16a27">&#9670;&nbsp;</a></span>UART2_UART2_CTRL_REG_ISO7816_AUTO_GT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CTRL_REG_ISO7816_AUTO_GT_Msk&#160;&#160;&#160;(0x800UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_AUTO_GT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga16ea729acd9e6f9c63e3d530587d801e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16ea729acd9e6f9c63e3d530587d801e">&#9670;&nbsp;</a></span>UART2_UART2_CTRL_REG_ISO7816_AUTO_GT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CTRL_REG_ISO7816_AUTO_GT_Pos&#160;&#160;&#160;(11UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_AUTO_GT (Bit 11) <br  />
 </p>

</div>
</div>
<a id="gaecf21574dadf5f3153102d48185d70f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecf21574dadf5f3153102d48185d70f3">&#9670;&nbsp;</a></span>UART2_UART2_CTRL_REG_ISO7816_CLK_DIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CTRL_REG_ISO7816_CLK_DIV_Msk&#160;&#160;&#160;(0x1fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_CLK_DIV (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga42122006848d31bd118e858e44471d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42122006848d31bd118e858e44471d51">&#9670;&nbsp;</a></span>UART2_UART2_CTRL_REG_ISO7816_CLK_DIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CTRL_REG_ISO7816_CLK_DIV_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_CLK_DIV (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga01d60c389064ee4543d7a1a66bae42e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01d60c389064ee4543d7a1a66bae42e7">&#9670;&nbsp;</a></span>UART2_UART2_CTRL_REG_ISO7816_CLK_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CTRL_REG_ISO7816_CLK_EN_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_CLK_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3f3d10a0a684a5b285e1e8713d257fce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f3d10a0a684a5b285e1e8713d257fce">&#9670;&nbsp;</a></span>UART2_UART2_CTRL_REG_ISO7816_CLK_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CTRL_REG_ISO7816_CLK_EN_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_CLK_EN (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gac10481c2203ab5d9c59f3edd9f570cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac10481c2203ab5d9c59f3edd9f570cd9">&#9670;&nbsp;</a></span>UART2_UART2_CTRL_REG_ISO7816_CLK_LEVEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CTRL_REG_ISO7816_CLK_LEVEL_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_CLK_LEVEL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga346053030a700c32f2b92931c48bee8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga346053030a700c32f2b92931c48bee8f">&#9670;&nbsp;</a></span>UART2_UART2_CTRL_REG_ISO7816_CLK_LEVEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CTRL_REG_ISO7816_CLK_LEVEL_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_CLK_LEVEL (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga2189b3f137305e0ae29e5cce47860184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2189b3f137305e0ae29e5cce47860184">&#9670;&nbsp;</a></span>UART2_UART2_CTRL_REG_ISO7816_CLK_STATUS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CTRL_REG_ISO7816_CLK_STATUS_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_CLK_STATUS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gafb6cb2a4c4e4a0f739d98579249edede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb6cb2a4c4e4a0f739d98579249edede">&#9670;&nbsp;</a></span>UART2_UART2_CTRL_REG_ISO7816_CLK_STATUS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CTRL_REG_ISO7816_CLK_STATUS_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_CLK_STATUS (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gaa6d48a16691d295e945f4091f3953646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6d48a16691d295e945f4091f3953646">&#9670;&nbsp;</a></span>UART2_UART2_CTRL_REG_ISO7816_ERR_TX_TIME_IRQMASK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CTRL_REG_ISO7816_ERR_TX_TIME_IRQMASK_Msk&#160;&#160;&#160;(0x200UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_ERR_TX_TIME_IRQMASK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga6ca65c1d57d5c34e54b8a7abca43b617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ca65c1d57d5c34e54b8a7abca43b617">&#9670;&nbsp;</a></span>UART2_UART2_CTRL_REG_ISO7816_ERR_TX_TIME_IRQMASK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CTRL_REG_ISO7816_ERR_TX_TIME_IRQMASK_Pos&#160;&#160;&#160;(9UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_ERR_TX_TIME_IRQMASK (Bit 9) <br  />
 </p>

</div>
</div>
<a id="ga6a8df00fc8d5da2f4196d7d09a660c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a8df00fc8d5da2f4196d7d09a660c05">&#9670;&nbsp;</a></span>UART2_UART2_CTRL_REG_ISO7816_ERR_TX_VALUE_IRQMASK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CTRL_REG_ISO7816_ERR_TX_VALUE_IRQMASK_Msk&#160;&#160;&#160;(0x400UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_ERR_TX_VALUE_IRQMASK (Bitfield-Mask: 0x01) </p>

</div>
</div>
<a id="gaae86a351fe1a30ef03af2a8cce0371e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae86a351fe1a30ef03af2a8cce0371e1">&#9670;&nbsp;</a></span>UART2_UART2_CTRL_REG_ISO7816_ERR_TX_VALUE_IRQMASK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CTRL_REG_ISO7816_ERR_TX_VALUE_IRQMASK_Pos&#160;&#160;&#160;(10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_ERR_TX_VALUE_IRQMASK (Bit 10) <br  />
 </p>

</div>
</div>
<a id="ga0820f9931567f57be9cba336793a24bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0820f9931567f57be9cba336793a24bf">&#9670;&nbsp;</a></span>UART2_UART2_CTRL_REG_ISO7816_TIM_EXPIRED_IRQMASK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CTRL_REG_ISO7816_TIM_EXPIRED_IRQMASK_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_TIM_EXPIRED_IRQMASK (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga63d6a3cccf217f83d5cf6956b9231822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63d6a3cccf217f83d5cf6956b9231822">&#9670;&nbsp;</a></span>UART2_UART2_CTRL_REG_ISO7816_TIM_EXPIRED_IRQMASK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_CTRL_REG_ISO7816_TIM_EXPIRED_IRQMASK_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_TIM_EXPIRED_IRQMASK (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gaf2a8ff8f0baee0d23c7630a6734c6f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2a8ff8f0baee0d23c7630a6734c6f93">&#9670;&nbsp;</a></span>UART2_UART2_DLF_REG_UART_DLF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_DLF_REG_UART_DLF_Msk&#160;&#160;&#160;(0xfUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DLF (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga755b24af1dc912572b6035858894d50c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga755b24af1dc912572b6035858894d50c">&#9670;&nbsp;</a></span>UART2_UART2_DLF_REG_UART_DLF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_DLF_REG_UART_DLF_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DLF (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga31d45a59b80793f493657ddcc8cee94d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31d45a59b80793f493657ddcc8cee94d">&#9670;&nbsp;</a></span>UART2_UART2_DMASA_REG_UART_DMASA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_DMASA_REG_UART_DMASA_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DMASA (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga33e7e918dd7cddfaddfc844e60b32819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33e7e918dd7cddfaddfc844e60b32819">&#9670;&nbsp;</a></span>UART2_UART2_DMASA_REG_UART_DMASA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_DMASA_REG_UART_DMASA_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DMASA (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga872afacd9ee3feb313e09453f9592789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga872afacd9ee3feb313e09453f9592789">&#9670;&nbsp;</a></span>UART2_UART2_ERR_CTRL_REG_ISO7816_ERR_PULSE_OFFSET_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_ERR_CTRL_REG_ISO7816_ERR_PULSE_OFFSET_Msk&#160;&#160;&#160;(0xfUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_ERR_PULSE_OFFSET (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga7e0668ed2e3ac5d5dc6ae5372da63a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e0668ed2e3ac5d5dc6ae5372da63a01">&#9670;&nbsp;</a></span>UART2_UART2_ERR_CTRL_REG_ISO7816_ERR_PULSE_OFFSET_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_ERR_CTRL_REG_ISO7816_ERR_PULSE_OFFSET_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_ERR_PULSE_OFFSET (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac77e0fda738d5ab72f7f61bb923c141a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac77e0fda738d5ab72f7f61bb923c141a">&#9670;&nbsp;</a></span>UART2_UART2_ERR_CTRL_REG_ISO7816_ERR_PULSE_WIDTH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_ERR_CTRL_REG_ISO7816_ERR_PULSE_WIDTH_Msk&#160;&#160;&#160;(0x1f0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_ERR_PULSE_WIDTH (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga3fdf98da7c696e28f38ffc7f27e521ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fdf98da7c696e28f38ffc7f27e521ae">&#9670;&nbsp;</a></span>UART2_UART2_ERR_CTRL_REG_ISO7816_ERR_PULSE_WIDTH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_ERR_CTRL_REG_ISO7816_ERR_PULSE_WIDTH_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_ERR_PULSE_WIDTH (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gab793818350cfd10189be42e9eb0c246c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab793818350cfd10189be42e9eb0c246c">&#9670;&nbsp;</a></span>UART2_UART2_HTX_REG_UART_HALT_TX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_HTX_REG_UART_HALT_TX_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_HALT_TX (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga00e00873d57a38949236e37f665b5251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00e00873d57a38949236e37f665b5251">&#9670;&nbsp;</a></span>UART2_UART2_HTX_REG_UART_HALT_TX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_HTX_REG_UART_HALT_TX_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_HALT_TX (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gad80790bfb9bf5a1bd9122cd23581e11d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad80790bfb9bf5a1bd9122cd23581e11d">&#9670;&nbsp;</a></span>UART2_UART2_IER_DLH_REG_DLH6_5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IER_DLH_REG_DLH6_5_Msk&#160;&#160;&#160;(0x60UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DLH6_5 (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga77efceffa844411d70d0fa6be861a769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77efceffa844411d70d0fa6be861a769">&#9670;&nbsp;</a></span>UART2_UART2_IER_DLH_REG_DLH6_5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IER_DLH_REG_DLH6_5_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DLH6_5 (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga55e56a912ba651b24ef5c9451d273a39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55e56a912ba651b24ef5c9451d273a39">&#9670;&nbsp;</a></span>UART2_UART2_IER_DLH_REG_EDSSI_DLH3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IER_DLH_REG_EDSSI_DLH3_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDSSI_DLH3 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga2d78960ce81e04377046c2850fd785de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d78960ce81e04377046c2850fd785de">&#9670;&nbsp;</a></span>UART2_UART2_IER_DLH_REG_EDSSI_DLH3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IER_DLH_REG_EDSSI_DLH3_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDSSI_DLH3 (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga56b8de9281207b58c8ebad0a23e39619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56b8de9281207b58c8ebad0a23e39619">&#9670;&nbsp;</a></span>UART2_UART2_IER_DLH_REG_ELCOLR_DLH4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IER_DLH_REG_ELCOLR_DLH4_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ELCOLR_DLH4 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9c2ac2b6f454259ad076da342b8c9426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c2ac2b6f454259ad076da342b8c9426">&#9670;&nbsp;</a></span>UART2_UART2_IER_DLH_REG_ELCOLR_DLH4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IER_DLH_REG_ELCOLR_DLH4_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ELCOLR_DLH4 (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gadd970c2ff38d6235e3e5ffd174be5bd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd970c2ff38d6235e3e5ffd174be5bd8">&#9670;&nbsp;</a></span>UART2_UART2_IER_DLH_REG_ELSI_DLH2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IER_DLH_REG_ELSI_DLH2_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ELSI_DLH2 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga337d87d6ed2a5529d3b46cc7174c3fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga337d87d6ed2a5529d3b46cc7174c3fbb">&#9670;&nbsp;</a></span>UART2_UART2_IER_DLH_REG_ELSI_DLH2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IER_DLH_REG_ELSI_DLH2_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ELSI_DLH2 (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga5bb3d75d5e176abf960520a4338814d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bb3d75d5e176abf960520a4338814d6">&#9670;&nbsp;</a></span>UART2_UART2_IER_DLH_REG_ERBFI_DLH0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IER_DLH_REG_ERBFI_DLH0_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERBFI_DLH0 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad4bcd21f3782fd763979f4650008a20f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4bcd21f3782fd763979f4650008a20f">&#9670;&nbsp;</a></span>UART2_UART2_IER_DLH_REG_ERBFI_DLH0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IER_DLH_REG_ERBFI_DLH0_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERBFI_DLH0 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga908d5a47b96ef44d25ffef0dffbcc65d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga908d5a47b96ef44d25ffef0dffbcc65d">&#9670;&nbsp;</a></span>UART2_UART2_IER_DLH_REG_ETBEI_DLH1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IER_DLH_REG_ETBEI_DLH1_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ETBEI_DLH1 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9a5ecfe81fb014ee1938dc4676c66f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a5ecfe81fb014ee1938dc4676c66f8a">&#9670;&nbsp;</a></span>UART2_UART2_IER_DLH_REG_ETBEI_DLH1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IER_DLH_REG_ETBEI_DLH1_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ETBEI_DLH1 (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga3a09f94d2720b6eead44bd73e1a664be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a09f94d2720b6eead44bd73e1a664be">&#9670;&nbsp;</a></span>UART2_UART2_IER_DLH_REG_PTIME_DLH7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IER_DLH_REG_PTIME_DLH7_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTIME_DLH7 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3fe110c8c87d5082e9ba7023a2837d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fe110c8c87d5082e9ba7023a2837d6e">&#9670;&nbsp;</a></span>UART2_UART2_IER_DLH_REG_PTIME_DLH7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IER_DLH_REG_PTIME_DLH7_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTIME_DLH7 (Bit 7) <br  />
 </p>

</div>
</div>
<a id="gae8e792320cf7fd764f437b7888140bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8e792320cf7fd764f437b7888140bbc">&#9670;&nbsp;</a></span>UART2_UART2_IIR_FCR_REG_IIR_FCR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IIR_FCR_REG_IIR_FCR_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IIR_FCR (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gaf6b64f25970f7132e94d3ab3d73f0973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6b64f25970f7132e94d3ab3d73f0973">&#9670;&nbsp;</a></span>UART2_UART2_IIR_FCR_REG_IIR_FCR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IIR_FCR_REG_IIR_FCR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IIR_FCR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga7d727085f2c8f002062c64bfdc3daafe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d727085f2c8f002062c64bfdc3daafe">&#9670;&nbsp;</a></span>UART2_UART2_IRQ_STATUS_REG_ISO7816_ERR_TX_TIME_IRQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IRQ_STATUS_REG_ISO7816_ERR_TX_TIME_IRQ_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_ERR_TX_TIME_IRQ (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7f478e293bef6af3019b5852ea0766ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f478e293bef6af3019b5852ea0766ee">&#9670;&nbsp;</a></span>UART2_UART2_IRQ_STATUS_REG_ISO7816_ERR_TX_TIME_IRQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IRQ_STATUS_REG_ISO7816_ERR_TX_TIME_IRQ_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_ERR_TX_TIME_IRQ (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gad2bc7e1ce418ab5ac1102ca5203ae23d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2bc7e1ce418ab5ac1102ca5203ae23d">&#9670;&nbsp;</a></span>UART2_UART2_IRQ_STATUS_REG_ISO7816_ERR_TX_VALUE_IRQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IRQ_STATUS_REG_ISO7816_ERR_TX_VALUE_IRQ_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_ERR_TX_VALUE_IRQ (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga51cce19914dd56a29c9d4918cb9f89b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51cce19914dd56a29c9d4918cb9f89b6">&#9670;&nbsp;</a></span>UART2_UART2_IRQ_STATUS_REG_ISO7816_ERR_TX_VALUE_IRQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IRQ_STATUS_REG_ISO7816_ERR_TX_VALUE_IRQ_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_ERR_TX_VALUE_IRQ (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga1f51b33ad28dfb9e01805157c2e916a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f51b33ad28dfb9e01805157c2e916a4">&#9670;&nbsp;</a></span>UART2_UART2_IRQ_STATUS_REG_ISO7816_TIM_EXPIRED_IRQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IRQ_STATUS_REG_ISO7816_TIM_EXPIRED_IRQ_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_TIM_EXPIRED_IRQ (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9e6d392245f331d997a8b4e5c3fcd38a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e6d392245f331d997a8b4e5c3fcd38a">&#9670;&nbsp;</a></span>UART2_UART2_IRQ_STATUS_REG_ISO7816_TIM_EXPIRED_IRQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_IRQ_STATUS_REG_ISO7816_TIM_EXPIRED_IRQ_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_TIM_EXPIRED_IRQ (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gafb4360a3f588bc7ecdda20d08036270a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb4360a3f588bc7ecdda20d08036270a">&#9670;&nbsp;</a></span>UART2_UART2_LCR_EXT_UART_ADDR_MATCH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_EXT_UART_ADDR_MATCH_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_ADDR_MATCH (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf209f3e6609870c9871e38b640e5a2e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf209f3e6609870c9871e38b640e5a2e3">&#9670;&nbsp;</a></span>UART2_UART2_LCR_EXT_UART_ADDR_MATCH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_EXT_UART_ADDR_MATCH_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_ADDR_MATCH (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga7090216fce8c80012ac12c5200e6b4b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7090216fce8c80012ac12c5200e6b4b8">&#9670;&nbsp;</a></span>UART2_UART2_LCR_EXT_UART_DLS_E_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_EXT_UART_DLS_E_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DLS_E (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gacc53f6013a40f11011450867f87ec121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc53f6013a40f11011450867f87ec121">&#9670;&nbsp;</a></span>UART2_UART2_LCR_EXT_UART_DLS_E_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_EXT_UART_DLS_E_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DLS_E (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga576cebc0e1672decec99820559cf471f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga576cebc0e1672decec99820559cf471f">&#9670;&nbsp;</a></span>UART2_UART2_LCR_EXT_UART_SEND_ADDR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_EXT_UART_SEND_ADDR_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SEND_ADDR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0fecf91d83c3e8e9741ddbe8a075368b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fecf91d83c3e8e9741ddbe8a075368b">&#9670;&nbsp;</a></span>UART2_UART2_LCR_EXT_UART_SEND_ADDR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_EXT_UART_SEND_ADDR_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SEND_ADDR (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gadae28d9b79b1f4c8c53ac93022d7e175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadae28d9b79b1f4c8c53ac93022d7e175">&#9670;&nbsp;</a></span>UART2_UART2_LCR_EXT_UART_TRANSMIT_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_EXT_UART_TRANSMIT_MODE_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_TRANSMIT_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga4dc6cc6a4042dee97533e026d470ba92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dc6cc6a4042dee97533e026d470ba92">&#9670;&nbsp;</a></span>UART2_UART2_LCR_EXT_UART_TRANSMIT_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_EXT_UART_TRANSMIT_MODE_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_TRANSMIT_MODE (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gac9697b03ba0c986d39dfabc1cc6d8c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9697b03ba0c986d39dfabc1cc6d8c14">&#9670;&nbsp;</a></span>UART2_UART2_LCR_REG_UART_BC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_REG_UART_BC_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_BC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa372f27fd47f649f27cb6d0bb5b08d7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa372f27fd47f649f27cb6d0bb5b08d7f">&#9670;&nbsp;</a></span>UART2_UART2_LCR_REG_UART_BC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_REG_UART_BC_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_BC (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga705ac48bd472b66c9bba4e1eaddc6354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga705ac48bd472b66c9bba4e1eaddc6354">&#9670;&nbsp;</a></span>UART2_UART2_LCR_REG_UART_DLAB_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_REG_UART_DLAB_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DLAB (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1dd4901d360c9190b8986bb76d3678e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dd4901d360c9190b8986bb76d3678e2">&#9670;&nbsp;</a></span>UART2_UART2_LCR_REG_UART_DLAB_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_REG_UART_DLAB_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DLAB (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga5dc8d0d1179f2ff9c93fa1e570702a7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dc8d0d1179f2ff9c93fa1e570702a7a">&#9670;&nbsp;</a></span>UART2_UART2_LCR_REG_UART_DLS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_REG_UART_DLS_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DLS (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga41e6570404db5b6b47cd604d32d7238e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41e6570404db5b6b47cd604d32d7238e">&#9670;&nbsp;</a></span>UART2_UART2_LCR_REG_UART_DLS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_REG_UART_DLS_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DLS (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga3c4a32dd665351720cf3d4348b5847cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c4a32dd665351720cf3d4348b5847cc">&#9670;&nbsp;</a></span>UART2_UART2_LCR_REG_UART_EPS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_REG_UART_EPS_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_EPS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga86b24615f259c37016506710e8de7b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86b24615f259c37016506710e8de7b1d">&#9670;&nbsp;</a></span>UART2_UART2_LCR_REG_UART_EPS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_REG_UART_EPS_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_EPS (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gabcc42d636e63a51cc3264bed702ccab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcc42d636e63a51cc3264bed702ccab3">&#9670;&nbsp;</a></span>UART2_UART2_LCR_REG_UART_PEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_REG_UART_PEN_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_PEN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5fe957715917f635c047a38a8a97079d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fe957715917f635c047a38a8a97079d">&#9670;&nbsp;</a></span>UART2_UART2_LCR_REG_UART_PEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_REG_UART_PEN_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_PEN (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga1da84f617b9d8e0de11898dd38aa2572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1da84f617b9d8e0de11898dd38aa2572">&#9670;&nbsp;</a></span>UART2_UART2_LCR_REG_UART_SP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_REG_UART_SP_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga48c1b00c4fca45236eead00509022652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48c1b00c4fca45236eead00509022652">&#9670;&nbsp;</a></span>UART2_UART2_LCR_REG_UART_SP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_REG_UART_SP_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SP (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga2ffb9d24ed0ac0f1eca1ef01afd9ea57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ffb9d24ed0ac0f1eca1ef01afd9ea57">&#9670;&nbsp;</a></span>UART2_UART2_LCR_REG_UART_STOP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_REG_UART_STOP_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_STOP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga02a67053dccf97e3ab0828e779a6240f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02a67053dccf97e3ab0828e779a6240f">&#9670;&nbsp;</a></span>UART2_UART2_LCR_REG_UART_STOP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LCR_REG_UART_STOP_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_STOP (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga1e48c8eac61a951d58067a4841abcf47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e48c8eac61a951d58067a4841abcf47">&#9670;&nbsp;</a></span>UART2_UART2_LSR_REG_UART_ADDR_RCVD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LSR_REG_UART_ADDR_RCVD_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_ADDR_RCVD (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab40b8c210db4cf4cfcc2aca72f879450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab40b8c210db4cf4cfcc2aca72f879450">&#9670;&nbsp;</a></span>UART2_UART2_LSR_REG_UART_ADDR_RCVD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LSR_REG_UART_ADDR_RCVD_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_ADDR_RCVD (Bit 8) <br  />
 </p>

</div>
</div>
<a id="gac27027f1c9d0dd08732f6ffd0c32dace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac27027f1c9d0dd08732f6ffd0c32dace">&#9670;&nbsp;</a></span>UART2_UART2_LSR_REG_UART_BI_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LSR_REG_UART_BI_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_BI (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gafae7e295932eb0587eeb5a1bc6172bd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafae7e295932eb0587eeb5a1bc6172bd7">&#9670;&nbsp;</a></span>UART2_UART2_LSR_REG_UART_BI_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LSR_REG_UART_BI_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_BI (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gac33a080ced0013836500c613e82eddce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac33a080ced0013836500c613e82eddce">&#9670;&nbsp;</a></span>UART2_UART2_LSR_REG_UART_DR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LSR_REG_UART_DR_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaec65131e6a0cfa88a73d21d6f196be04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec65131e6a0cfa88a73d21d6f196be04">&#9670;&nbsp;</a></span>UART2_UART2_LSR_REG_UART_DR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LSR_REG_UART_DR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaad4595eed4e23267402feeb30c8de435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad4595eed4e23267402feeb30c8de435">&#9670;&nbsp;</a></span>UART2_UART2_LSR_REG_UART_FE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LSR_REG_UART_FE_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_FE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1c3d243ef0b765c80b90c12519378a3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c3d243ef0b765c80b90c12519378a3f">&#9670;&nbsp;</a></span>UART2_UART2_LSR_REG_UART_FE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LSR_REG_UART_FE_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_FE (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gaf72ff5fa11ea653d84a420775681cd5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf72ff5fa11ea653d84a420775681cd5d">&#9670;&nbsp;</a></span>UART2_UART2_LSR_REG_UART_OE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LSR_REG_UART_OE_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_OE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa86cdd58ab6263a3f863b09419524cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa86cdd58ab6263a3f863b09419524cdf">&#9670;&nbsp;</a></span>UART2_UART2_LSR_REG_UART_OE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LSR_REG_UART_OE_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_OE (Bit 1) <br  />
 </p>

</div>
</div>
<a id="gaa6f33626174bf51f04c79fefc5914f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6f33626174bf51f04c79fefc5914f86">&#9670;&nbsp;</a></span>UART2_UART2_LSR_REG_UART_PE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LSR_REG_UART_PE_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_PE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf393027bf9eaefefdd2d5c85d08b93de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf393027bf9eaefefdd2d5c85d08b93de">&#9670;&nbsp;</a></span>UART2_UART2_LSR_REG_UART_PE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LSR_REG_UART_PE_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_PE (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga6213426440d39b360a6c84aba7c0cbe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6213426440d39b360a6c84aba7c0cbe6">&#9670;&nbsp;</a></span>UART2_UART2_LSR_REG_UART_RFE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LSR_REG_UART_RFE_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RFE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9fb189f32ae3ffbe211daf4d5c7aef36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fb189f32ae3ffbe211daf4d5c7aef36">&#9670;&nbsp;</a></span>UART2_UART2_LSR_REG_UART_RFE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LSR_REG_UART_RFE_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RFE (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga4826d93a153537331c4b22ce15181f45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4826d93a153537331c4b22ce15181f45">&#9670;&nbsp;</a></span>UART2_UART2_LSR_REG_UART_TEMT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LSR_REG_UART_TEMT_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_TEMT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf0e514496892e01dbd08bb162d373d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0e514496892e01dbd08bb162d373d15">&#9670;&nbsp;</a></span>UART2_UART2_LSR_REG_UART_TEMT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LSR_REG_UART_TEMT_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_TEMT (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gad91d457057bf7d6dbb954903cda22a91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad91d457057bf7d6dbb954903cda22a91">&#9670;&nbsp;</a></span>UART2_UART2_LSR_REG_UART_THRE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LSR_REG_UART_THRE_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_THRE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga134c74ac056a394a999b82f29bb45454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga134c74ac056a394a999b82f29bb45454">&#9670;&nbsp;</a></span>UART2_UART2_LSR_REG_UART_THRE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_LSR_REG_UART_THRE_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_THRE (Bit 5) <br  />
 </p>

</div>
</div>
<a id="gab78b9ba3a379e786b96e90cc348993a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab78b9ba3a379e786b96e90cc348993a5">&#9670;&nbsp;</a></span>UART2_UART2_MCR_REG_UART_AFCE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_MCR_REG_UART_AFCE_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_AFCE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf7c0da3eeeca42bcce48106f889def0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7c0da3eeeca42bcce48106f889def0e">&#9670;&nbsp;</a></span>UART2_UART2_MCR_REG_UART_AFCE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_MCR_REG_UART_AFCE_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_AFCE (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga1ae13ed0801d9fc53367436a7cb4ad35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ae13ed0801d9fc53367436a7cb4ad35">&#9670;&nbsp;</a></span>UART2_UART2_MCR_REG_UART_LB_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_MCR_REG_UART_LB_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_LB (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad6ab4adf5fdfe0edd6def2beb2fe8679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6ab4adf5fdfe0edd6def2beb2fe8679">&#9670;&nbsp;</a></span>UART2_UART2_MCR_REG_UART_LB_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_MCR_REG_UART_LB_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_LB (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gada2f863f873d4bf56816d9749975cb89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada2f863f873d4bf56816d9749975cb89">&#9670;&nbsp;</a></span>UART2_UART2_MCR_REG_UART_RTS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_MCR_REG_UART_RTS_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RTS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad26d8447c3f349ea32fee1eadbb22dd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad26d8447c3f349ea32fee1eadbb22dd6">&#9670;&nbsp;</a></span>UART2_UART2_MCR_REG_UART_RTS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_MCR_REG_UART_RTS_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RTS (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga5acaa0698f68146f64677874c6720b57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5acaa0698f68146f64677874c6720b57">&#9670;&nbsp;</a></span>UART2_UART2_MSR_REG_UART_CTS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_MSR_REG_UART_CTS_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_CTS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab15e00d27ea8ad8e34be4aefa3a21391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab15e00d27ea8ad8e34be4aefa3a21391">&#9670;&nbsp;</a></span>UART2_UART2_MSR_REG_UART_CTS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_MSR_REG_UART_CTS_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_CTS (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga3dc6376460673fdc93d1f6e1829928fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dc6376460673fdc93d1f6e1829928fc">&#9670;&nbsp;</a></span>UART2_UART2_MSR_REG_UART_DCTS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_MSR_REG_UART_DCTS_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DCTS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1e14c3503d74bcf084feaaa92263d843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e14c3503d74bcf084feaaa92263d843">&#9670;&nbsp;</a></span>UART2_UART2_MSR_REG_UART_DCTS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_MSR_REG_UART_DCTS_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DCTS (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga312b4a8e0eed6638b5b8b792c531fb0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga312b4a8e0eed6638b5b8b792c531fb0d">&#9670;&nbsp;</a></span>UART2_UART2_RAR_REG_UART_RAR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_RAR_REG_UART_RAR_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RAR (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga7b5fdeb5680da2923a1bd73b6983e9b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b5fdeb5680da2923a1bd73b6983e9b9">&#9670;&nbsp;</a></span>UART2_UART2_RAR_REG_UART_RAR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_RAR_REG_UART_RAR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RAR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga64f707a12fc68e90d2d215b649f256cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64f707a12fc68e90d2d215b649f256cf">&#9670;&nbsp;</a></span>UART2_UART2_RBR_THR_DLL_REG_RBR_THR_9BIT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_RBR_THR_DLL_REG_RBR_THR_9BIT_Msk&#160;&#160;&#160;(0x100UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RBR_THR_9BIT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga457a3fb6839307549c9fed0c997f49b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga457a3fb6839307549c9fed0c997f49b3">&#9670;&nbsp;</a></span>UART2_UART2_RBR_THR_DLL_REG_RBR_THR_9BIT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_RBR_THR_DLL_REG_RBR_THR_9BIT_Pos&#160;&#160;&#160;(8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RBR_THR_9BIT (Bit 8) <br  />
 </p>

</div>
</div>
<a id="ga84602635f433473a812500d2fae848bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84602635f433473a812500d2fae848bf">&#9670;&nbsp;</a></span>UART2_UART2_RBR_THR_DLL_REG_RBR_THR_DLL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_RBR_THR_DLL_REG_RBR_THR_DLL_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RBR_THR_DLL (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga2fcd393c2ff91106558dc808b719f5ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fcd393c2ff91106558dc808b719f5ab">&#9670;&nbsp;</a></span>UART2_UART2_RBR_THR_DLL_REG_RBR_THR_DLL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_RBR_THR_DLL_REG_RBR_THR_DLL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RBR_THR_DLL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaebee9fe7dec8eb705d6e025ce1684239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebee9fe7dec8eb705d6e025ce1684239">&#9670;&nbsp;</a></span>UART2_UART2_RFL_REG_UART_RECEIVE_FIFO_LEVEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_RFL_REG_UART_RECEIVE_FIFO_LEVEL_Msk&#160;&#160;&#160;(0x1fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RECEIVE_FIFO_LEVEL (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga35d887c1a0931ca37ef2a534a4424f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35d887c1a0931ca37ef2a534a4424f4e">&#9670;&nbsp;</a></span>UART2_UART2_RFL_REG_UART_RECEIVE_FIFO_LEVEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_RFL_REG_UART_RECEIVE_FIFO_LEVEL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RECEIVE_FIFO_LEVEL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga9c2ae649a5ebcebc86c57a141ced0bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c2ae649a5ebcebc86c57a141ced0bfe">&#9670;&nbsp;</a></span>UART2_UART2_SBCR_REG_UART_SHADOW_BREAK_CONTROL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SBCR_REG_UART_SHADOW_BREAK_CONTROL_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_BREAK_CONTROL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1ee878018f997cbde12d04f69c826038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ee878018f997cbde12d04f69c826038">&#9670;&nbsp;</a></span>UART2_UART2_SBCR_REG_UART_SHADOW_BREAK_CONTROL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SBCR_REG_UART_SHADOW_BREAK_CONTROL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_BREAK_CONTROL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga98b76e6ea93de33fd1cd15f79088b748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98b76e6ea93de33fd1cd15f79088b748">&#9670;&nbsp;</a></span>UART2_UART2_SDMAM_REG_UART_SHADOW_DMA_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SDMAM_REG_UART_SHADOW_DMA_MODE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_DMA_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0837f58c8d6b1da4c3a7e2bf2652d45d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0837f58c8d6b1da4c3a7e2bf2652d45d">&#9670;&nbsp;</a></span>UART2_UART2_SDMAM_REG_UART_SHADOW_DMA_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SDMAM_REG_UART_SHADOW_DMA_MODE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_DMA_MODE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga920b15ecd4a4c5a217bb49db5d9bf81b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga920b15ecd4a4c5a217bb49db5d9bf81b">&#9670;&nbsp;</a></span>UART2_UART2_SFE_REG_UART_SHADOW_FIFO_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SFE_REG_UART_SHADOW_FIFO_ENABLE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_FIFO_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga97e8a3d901ac50b874d92ef00e0393c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97e8a3d901ac50b874d92ef00e0393c5">&#9670;&nbsp;</a></span>UART2_UART2_SFE_REG_UART_SHADOW_FIFO_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SFE_REG_UART_SHADOW_FIFO_ENABLE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_FIFO_ENABLE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gab47cb71b4f8f787686114c7a4e7c6fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab47cb71b4f8f787686114c7a4e7c6fc8">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR0_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR0_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga03f3f19e06bf328ff89055ecd85d633a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03f3f19e06bf328ff89055ecd85d633a">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR0_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR0_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga22db381fc4e18b6c4a8b8e46371f7655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22db381fc4e18b6c4a8b8e46371f7655">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR10_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR10_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga2647da32bd7561ee6480844edea63b07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2647da32bd7561ee6480844edea63b07">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR10_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR10_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaab9857c78376bb825d8efa2233ebe503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab9857c78376bb825d8efa2233ebe503">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR11_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR11_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga0cc151d3b695e9e6d34060254b425e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cc151d3b695e9e6d34060254b425e3d">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR11_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR11_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga04185364f6906d52e72589046902062f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04185364f6906d52e72589046902062f">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR12_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR12_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga60ddb8448e4850d63ad5e274f897bbf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60ddb8448e4850d63ad5e274f897bbf8">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR12_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR12_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga04a952ba22a3b555153b7c54cea1d292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04a952ba22a3b555153b7c54cea1d292">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR13_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR13_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gaaad09fc60cac9d2cca41b093750bee3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaad09fc60cac9d2cca41b093750bee3c">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR13_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR13_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga1e997836e1f8763a8800f0cd7c375a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e997836e1f8763a8800f0cd7c375a75">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR14_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR14_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gac5f88de66c1089d1f475b9fa6c624ed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5f88de66c1089d1f475b9fa6c624ed0">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR14_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR14_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga59efa2a9a93991245b8688cf882d3114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59efa2a9a93991245b8688cf882d3114">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR15_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR15_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gad4d5544a5224f6e6300d1f7668113f45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4d5544a5224f6e6300d1f7668113f45">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR15_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR15_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa16a5b8ac2b8f157456cf6dd919d2714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa16a5b8ac2b8f157456cf6dd919d2714">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR1_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR1_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga0c5f54d810fc2b814fdceb9b44cafebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c5f54d810fc2b814fdceb9b44cafebb">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR1_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR1_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga8814471d15e1a8b736bcdff6b5d424f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8814471d15e1a8b736bcdff6b5d424f9">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR2_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR2_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gab5bf03ad278716b8426e08c38fb811be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5bf03ad278716b8426e08c38fb811be">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR2_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR2_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gafbd0abd8a411fcf3f46bc450008f0b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbd0abd8a411fcf3f46bc450008f0b1d">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR3_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR3_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga686f502191cbb522bcec6bfa5b9e67a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga686f502191cbb522bcec6bfa5b9e67a4">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR3_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR3_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga8b5d9529ae7754f4424b3ad01bb7e71e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b5d9529ae7754f4424b3ad01bb7e71e">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR4_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR4_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gab3080ebaa9452500e233843dcf438e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3080ebaa9452500e233843dcf438e22">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR4_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR4_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gafddd7aa8f3c5e1cecf8d76f29fdeafc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafddd7aa8f3c5e1cecf8d76f29fdeafc1">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR5_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR5_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga67729a91ddb9dd680849f04dd92be385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67729a91ddb9dd680849f04dd92be385">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR5_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR5_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaceaa4d3b67c033d69003fd6aa7d4eb71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceaa4d3b67c033d69003fd6aa7d4eb71">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR6_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR6_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gadd045e6396435d69863155b7caf5f77e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd045e6396435d69863155b7caf5f77e">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR6_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR6_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga95fe913015fcb5eaccb810ff10ddad60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95fe913015fcb5eaccb810ff10ddad60">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR7_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR7_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gace550f71761a7e418f863414b1283aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace550f71761a7e418f863414b1283aa3">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR7_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR7_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga9209552d17100ba5d8e2440aadc66aa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9209552d17100ba5d8e2440aadc66aa1">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR8_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR8_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga29152113300d6deb8c042b9fb12d776c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29152113300d6deb8c042b9fb12d776c">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR8_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR8_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa4ccdb37b6207ff5cf79f8005e7cb63a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4ccdb37b6207ff5cf79f8005e7cb63a">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR9_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR9_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gaae20ff40cb807c2004007737b0c82bd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae20ff40cb807c2004007737b0c82bd1">&#9670;&nbsp;</a></span>UART2_UART2_SRBR_STHR9_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRBR_STHR9_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga2142f5d1e54184dc5f5d3271f7b53e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2142f5d1e54184dc5f5d3271f7b53e04">&#9670;&nbsp;</a></span>UART2_UART2_SRR_REG_UART_RFR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRR_REG_UART_RFR_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RFR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac169ecf385146a522a41d8f2578cf4cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac169ecf385146a522a41d8f2578cf4cd">&#9670;&nbsp;</a></span>UART2_UART2_SRR_REG_UART_RFR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRR_REG_UART_RFR_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RFR (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga0d6a1bd4797c2fc008d3cb4fb399b667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d6a1bd4797c2fc008d3cb4fb399b667">&#9670;&nbsp;</a></span>UART2_UART2_SRR_REG_UART_UR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRR_REG_UART_UR_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_UR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaf6f45a87a1500c6eeb61c40fc699249b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6f45a87a1500c6eeb61c40fc699249b">&#9670;&nbsp;</a></span>UART2_UART2_SRR_REG_UART_UR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRR_REG_UART_UR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_UR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaaf9b66c58e93729d1bbdb51503d3b3d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf9b66c58e93729d1bbdb51503d3b3d9">&#9670;&nbsp;</a></span>UART2_UART2_SRR_REG_UART_XFR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRR_REG_UART_XFR_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_XFR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9fe57ac606f50acdeae974458e5fe905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fe57ac606f50acdeae974458e5fe905">&#9670;&nbsp;</a></span>UART2_UART2_SRR_REG_UART_XFR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRR_REG_UART_XFR_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_XFR (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga1f291882e90b9cdfea034e915c9f9ff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f291882e90b9cdfea034e915c9f9ff4">&#9670;&nbsp;</a></span>UART2_UART2_SRT_REG_UART_SHADOW_RCVR_TRIGGER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRT_REG_UART_SHADOW_RCVR_TRIGGER_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_RCVR_TRIGGER (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaceb01fd85c9a9541e3ef6d436a37bf2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceb01fd85c9a9541e3ef6d436a37bf2c">&#9670;&nbsp;</a></span>UART2_UART2_SRT_REG_UART_SHADOW_RCVR_TRIGGER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRT_REG_UART_SHADOW_RCVR_TRIGGER_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_RCVR_TRIGGER (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga49cb1ebda9280f9a68a34cc33f33fd60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49cb1ebda9280f9a68a34cc33f33fd60">&#9670;&nbsp;</a></span>UART2_UART2_SRTS_REG_UART_SHADOW_REQUEST_TO_SEND_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRTS_REG_UART_SHADOW_REQUEST_TO_SEND_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_REQUEST_TO_SEND (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga661bc8b2555c3a3b90742c4dfb4a4b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga661bc8b2555c3a3b90742c4dfb4a4b63">&#9670;&nbsp;</a></span>UART2_UART2_SRTS_REG_UART_SHADOW_REQUEST_TO_SEND_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_SRTS_REG_UART_SHADOW_REQUEST_TO_SEND_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_REQUEST_TO_SEND (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf969c4fc87efeb3775aa518d0be2a8c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf969c4fc87efeb3775aa518d0be2a8c3">&#9670;&nbsp;</a></span>UART2_UART2_STET_REG_UART_SHADOW_TX_EMPTY_TRIGGER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_STET_REG_UART_SHADOW_TX_EMPTY_TRIGGER_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_TX_EMPTY_TRIGGER (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga8ab7e2200281d908c7711bab6304c61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ab7e2200281d908c7711bab6304c61d">&#9670;&nbsp;</a></span>UART2_UART2_STET_REG_UART_SHADOW_TX_EMPTY_TRIGGER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_STET_REG_UART_SHADOW_TX_EMPTY_TRIGGER_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_TX_EMPTY_TRIGGER (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga3e17b8f7c9c6b2b84bf42b20c0be0291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e17b8f7c9c6b2b84bf42b20c0be0291">&#9670;&nbsp;</a></span>UART2_UART2_TAR_REG_UART_TAR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_TAR_REG_UART_TAR_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_TAR (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gad45288640300636fd0b61aef5e6e3de9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad45288640300636fd0b61aef5e6e3de9">&#9670;&nbsp;</a></span>UART2_UART2_TAR_REG_UART_TAR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_TAR_REG_UART_TAR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_TAR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga6bdc922a0e1bdaa9c9319feea3a8dbed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bdc922a0e1bdaa9c9319feea3a8dbed">&#9670;&nbsp;</a></span>UART2_UART2_TFL_REG_UART_TRANSMIT_FIFO_LEVEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_TFL_REG_UART_TRANSMIT_FIFO_LEVEL_Msk&#160;&#160;&#160;(0x1fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_TRANSMIT_FIFO_LEVEL (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="gae34af6a68ab9d28bc664e61f01b7cef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae34af6a68ab9d28bc664e61f01b7cef4">&#9670;&nbsp;</a></span>UART2_UART2_TFL_REG_UART_TRANSMIT_FIFO_LEVEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_TFL_REG_UART_TRANSMIT_FIFO_LEVEL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_TRANSMIT_FIFO_LEVEL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gae6d23e70f21dd601d5d80cc99fb3a7f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6d23e70f21dd601d5d80cc99fb3a7f1">&#9670;&nbsp;</a></span>UART2_UART2_TIMER_REG_ISO7816_TIM_EN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_TIMER_REG_ISO7816_TIM_EN_Msk&#160;&#160;&#160;(0x10000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_TIM_EN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3b92ac0a1edc877f56b8f56977182efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b92ac0a1edc877f56b8f56977182efa">&#9670;&nbsp;</a></span>UART2_UART2_TIMER_REG_ISO7816_TIM_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_TIMER_REG_ISO7816_TIM_EN_Pos&#160;&#160;&#160;(16UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_TIM_EN (Bit 16) <br  />
 </p>

</div>
</div>
<a id="gadb96b0819724465f11232073512dd2c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb96b0819724465f11232073512dd2c6">&#9670;&nbsp;</a></span>UART2_UART2_TIMER_REG_ISO7816_TIM_MAX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_TIMER_REG_ISO7816_TIM_MAX_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_TIM_MAX (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gabd1ca16729e806757559250fe9dae80a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd1ca16729e806757559250fe9dae80a">&#9670;&nbsp;</a></span>UART2_UART2_TIMER_REG_ISO7816_TIM_MAX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_TIMER_REG_ISO7816_TIM_MAX_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_TIM_MAX (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac66fe2c2e7a047c045e04b467a73d980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac66fe2c2e7a047c045e04b467a73d980">&#9670;&nbsp;</a></span>UART2_UART2_TIMER_REG_ISO7816_TIM_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_TIMER_REG_ISO7816_TIM_MODE_Msk&#160;&#160;&#160;(0x20000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_TIM_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga23b186eb5ee6d4b68ffd2542da529859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23b186eb5ee6d4b68ffd2542da529859">&#9670;&nbsp;</a></span>UART2_UART2_TIMER_REG_ISO7816_TIM_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_TIMER_REG_ISO7816_TIM_MODE_Pos&#160;&#160;&#160;(17UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ISO7816_TIM_MODE (Bit 17) <br  />
 </p>

</div>
</div>
<a id="ga44576db7a9d8c8bd724cc2f6733d05de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44576db7a9d8c8bd724cc2f6733d05de">&#9670;&nbsp;</a></span>UART2_UART2_UCV_REG_UART_UCV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_UCV_REG_UART_UCV_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_UCV (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga16fe1a63d109bf10f345041791e6318f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16fe1a63d109bf10f345041791e6318f">&#9670;&nbsp;</a></span>UART2_UART2_UCV_REG_UART_UCV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_UCV_REG_UART_UCV_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_UCV (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gad46686f10bd00f5bcbde0bc8a30d9c9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad46686f10bd00f5bcbde0bc8a30d9c9a">&#9670;&nbsp;</a></span>UART2_UART2_USR_REG_UART_BUSY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_USR_REG_UART_BUSY_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_BUSY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gade75b87a884e2304b758c418e3875436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade75b87a884e2304b758c418e3875436">&#9670;&nbsp;</a></span>UART2_UART2_USR_REG_UART_BUSY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_USR_REG_UART_BUSY_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_BUSY (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf647b2790947b0223410c16c4fd7ab88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf647b2790947b0223410c16c4fd7ab88">&#9670;&nbsp;</a></span>UART2_UART2_USR_REG_UART_RFF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_USR_REG_UART_RFF_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RFF (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0e576a1199a5ca13a01dd43bd7ba34f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e576a1199a5ca13a01dd43bd7ba34f9">&#9670;&nbsp;</a></span>UART2_UART2_USR_REG_UART_RFF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_USR_REG_UART_RFF_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RFF (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga9be8612ad54b9cb52cc50fa2a9aa9822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9be8612ad54b9cb52cc50fa2a9aa9822">&#9670;&nbsp;</a></span>UART2_UART2_USR_REG_UART_RFNE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_USR_REG_UART_RFNE_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RFNE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga9985324cef901fae2f15eb3d7ced9854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9985324cef901fae2f15eb3d7ced9854">&#9670;&nbsp;</a></span>UART2_UART2_USR_REG_UART_RFNE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_USR_REG_UART_RFNE_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RFNE (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gaffd7cdcb13b7c116d4421c8fd3b42664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffd7cdcb13b7c116d4421c8fd3b42664">&#9670;&nbsp;</a></span>UART2_UART2_USR_REG_UART_TFE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_USR_REG_UART_TFE_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_TFE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga200ef7622085803c96f6988226e474f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga200ef7622085803c96f6988226e474f3">&#9670;&nbsp;</a></span>UART2_UART2_USR_REG_UART_TFE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_USR_REG_UART_TFE_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_TFE (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gab814fb685d3b73ac09dde29f32e210d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab814fb685d3b73ac09dde29f32e210d6">&#9670;&nbsp;</a></span>UART2_UART2_USR_REG_UART_TFNF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_USR_REG_UART_TFNF_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_TFNF (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gada92a45d822769fd29339b1f3a314497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada92a45d822769fd29339b1f3a314497">&#9670;&nbsp;</a></span>UART2_UART2_USR_REG_UART_TFNF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_UART2_USR_REG_UART_TFNF_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_TFNF (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga0a5149403f656105eca978c2c17550b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a5149403f656105eca978c2c17550b1">&#9670;&nbsp;</a></span>UART_UART_CTR_REG_UART_CTR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_CTR_REG_UART_CTR_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_CTR (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="ga9705bfc09d8bbfaf0b69372dd994b7f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9705bfc09d8bbfaf0b69372dd994b7f8">&#9670;&nbsp;</a></span>UART_UART_CTR_REG_UART_CTR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_CTR_REG_UART_CTR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_CTR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga4495809f4b518c468e0ed6985580ba2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4495809f4b518c468e0ed6985580ba2a">&#9670;&nbsp;</a></span>UART_UART_DLF_REG_UART_DLF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_DLF_REG_UART_DLF_Msk&#160;&#160;&#160;(0xfUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DLF (Bitfield-Mask: 0x0f) <br  />
 </p>

</div>
</div>
<a id="ga8e8ce0f5d8a2a8f4bc5168b22c422366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e8ce0f5d8a2a8f4bc5168b22c422366">&#9670;&nbsp;</a></span>UART_UART_DLF_REG_UART_DLF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_DLF_REG_UART_DLF_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DLF (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gabc65953a14444bfcc489ba6413ce3c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc65953a14444bfcc489ba6413ce3c63">&#9670;&nbsp;</a></span>UART_UART_DMASA_REG_UART_DMASA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_DMASA_REG_UART_DMASA_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DMASA (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaff7d18c3cee34d09548cf0b0e41d20d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff7d18c3cee34d09548cf0b0e41d20d0">&#9670;&nbsp;</a></span>UART_UART_DMASA_REG_UART_DMASA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_DMASA_REG_UART_DMASA_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DMASA (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf49f6954b99e5d5be883aedb2812448e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf49f6954b99e5d5be883aedb2812448e">&#9670;&nbsp;</a></span>UART_UART_HTX_REG_UART_HALT_TX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_HTX_REG_UART_HALT_TX_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_HALT_TX (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gafd470fdff80e63988cb36f58ddaa63da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd470fdff80e63988cb36f58ddaa63da">&#9670;&nbsp;</a></span>UART_UART_HTX_REG_UART_HALT_TX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_HTX_REG_UART_HALT_TX_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_HALT_TX (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaaa7c8615cd94094611ff49811f26241d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa7c8615cd94094611ff49811f26241d">&#9670;&nbsp;</a></span>UART_UART_IER_DLH_REG_DLH6_5_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_IER_DLH_REG_DLH6_5_Msk&#160;&#160;&#160;(0x60UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DLH6_5 (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gac585f857fcc8c04538b5eab1a5d544ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac585f857fcc8c04538b5eab1a5d544ca">&#9670;&nbsp;</a></span>UART_UART_IER_DLH_REG_DLH6_5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_IER_DLH_REG_DLH6_5_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DLH6_5 (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga09a4ea019e78c78578678738fa3158e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09a4ea019e78c78578678738fa3158e8">&#9670;&nbsp;</a></span>UART_UART_IER_DLH_REG_EDSSI_DLH3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_IER_DLH_REG_EDSSI_DLH3_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDSSI_DLH3 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7978f2e887b9f71fe0646a4a7ad3b3e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7978f2e887b9f71fe0646a4a7ad3b3e3">&#9670;&nbsp;</a></span>UART_UART_IER_DLH_REG_EDSSI_DLH3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_IER_DLH_REG_EDSSI_DLH3_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EDSSI_DLH3 (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga87ee2fdf4d9fc17345b8d612d9465d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87ee2fdf4d9fc17345b8d612d9465d47">&#9670;&nbsp;</a></span>UART_UART_IER_DLH_REG_ELCOLR_DLH4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_IER_DLH_REG_ELCOLR_DLH4_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ELCOLR_DLH4 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga70071301d50ffa4a5c47af178b469b7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70071301d50ffa4a5c47af178b469b7d">&#9670;&nbsp;</a></span>UART_UART_IER_DLH_REG_ELCOLR_DLH4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_IER_DLH_REG_ELCOLR_DLH4_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ELCOLR_DLH4 (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gab6893fbf87889ffbb558a0670972475c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6893fbf87889ffbb558a0670972475c">&#9670;&nbsp;</a></span>UART_UART_IER_DLH_REG_ELSI_DLH2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_IER_DLH_REG_ELSI_DLH2_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ELSI_DLH2 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5ee5d4ce70528cad11744ba9138f5408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ee5d4ce70528cad11744ba9138f5408">&#9670;&nbsp;</a></span>UART_UART_IER_DLH_REG_ELSI_DLH2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_IER_DLH_REG_ELSI_DLH2_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ELSI_DLH2 (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga3fa584223a7cad9a94903fabd7b24c9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fa584223a7cad9a94903fabd7b24c9c">&#9670;&nbsp;</a></span>UART_UART_IER_DLH_REG_ERBFI_DLH0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_IER_DLH_REG_ERBFI_DLH0_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERBFI_DLH0 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga88d6913a1628974c386e34af26e22bb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88d6913a1628974c386e34af26e22bb8">&#9670;&nbsp;</a></span>UART_UART_IER_DLH_REG_ERBFI_DLH0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_IER_DLH_REG_ERBFI_DLH0_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ERBFI_DLH0 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga53f05c6d3450726c334a1c16bb6ba3c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53f05c6d3450726c334a1c16bb6ba3c0">&#9670;&nbsp;</a></span>UART_UART_IER_DLH_REG_ETBEI_DLH1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_IER_DLH_REG_ETBEI_DLH1_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ETBEI_DLH1 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gabeffa1e64d60e6790b16eaa8bef0d9e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeffa1e64d60e6790b16eaa8bef0d9e6">&#9670;&nbsp;</a></span>UART_UART_IER_DLH_REG_ETBEI_DLH1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_IER_DLH_REG_ETBEI_DLH1_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ETBEI_DLH1 (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga648ae7e667c43ba535f01cd459bc3e93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga648ae7e667c43ba535f01cd459bc3e93">&#9670;&nbsp;</a></span>UART_UART_IER_DLH_REG_PTIME_DLH7_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_IER_DLH_REG_PTIME_DLH7_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTIME_DLH7 (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga58b4cea57169560205c84a6dfd27b93a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58b4cea57169560205c84a6dfd27b93a">&#9670;&nbsp;</a></span>UART_UART_IER_DLH_REG_PTIME_DLH7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_IER_DLH_REG_PTIME_DLH7_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PTIME_DLH7 (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga89e0a190d7b689704e8c7bba61a3c0f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89e0a190d7b689704e8c7bba61a3c0f2">&#9670;&nbsp;</a></span>UART_UART_IIR_FCR_REG_IIR_FCR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_IIR_FCR_REG_IIR_FCR_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IIR_FCR (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga358689a4b767b32087a122b7f8ac2e0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga358689a4b767b32087a122b7f8ac2e0c">&#9670;&nbsp;</a></span>UART_UART_IIR_FCR_REG_IIR_FCR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_IIR_FCR_REG_IIR_FCR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IIR_FCR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga91b9f61ea56d27a1ff4312e663e0e5a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91b9f61ea56d27a1ff4312e663e0e5a6">&#9670;&nbsp;</a></span>UART_UART_LCR_REG_UART_BC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LCR_REG_UART_BC_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_BC (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gabbd6624c09410a47ede237db4f0f5390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbd6624c09410a47ede237db4f0f5390">&#9670;&nbsp;</a></span>UART_UART_LCR_REG_UART_BC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LCR_REG_UART_BC_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_BC (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga32b6efdeb3312edf37e8b7794a06534d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32b6efdeb3312edf37e8b7794a06534d">&#9670;&nbsp;</a></span>UART_UART_LCR_REG_UART_DLAB_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LCR_REG_UART_DLAB_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DLAB (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gad2d519d5ff1747682a49be112388f5a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2d519d5ff1747682a49be112388f5a6">&#9670;&nbsp;</a></span>UART_UART_LCR_REG_UART_DLAB_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LCR_REG_UART_DLAB_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DLAB (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga14655154d2f61836c15279ce56a24cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14655154d2f61836c15279ce56a24cd0">&#9670;&nbsp;</a></span>UART_UART_LCR_REG_UART_DLS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LCR_REG_UART_DLS_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DLS (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="gaa88cd78d4ac3fb3b17e168c79ba87f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa88cd78d4ac3fb3b17e168c79ba87f8f">&#9670;&nbsp;</a></span>UART_UART_LCR_REG_UART_DLS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LCR_REG_UART_DLS_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DLS (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga59c57b738c3db4442a91555e089a93bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59c57b738c3db4442a91555e089a93bd">&#9670;&nbsp;</a></span>UART_UART_LCR_REG_UART_EPS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LCR_REG_UART_EPS_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_EPS (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaaa91597989adf9c8fa879237a1adbc61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa91597989adf9c8fa879237a1adbc61">&#9670;&nbsp;</a></span>UART_UART_LCR_REG_UART_EPS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LCR_REG_UART_EPS_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_EPS (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gab6d870a264042b081e6d4e91495f1be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6d870a264042b081e6d4e91495f1be7">&#9670;&nbsp;</a></span>UART_UART_LCR_REG_UART_PEN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LCR_REG_UART_PEN_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_PEN (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga099d7b3d1510c2aeba2c9e1f0d91c9aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga099d7b3d1510c2aeba2c9e1f0d91c9aa">&#9670;&nbsp;</a></span>UART_UART_LCR_REG_UART_PEN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LCR_REG_UART_PEN_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_PEN (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga91bb0a57079a27ca1abb15522bbdb8b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91bb0a57079a27ca1abb15522bbdb8b4">&#9670;&nbsp;</a></span>UART_UART_LCR_REG_UART_STOP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LCR_REG_UART_STOP_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_STOP (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga72938fb71970fab9aa5666dfb8eda842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72938fb71970fab9aa5666dfb8eda842">&#9670;&nbsp;</a></span>UART_UART_LCR_REG_UART_STOP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LCR_REG_UART_STOP_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_STOP (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga7a857efaa52f9314e5bb7c6c6f26f09a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a857efaa52f9314e5bb7c6c6f26f09a">&#9670;&nbsp;</a></span>UART_UART_LSR_REG_UART_BI_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LSR_REG_UART_BI_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_BI (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gaa0733043f3414b7e8a4c3505d5daed13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0733043f3414b7e8a4c3505d5daed13">&#9670;&nbsp;</a></span>UART_UART_LSR_REG_UART_BI_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LSR_REG_UART_BI_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_BI (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga6321c4541d74aaa954d7d7f549f0d15a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6321c4541d74aaa954d7d7f549f0d15a">&#9670;&nbsp;</a></span>UART_UART_LSR_REG_UART_DR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LSR_REG_UART_DR_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga719cad0fccb7ea71b38fa9bda1f171c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga719cad0fccb7ea71b38fa9bda1f171c2">&#9670;&nbsp;</a></span>UART_UART_LSR_REG_UART_DR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LSR_REG_UART_DR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_DR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga4f44c11ba66f32ed8ee1f36ceb117d49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f44c11ba66f32ed8ee1f36ceb117d49">&#9670;&nbsp;</a></span>UART_UART_LSR_REG_UART_FE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LSR_REG_UART_FE_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_FE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga32384e784226c446805301b195219ff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32384e784226c446805301b195219ff9">&#9670;&nbsp;</a></span>UART_UART_LSR_REG_UART_FE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LSR_REG_UART_FE_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_FE (Bit 3) <br  />
 </p>

</div>
</div>
<a id="ga06a32f281e6f690590a0f51009be4c72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06a32f281e6f690590a0f51009be4c72">&#9670;&nbsp;</a></span>UART_UART_LSR_REG_UART_OE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LSR_REG_UART_OE_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_OE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gab27c41e27177b67a6d4a9ee8a970f150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab27c41e27177b67a6d4a9ee8a970f150">&#9670;&nbsp;</a></span>UART_UART_LSR_REG_UART_OE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LSR_REG_UART_OE_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_OE (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga1aebfdec9a30c9dff588b91a155a3a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1aebfdec9a30c9dff588b91a155a3a9e">&#9670;&nbsp;</a></span>UART_UART_LSR_REG_UART_PE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LSR_REG_UART_PE_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_PE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gacb68dc8bf2d891daf4bafa41b4f77b5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb68dc8bf2d891daf4bafa41b4f77b5a">&#9670;&nbsp;</a></span>UART_UART_LSR_REG_UART_PE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LSR_REG_UART_PE_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_PE (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga7fe921c01a944f4780ae6137951aef27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fe921c01a944f4780ae6137951aef27">&#9670;&nbsp;</a></span>UART_UART_LSR_REG_UART_RFE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LSR_REG_UART_RFE_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RFE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga61f778678f6d8c5f5e3af99f54148254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61f778678f6d8c5f5e3af99f54148254">&#9670;&nbsp;</a></span>UART_UART_LSR_REG_UART_RFE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LSR_REG_UART_RFE_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RFE (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga1e0aa3ff9a2384f3ffc462f38884aa3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e0aa3ff9a2384f3ffc462f38884aa3e">&#9670;&nbsp;</a></span>UART_UART_LSR_REG_UART_TEMT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LSR_REG_UART_TEMT_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_TEMT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gae91dab6a503b2022de84ed562e891bab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae91dab6a503b2022de84ed562e891bab">&#9670;&nbsp;</a></span>UART_UART_LSR_REG_UART_TEMT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LSR_REG_UART_TEMT_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_TEMT (Bit 6) <br  />
 </p>

</div>
</div>
<a id="gae97af65a26bf3f22660c0030bbbcf4c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae97af65a26bf3f22660c0030bbbcf4c2">&#9670;&nbsp;</a></span>UART_UART_LSR_REG_UART_THRE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LSR_REG_UART_THRE_Msk&#160;&#160;&#160;(0x20UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_THRE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gac0781269d1a470b3ed6550dcb0e1f6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0781269d1a470b3ed6550dcb0e1f6d6">&#9670;&nbsp;</a></span>UART_UART_LSR_REG_UART_THRE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_LSR_REG_UART_THRE_Pos&#160;&#160;&#160;(5UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_THRE (Bit 5) <br  />
 </p>

</div>
</div>
<a id="ga3ad5bec00b5bf35b1bb45cd725a27e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ad5bec00b5bf35b1bb45cd725a27e96">&#9670;&nbsp;</a></span>UART_UART_MCR_REG_UART_LB_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_MCR_REG_UART_LB_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_LB (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0fd1b745e83399a0e1e145bc894d4cd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fd1b745e83399a0e1e145bc894d4cd3">&#9670;&nbsp;</a></span>UART_UART_MCR_REG_UART_LB_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_MCR_REG_UART_LB_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_LB (Bit 4) <br  />
 </p>

</div>
</div>
<a id="gaa7253ea1b56b6406da0c39890f2271ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7253ea1b56b6406da0c39890f2271ec">&#9670;&nbsp;</a></span>UART_UART_RBR_THR_DLL_REG_RBR_THR_DLL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_RBR_THR_DLL_REG_RBR_THR_DLL_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RBR_THR_DLL (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gad3333b2f3b9046d064027ff27a11027d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3333b2f3b9046d064027ff27a11027d">&#9670;&nbsp;</a></span>UART_UART_RBR_THR_DLL_REG_RBR_THR_DLL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_RBR_THR_DLL_REG_RBR_THR_DLL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RBR_THR_DLL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa181222d32a2f602b8096051bffe233d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa181222d32a2f602b8096051bffe233d">&#9670;&nbsp;</a></span>UART_UART_RFL_REG_UART_RECEIVE_FIFO_LEVEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_RFL_REG_UART_RECEIVE_FIFO_LEVEL_Msk&#160;&#160;&#160;(0x1fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RECEIVE_FIFO_LEVEL (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga3eda6eac70a9ead967e2628015f07129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eda6eac70a9ead967e2628015f07129">&#9670;&nbsp;</a></span>UART_UART_RFL_REG_UART_RECEIVE_FIFO_LEVEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_RFL_REG_UART_RECEIVE_FIFO_LEVEL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RECEIVE_FIFO_LEVEL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaf0b917b9cc06446c1ece0524e5aa734b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0b917b9cc06446c1ece0524e5aa734b">&#9670;&nbsp;</a></span>UART_UART_SBCR_REG_UART_SHADOW_BREAK_CONTROL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SBCR_REG_UART_SHADOW_BREAK_CONTROL_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_BREAK_CONTROL (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga284f346748a68206e8c52c936b4f6d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga284f346748a68206e8c52c936b4f6d1c">&#9670;&nbsp;</a></span>UART_UART_SBCR_REG_UART_SHADOW_BREAK_CONTROL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SBCR_REG_UART_SHADOW_BREAK_CONTROL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_BREAK_CONTROL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gafe40ab64f8cc7239e6f244d84a78eaad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe40ab64f8cc7239e6f244d84a78eaad">&#9670;&nbsp;</a></span>UART_UART_SCR_REG_UART_SCRATCH_PAD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SCR_REG_UART_SCRATCH_PAD_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SCRATCH_PAD (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga02bc934fab665972b6734f35e6ff91a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02bc934fab665972b6734f35e6ff91a0">&#9670;&nbsp;</a></span>UART_UART_SCR_REG_UART_SCRATCH_PAD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SCR_REG_UART_SCRATCH_PAD_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SCRATCH_PAD (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga6a2b22e4f6dc00668da7e210c84e5e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a2b22e4f6dc00668da7e210c84e5e2c">&#9670;&nbsp;</a></span>UART_UART_SDMAM_REG_UART_SHADOW_DMA_MODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SDMAM_REG_UART_SHADOW_DMA_MODE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_DMA_MODE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8f0dc460462827d519dc3407f8d52d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f0dc460462827d519dc3407f8d52d33">&#9670;&nbsp;</a></span>UART_UART_SDMAM_REG_UART_SHADOW_DMA_MODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SDMAM_REG_UART_SHADOW_DMA_MODE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_DMA_MODE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gafac5aaf87c30d67677a473cbc2b79b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafac5aaf87c30d67677a473cbc2b79b94">&#9670;&nbsp;</a></span>UART_UART_SFE_REG_UART_SHADOW_FIFO_ENABLE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SFE_REG_UART_SHADOW_FIFO_ENABLE_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_FIFO_ENABLE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8b30607c9d711fbea8afcd03fc790b88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b30607c9d711fbea8afcd03fc790b88">&#9670;&nbsp;</a></span>UART_UART_SFE_REG_UART_SHADOW_FIFO_ENABLE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SFE_REG_UART_SHADOW_FIFO_ENABLE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_FIFO_ENABLE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa403ea2175f8c759c9a179562fcd4d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa403ea2175f8c759c9a179562fcd4d93">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR0_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR0_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gae9d5b78e1db472b5da4d29b5a98c20c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9d5b78e1db472b5da4d29b5a98c20c0">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR0_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR0_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga326738c5492dbfdf372aabbb16c2c5d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga326738c5492dbfdf372aabbb16c2c5d8">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR10_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR10_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gac33dae50db368a74759acbb4713a6aa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac33dae50db368a74759acbb4713a6aa1">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR10_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR10_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga3dc0934d4c1c7aa0a6cd517361b5ccf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dc0934d4c1c7aa0a6cd517361b5ccf7">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR11_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR11_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gae0af8b929338b60a7a2ac8de26006f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0af8b929338b60a7a2ac8de26006f75">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR11_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR11_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gac81564fbfe1f2f5dee364ea731826686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac81564fbfe1f2f5dee364ea731826686">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR12_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR12_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gaca149f5fe4582aee0fc1cc92c7d51026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca149f5fe4582aee0fc1cc92c7d51026">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR12_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR12_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga58862a1439152d8107df5bf3b4f99a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58862a1439152d8107df5bf3b4f99a99">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR13_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR13_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga6d69f9efe1e36ef353568999e59b6275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d69f9efe1e36ef353568999e59b6275">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR13_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR13_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gadecfbaa59b6e293643e9307606fb8a49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadecfbaa59b6e293643e9307606fb8a49">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR14_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR14_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga6c90eeae10af6af46f08a955e61d0c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c90eeae10af6af46f08a955e61d0c21">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR14_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR14_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga1ede15ecc4cb660c283f14f9b172960c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ede15ecc4cb660c283f14f9b172960c">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR15_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR15_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga02f1ac12d48228c00f3993dd6de863d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02f1ac12d48228c00f3993dd6de863d3">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR15_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR15_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaca4b778f93af3c4a450720dd490eb903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca4b778f93af3c4a450720dd490eb903">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR1_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR1_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga7d308f2e8e9b7e0934d132f19fb09eb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d308f2e8e9b7e0934d132f19fb09eb4">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR1_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR1_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaa7f3457465df28824c58dd791ef286c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7f3457465df28824c58dd791ef286c4">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR2_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR2_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gadb8109fa13c6ccefc90e60e9df69e17c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb8109fa13c6ccefc90e60e9df69e17c">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR2_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR2_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga9cc09d048418c740538f9fc99dd296d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cc09d048418c740538f9fc99dd296d0">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR3_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR3_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga72979585bb7d705912f5f67d3ae12ace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72979585bb7d705912f5f67d3ae12ace">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR3_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR3_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga4d3fb120a31172cf05a3d1788676132c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d3fb120a31172cf05a3d1788676132c">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR4_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR4_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gaf71871abc689d49cbec91ad8e674b53b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf71871abc689d49cbec91ad8e674b53b">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR4_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR4_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaea10881c7cee1223f8835b43d7f3d10c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea10881c7cee1223f8835b43d7f3d10c">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR5_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR5_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga4a49a53ba975cc4da1cae40d004084c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a49a53ba975cc4da1cae40d004084c9">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR5_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR5_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga83921e3d639dab6c2e09deb490391d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83921e3d639dab6c2e09deb490391d42">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR6_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR6_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gaecb57d5488231dc110037f4a63841085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecb57d5488231dc110037f4a63841085">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR6_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR6_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga033f391a20385e7d7bfd42e6ff508677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga033f391a20385e7d7bfd42e6ff508677">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR7_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR7_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga35317cce43bd3973afe7a1c3df80ecfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35317cce43bd3973afe7a1c3df80ecfc">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR7_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR7_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga3b1c5e2fb07ac8191e8cd73d03e39aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b1c5e2fb07ac8191e8cd73d03e39aa4">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR8_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR8_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="ga7f59a9ce31b6d8b72e73761f2b0223d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f59a9ce31b6d8b72e73761f2b0223d0">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR8_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR8_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gae5ce901d532694e26d06ef65f5730722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ce901d532694e26d06ef65f5730722">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR9_REG_SRBR_STHRx_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR9_REG_SRBR_STHRx_Msk&#160;&#160;&#160;(0xffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bitfield-Mask: 0xff) <br  />
 </p>

</div>
</div>
<a id="gafa111d177d5878e440bba3f7a2d79579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa111d177d5878e440bba3f7a2d79579">&#9670;&nbsp;</a></span>UART_UART_SRBR_STHR9_REG_SRBR_STHRx_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRBR_STHR9_REG_SRBR_STHRx_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRBR_STHRx (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gada5056b9b82c363d2b79221fd1c13f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada5056b9b82c363d2b79221fd1c13f6c">&#9670;&nbsp;</a></span>UART_UART_SRR_REG_UART_RFR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRR_REG_UART_RFR_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RFR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga0e2f3a8e31e7d20f732e035210b59dd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e2f3a8e31e7d20f732e035210b59dd6">&#9670;&nbsp;</a></span>UART_UART_SRR_REG_UART_RFR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRR_REG_UART_RFR_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RFR (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga14411ce1640d21748524f5617d2f0ad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14411ce1640d21748524f5617d2f0ad4">&#9670;&nbsp;</a></span>UART_UART_SRR_REG_UART_UR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRR_REG_UART_UR_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_UR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga91c44a74dfc42691bde1a329dfb422a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91c44a74dfc42691bde1a329dfb422a4">&#9670;&nbsp;</a></span>UART_UART_SRR_REG_UART_UR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRR_REG_UART_UR_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_UR (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gafe8700099fece75fddf51a7fba695f6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe8700099fece75fddf51a7fba695f6b">&#9670;&nbsp;</a></span>UART_UART_SRR_REG_UART_XFR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRR_REG_UART_XFR_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_XFR (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga7d01d823300d898c565e8d04e19cd345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d01d823300d898c565e8d04e19cd345">&#9670;&nbsp;</a></span>UART_UART_SRR_REG_UART_XFR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRR_REG_UART_XFR_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_XFR (Bit 2) <br  />
 </p>

</div>
</div>
<a id="ga063a6fa8445e34aa678d05238701279c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga063a6fa8445e34aa678d05238701279c">&#9670;&nbsp;</a></span>UART_UART_SRT_REG_UART_SHADOW_RCVR_TRIGGER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRT_REG_UART_SHADOW_RCVR_TRIGGER_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_RCVR_TRIGGER (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga9b87fd218165265532f88d00ed1baf98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b87fd218165265532f88d00ed1baf98">&#9670;&nbsp;</a></span>UART_UART_SRT_REG_UART_SHADOW_RCVR_TRIGGER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_SRT_REG_UART_SHADOW_RCVR_TRIGGER_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_RCVR_TRIGGER (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga284512bba70815a0ba964a07639b99c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga284512bba70815a0ba964a07639b99c5">&#9670;&nbsp;</a></span>UART_UART_STET_REG_UART_SHADOW_TX_EMPTY_TRIGGER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_STET_REG_UART_SHADOW_TX_EMPTY_TRIGGER_Msk&#160;&#160;&#160;(0x3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_TX_EMPTY_TRIGGER (Bitfield-Mask: 0x03) <br  />
 </p>

</div>
</div>
<a id="ga9be4d2757f3b99f0244c822cdf6bc9c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9be4d2757f3b99f0244c822cdf6bc9c7">&#9670;&nbsp;</a></span>UART_UART_STET_REG_UART_SHADOW_TX_EMPTY_TRIGGER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_STET_REG_UART_SHADOW_TX_EMPTY_TRIGGER_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_SHADOW_TX_EMPTY_TRIGGER (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga5eb12a522d258f53e14543f38edd4321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eb12a522d258f53e14543f38edd4321">&#9670;&nbsp;</a></span>UART_UART_TFL_REG_UART_TRANSMIT_FIFO_LEVEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_TFL_REG_UART_TRANSMIT_FIFO_LEVEL_Msk&#160;&#160;&#160;(0x1fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_TRANSMIT_FIFO_LEVEL (Bitfield-Mask: 0x1f) <br  />
 </p>

</div>
</div>
<a id="ga2064ecce67488e044123e5d83a29cd62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2064ecce67488e044123e5d83a29cd62">&#9670;&nbsp;</a></span>UART_UART_TFL_REG_UART_TRANSMIT_FIFO_LEVEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_TFL_REG_UART_TRANSMIT_FIFO_LEVEL_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_TRANSMIT_FIFO_LEVEL (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga106be663d6128117010c8fdb7c6c96b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga106be663d6128117010c8fdb7c6c96b8">&#9670;&nbsp;</a></span>UART_UART_UCV_REG_UART_UCV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_UCV_REG_UART_UCV_Msk&#160;&#160;&#160;(0xffffffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_UCV (Bitfield-Mask: 0xffffffff) <br  />
 </p>

</div>
</div>
<a id="gaa1db4908de026292be5db604e0eaa7d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1db4908de026292be5db604e0eaa7d0">&#9670;&nbsp;</a></span>UART_UART_UCV_REG_UART_UCV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_UCV_REG_UART_UCV_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_UCV (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga34222bc6ab8e41194663d25d07060b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34222bc6ab8e41194663d25d07060b78">&#9670;&nbsp;</a></span>UART_UART_USR_REG_UART_BUSY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_USR_REG_UART_BUSY_Msk&#160;&#160;&#160;(0x1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_BUSY (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="gafefde09e07b805b1515255adca70fa32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafefde09e07b805b1515255adca70fa32">&#9670;&nbsp;</a></span>UART_UART_USR_REG_UART_BUSY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_USR_REG_UART_BUSY_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_BUSY (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga475892638fd3faf17f012680f2e03c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga475892638fd3faf17f012680f2e03c4d">&#9670;&nbsp;</a></span>UART_UART_USR_REG_UART_RFF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_USR_REG_UART_RFF_Msk&#160;&#160;&#160;(0x10UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RFF (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga5db314fcd3bd4ccc60d774b7b9d86c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5db314fcd3bd4ccc60d774b7b9d86c6a">&#9670;&nbsp;</a></span>UART_UART_USR_REG_UART_RFF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_USR_REG_UART_RFF_Pos&#160;&#160;&#160;(4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RFF (Bit 4) <br  />
 </p>

</div>
</div>
<a id="ga561a7e5860f5aa7186a7c6274a4bdab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga561a7e5860f5aa7186a7c6274a4bdab4">&#9670;&nbsp;</a></span>UART_UART_USR_REG_UART_RFNE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_USR_REG_UART_RFNE_Msk&#160;&#160;&#160;(0x8UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RFNE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga3566c821d6a1f5a8a193e55a3c50b1cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3566c821d6a1f5a8a193e55a3c50b1cc">&#9670;&nbsp;</a></span>UART_UART_USR_REG_UART_RFNE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_USR_REG_UART_RFNE_Pos&#160;&#160;&#160;(3UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_RFNE (Bit 3) <br  />
 </p>

</div>
</div>
<a id="gaeaa2dd302a6f47af1f63bfcf8c7808dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaa2dd302a6f47af1f63bfcf8c7808dd">&#9670;&nbsp;</a></span>UART_UART_USR_REG_UART_TFE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_USR_REG_UART_TFE_Msk&#160;&#160;&#160;(0x4UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_TFE (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga1408371ae07cff911ff8536e863ddc90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1408371ae07cff911ff8536e863ddc90">&#9670;&nbsp;</a></span>UART_UART_USR_REG_UART_TFE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_USR_REG_UART_TFE_Pos&#160;&#160;&#160;(2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_TFE (Bit 2) <br  />
 </p>

</div>
</div>
<a id="gaeb811fccb7290fc71446695b53333991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb811fccb7290fc71446695b53333991">&#9670;&nbsp;</a></span>UART_UART_USR_REG_UART_TFNF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_USR_REG_UART_TFNF_Msk&#160;&#160;&#160;(0x2UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_TFNF (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga8dd293d0335e87346699d8a3fb2b226c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dd293d0335e87346699d8a3fb2b226c">&#9670;&nbsp;</a></span>UART_UART_USR_REG_UART_TFNF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_UART_USR_REG_UART_TFNF_Pos&#160;&#160;&#160;(1UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART_TFNF (Bit 1) <br  />
 </p>

</div>
</div>
<a id="ga91a47775099c6b65b4da0ce45d9505e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91a47775099c6b65b4da0ce45d9505e4">&#9670;&nbsp;</a></span>WAKEUP_WKUP_CLEAR_P0_REG_WKUP_CLEAR_P0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_CLEAR_P0_REG_WKUP_CLEAR_P0_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_CLEAR_P0 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gafced850fe7235a40b04373490c19e81b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafced850fe7235a40b04373490c19e81b">&#9670;&nbsp;</a></span>WAKEUP_WKUP_CLEAR_P0_REG_WKUP_CLEAR_P0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_CLEAR_P0_REG_WKUP_CLEAR_P0_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_CLEAR_P0 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gafd7f00b917d3475ea75292e29bb37729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd7f00b917d3475ea75292e29bb37729">&#9670;&nbsp;</a></span>WAKEUP_WKUP_CLEAR_P1_REG_WKUP_CLEAR_P1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_CLEAR_P1_REG_WKUP_CLEAR_P1_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_CLEAR_P1 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga18771880ab20511d1dc40702c85a921c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18771880ab20511d1dc40702c85a921c">&#9670;&nbsp;</a></span>WAKEUP_WKUP_CLEAR_P1_REG_WKUP_CLEAR_P1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_CLEAR_P1_REG_WKUP_CLEAR_P1_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_CLEAR_P1 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaca194e9017602e53facb3df675f08bf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca194e9017602e53facb3df675f08bf0">&#9670;&nbsp;</a></span>WAKEUP_WKUP_CTRL_REG_WKUP_DEB_VALUE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_CTRL_REG_WKUP_DEB_VALUE_Msk&#160;&#160;&#160;(0x3fUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_DEB_VALUE (Bitfield-Mask: 0x3f) <br  />
 </p>

</div>
</div>
<a id="gaafe6d384a4f51193e9ab5a6c51f3369f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafe6d384a4f51193e9ab5a6c51f3369f">&#9670;&nbsp;</a></span>WAKEUP_WKUP_CTRL_REG_WKUP_DEB_VALUE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_CTRL_REG_WKUP_DEB_VALUE_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_DEB_VALUE (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga0fe3e36707671e8894393ee806c99a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fe3e36707671e8894393ee806c99a61">&#9670;&nbsp;</a></span>WAKEUP_WKUP_CTRL_REG_WKUP_ENABLE_IRQ_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_CTRL_REG_WKUP_ENABLE_IRQ_Msk&#160;&#160;&#160;(0x80UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_ENABLE_IRQ (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga300076911d19375c4dec747454d2f457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga300076911d19375c4dec747454d2f457">&#9670;&nbsp;</a></span>WAKEUP_WKUP_CTRL_REG_WKUP_ENABLE_IRQ_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_CTRL_REG_WKUP_ENABLE_IRQ_Pos&#160;&#160;&#160;(7UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_ENABLE_IRQ (Bit 7) <br  />
 </p>

</div>
</div>
<a id="ga587840af7d585e373d9383214ea08af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga587840af7d585e373d9383214ea08af9">&#9670;&nbsp;</a></span>WAKEUP_WKUP_CTRL_REG_WKUP_SFT_KEYHIT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_CTRL_REG_WKUP_SFT_KEYHIT_Msk&#160;&#160;&#160;(0x40UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_SFT_KEYHIT (Bitfield-Mask: 0x01) <br  />
 </p>

</div>
</div>
<a id="ga303ba5641d7f2588b87585489c9b80bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga303ba5641d7f2588b87585489c9b80bd">&#9670;&nbsp;</a></span>WAKEUP_WKUP_CTRL_REG_WKUP_SFT_KEYHIT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_CTRL_REG_WKUP_SFT_KEYHIT_Pos&#160;&#160;&#160;(6UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_SFT_KEYHIT (Bit 6) <br  />
 </p>

</div>
</div>
<a id="ga95f9206076f3cbcaab5d02d44adf8aa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95f9206076f3cbcaab5d02d44adf8aa1">&#9670;&nbsp;</a></span>WAKEUP_WKUP_POL_P0_REG_WKUP_POL_P0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_POL_P0_REG_WKUP_POL_P0_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_POL_P0 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga540e89ec8fa22f6b7012a14354df133a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga540e89ec8fa22f6b7012a14354df133a">&#9670;&nbsp;</a></span>WAKEUP_WKUP_POL_P0_REG_WKUP_POL_P0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_POL_P0_REG_WKUP_POL_P0_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_POL_P0 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga35af97e22df3ad5a45ffcfc4c37d2366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35af97e22df3ad5a45ffcfc4c37d2366">&#9670;&nbsp;</a></span>WAKEUP_WKUP_POL_P1_REG_WKUP_POL_P1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_POL_P1_REG_WKUP_POL_P1_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_POL_P1 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gad8992687d529ab25b00e87b1abdbdda2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8992687d529ab25b00e87b1abdbdda2">&#9670;&nbsp;</a></span>WAKEUP_WKUP_POL_P1_REG_WKUP_POL_P1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_POL_P1_REG_WKUP_POL_P1_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_POL_P1 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gafa057f13fd5674f3ede156a64c7dd825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa057f13fd5674f3ede156a64c7dd825">&#9670;&nbsp;</a></span>WAKEUP_WKUP_RESET_IRQ_REG_WKUP_IRQ_RST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_RESET_IRQ_REG_WKUP_IRQ_RST_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_IRQ_RST (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gab41aef29543ab68e42cb436f2179d83f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab41aef29543ab68e42cb436f2179d83f">&#9670;&nbsp;</a></span>WAKEUP_WKUP_RESET_IRQ_REG_WKUP_IRQ_RST_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_RESET_IRQ_REG_WKUP_IRQ_RST_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_IRQ_RST (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga8b3e3bb43a3b26c5e490dc7614029c46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b3e3bb43a3b26c5e490dc7614029c46">&#9670;&nbsp;</a></span>WAKEUP_WKUP_SEL1_GPIO_P0_REG_WKUP_SEL1_GPIO_P0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_SEL1_GPIO_P0_REG_WKUP_SEL1_GPIO_P0_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_SEL1_GPIO_P0 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gaa76445fd2f1876c21e944a478f13f476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa76445fd2f1876c21e944a478f13f476">&#9670;&nbsp;</a></span>WAKEUP_WKUP_SEL1_GPIO_P0_REG_WKUP_SEL1_GPIO_P0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_SEL1_GPIO_P0_REG_WKUP_SEL1_GPIO_P0_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_SEL1_GPIO_P0 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga14807137c3f7659979610e7c84813761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14807137c3f7659979610e7c84813761">&#9670;&nbsp;</a></span>WAKEUP_WKUP_SEL1_GPIO_P1_REG_WKUP_SEL1_GPIO_P1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_SEL1_GPIO_P1_REG_WKUP_SEL1_GPIO_P1_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_SEL1_GPIO_P1 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gaa4a3c911291075a106358ed770eae717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4a3c911291075a106358ed770eae717">&#9670;&nbsp;</a></span>WAKEUP_WKUP_SEL1_GPIO_P1_REG_WKUP_SEL1_GPIO_P1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_SEL1_GPIO_P1_REG_WKUP_SEL1_GPIO_P1_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_SEL1_GPIO_P1 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga40c27c27cfe32d5ef78533c9993166c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40c27c27cfe32d5ef78533c9993166c4">&#9670;&nbsp;</a></span>WAKEUP_WKUP_SEL_GPIO_P0_REG_WKUP_SEL_GPIO_P0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_SEL_GPIO_P0_REG_WKUP_SEL_GPIO_P0_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_SEL_GPIO_P0 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gaa6b1b3426386a006aa347e6dc61fa338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6b1b3426386a006aa347e6dc61fa338">&#9670;&nbsp;</a></span>WAKEUP_WKUP_SEL_GPIO_P0_REG_WKUP_SEL_GPIO_P0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_SEL_GPIO_P0_REG_WKUP_SEL_GPIO_P0_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_SEL_GPIO_P0 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga7e0c17cfc8f156b3c71770005a7f9ee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e0c17cfc8f156b3c71770005a7f9ee9">&#9670;&nbsp;</a></span>WAKEUP_WKUP_SEL_GPIO_P1_REG_WKUP_SEL_GPIO_P1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_SEL_GPIO_P1_REG_WKUP_SEL_GPIO_P1_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_SEL_GPIO_P1 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gaadf50ee7ee0af7d92e4953526e718bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadf50ee7ee0af7d92e4953526e718bd9">&#9670;&nbsp;</a></span>WAKEUP_WKUP_SEL_GPIO_P1_REG_WKUP_SEL_GPIO_P1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_SEL_GPIO_P1_REG_WKUP_SEL_GPIO_P1_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_SEL_GPIO_P1 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga98763e77001ce891b28beea6099fad3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98763e77001ce891b28beea6099fad3f">&#9670;&nbsp;</a></span>WAKEUP_WKUP_SELECT_P0_REG_WKUP_SELECT_P0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_SELECT_P0_REG_WKUP_SELECT_P0_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_SELECT_P0 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="gaf0587c0c2a4e2fa49de0832fce830395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0587c0c2a4e2fa49de0832fce830395">&#9670;&nbsp;</a></span>WAKEUP_WKUP_SELECT_P0_REG_WKUP_SELECT_P0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_SELECT_P0_REG_WKUP_SELECT_P0_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_SELECT_P0 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga5c06cc44ae19e3c325f4fa394a1f8bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c06cc44ae19e3c325f4fa394a1f8bd9">&#9670;&nbsp;</a></span>WAKEUP_WKUP_SELECT_P1_REG_WKUP_SELECT_P1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_SELECT_P1_REG_WKUP_SELECT_P1_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_SELECT_P1 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga6cb4668a76c2b50c6a844a335d256b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cb4668a76c2b50c6a844a335d256b1d">&#9670;&nbsp;</a></span>WAKEUP_WKUP_SELECT_P1_REG_WKUP_SELECT_P1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_SELECT_P1_REG_WKUP_SELECT_P1_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_SELECT_P1 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="gaef3162228458d6fab6c49f5d6a78a465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef3162228458d6fab6c49f5d6a78a465">&#9670;&nbsp;</a></span>WAKEUP_WKUP_STATUS_P0_REG_WKUP_STAT_P0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_STATUS_P0_REG_WKUP_STAT_P0_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_STAT_P0 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga72cdf811ce9df400f376225bbff4140a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72cdf811ce9df400f376225bbff4140a">&#9670;&nbsp;</a></span>WAKEUP_WKUP_STATUS_P0_REG_WKUP_STAT_P0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_STATUS_P0_REG_WKUP_STAT_P0_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_STAT_P0 (Bit 0) <br  />
 </p>

</div>
</div>
<a id="ga628708aaeeba34abea065ee99c30800c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga628708aaeeba34abea065ee99c30800c">&#9670;&nbsp;</a></span>WAKEUP_WKUP_STATUS_P1_REG_WKUP_STAT_P1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_STATUS_P1_REG_WKUP_STAT_P1_Msk&#160;&#160;&#160;(0xffffUL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_STAT_P1 (Bitfield-Mask: 0xffff) <br  />
 </p>

</div>
</div>
<a id="ga3d6c5c9a559e21861b087aa2456b3b02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d6c5c9a559e21861b087aa2456b3b02">&#9670;&nbsp;</a></span>WAKEUP_WKUP_STATUS_P1_REG_WKUP_STAT_P1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAKEUP_WKUP_STATUS_P1_REG_WKUP_STAT_P1_Pos&#160;&#160;&#160;(0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>WKUP_STAT_P1 (Bit 0) <br  />
 </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Apr 1 2025 18:15:25 for SmartSnippets DA1459x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
