{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733681833478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733681833479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 01:17:12 2024 " "Processing started: Mon Dec 09 01:17:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733681833479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733681833479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Thesis_Project -c Thesis_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Thesis_Project -c Thesis_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733681833479 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733681833821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/xor_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/xor_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_comp " "Found entity 1: xor_comp" {  } { { "RISC_V/xor_comp.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/xor_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/xor_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/xor_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "RISC_V/xor_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/xor_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/wrapper_mod2.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/wrapper_mod2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_mod2 " "Found entity 1: wrapper_mod2" {  } { { "RISC_V/wrapper_mod2.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/wrapper_mod2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/wb_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/wb_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb_cycle " "Found entity 1: wb_cycle" {  } { { "RISC_V/wb_cycle.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/wb_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/sub_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/sub_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_comp " "Found entity 1: sub_comp" {  } { { "RISC_V/sub_comp.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/sub_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/store_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/store_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 store_inst " "Found entity 1: store_inst" {  } { { "RISC_V/store_inst.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/store_inst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/srl_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/srl_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srl_32bit " "Found entity 1: srl_32bit" {  } { { "RISC_V/srl_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/srl_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/sra_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/sra_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sra_32bit " "Found entity 1: sra_32bit" {  } { { "RISC_V/sra_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/sra_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/slt_sltu_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/slt_sltu_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slt_sltu_comp " "Found entity 1: slt_sltu_comp" {  } { { "RISC_V/slt_sltu_comp.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/slt_sltu_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/shift_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/shift_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_overflow " "Found entity 1: shift_overflow" {  } { { "RISC_V/shift_overflow.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/shift_overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/shift_left_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/shift_left_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_32bit " "Found entity 1: shift_left_32bit" {  } { { "RISC_V/shift_left_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/shift_left_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/shift_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/shift_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_comp " "Found entity 1: shift_comp" {  } { { "RISC_V/shift_comp.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/shift_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "RISC_V/regfile.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/pipeline_riscv_mod2.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/pipeline_riscv_mod2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_riscv_mod2 " "Found entity 1: pipeline_riscv_mod2" {  } { { "RISC_V/pipeline_riscv_mod2.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/or_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/or_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_comp " "Found entity 1: or_comp" {  } { { "RISC_V/or_comp.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/or_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/or_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/or_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "RISC_V/or_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/or_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mux10to1_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mux10to1_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux10to1_32bit " "Found entity 1: mux10to1_32bit" {  } { { "RISC_V/mux10to1_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/mux10to1_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mux3to1_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mux3to1_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1_32bit " "Found entity 1: mux3to1_32bit" {  } { { "RISC_V/mux3to1_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/mux3to1_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mux2to1_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mux2to1_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32bit " "Found entity 1: mux2to1_32bit" {  } { { "RISC_V/mux2to1_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/mux2to1_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mux2to1_5bitlow.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mux2to1_5bitlow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_5BITLOW " "Found entity 1: MUX2TO1_5BITLOW" {  } { { "RISC_V/MUX2TO1_5BITLOW.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/MUX2TO1_5BITLOW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mux2to1_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mux2to1_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_1BIT " "Found entity 1: MUX2TO1_1BIT" {  } { { "RISC_V/MUX2TO1_1BIT.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/MUX2TO1_1BIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mem_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mem_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_cycle " "Found entity 1: mem_cycle" {  } { { "RISC_V/mem_cycle.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/mem_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mag_comparator_4bit_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mag_comparator_4bit_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mag_comparator_4bit_slave " "Found entity 1: mag_comparator_4bit_slave" {  } { { "RISC_V/mag_comparator_4bit_slave.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/mag_comparator_4bit_slave.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mag_comparator_4bit_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mag_comparator_4bit_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mag_comparator_4bit_master " "Found entity 1: mag_comparator_4bit_master" {  } { { "RISC_V/mag_comparator_4bit_master.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/mag_comparator_4bit_master.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/load_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/load_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 load_inst " "Found entity 1: load_inst" {  } { { "RISC_V/load_inst.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/load_inst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/inverter_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/inverter_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inverter_32bit " "Found entity 1: inverter_32bit" {  } { { "RISC_V/inverter_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/inverter_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "RISC_V/imm_gen.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imm_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/fulladder_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/fulladder_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder_1bit " "Found entity 1: fulladder_1bit" {  } { { "RISC_V/fulladder_1bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/fulladder_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/forward_ctr_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/forward_ctr_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forward_ctr_unit " "Found entity 1: forward_ctr_unit" {  } { { "RISC_V/forward_ctr_unit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/forward_ctr_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/fetch_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/fetch_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_cycle " "Found entity 1: fetch_cycle" {  } { { "RISC_V/fetch_cycle.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/fetch_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/execute_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/execute_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute_cycle " "Found entity 1: execute_cycle" {  } { { "RISC_V/execute_cycle.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/execute_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833909 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dmem.sv(106) " "Verilog HDL information at dmem.sv(106): always construct contains both blocking and non-blocking assignments" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 106 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1733681833911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/decode_hex.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/decode_hex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hex " "Found entity 1: decode_hex" {  } { { "RISC_V/decode_hex.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/decode_hex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/decode_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/decode_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cycle " "Found entity 1: decode_cycle" {  } { { "RISC_V/decode_cycle.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/decode_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/d_ff_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/d_ff_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_32bit " "Found entity 1: D_FF_32bit" {  } { { "RISC_V/D_FF_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/D_FF_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "RISC_V/ctrl_unit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/ctrl_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/comparator_un.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/comparator_un.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_Un " "Found entity 1: Comparator_Un" {  } { { "RISC_V/Comparator_Un.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/Comparator_Un.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/comparator_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/comparator_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_S " "Found entity 1: Comparator_S" {  } { { "RISC_V/Comparator_S.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/Comparator_S.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/comparator_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/comparator_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_32bit " "Found entity 1: comparator_32bit" {  } { { "RISC_V/comparator_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/comparator_32bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/check_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/check_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_mux " "Found entity 1: check_mux" {  } { { "RISC_V/check_mux.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/check_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/branch_detect_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/branch_detect_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_detect_unit " "Found entity 1: branch_detect_unit" {  } { { "RISC_V/branch_detect_unit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/branch_detect_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/branch_comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/branch_comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_comparator " "Found entity 1: branch_comparator" {  } { { "RISC_V/branch_comparator.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/branch_comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/and_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/and_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_comp " "Found entity 1: and_comp" {  } { { "RISC_V/and_comp.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/and_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/and_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/and_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "RISC_V/and_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/and_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/alu_component.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/alu_component.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_component " "Found entity 1: alu_component" {  } { { "RISC_V/alu_component.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/alu_component.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/adder_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/adder_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "RISC_V/adder_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/adder_32bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/adder_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/adder_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_1bit " "Found entity 1: adder_1bit" {  } { { "RISC_V/adder_1bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/adder_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/add_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/add_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_comp " "Found entity 1: add_comp" {  } { { "RISC_V/add_comp.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/add_comp.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_start_bit_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_start_bit_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_start_bit_detect " "Found entity 1: uart_start_bit_detect" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm " "Found entity 1: tx_fsm" {  } { { "tx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tx_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmit_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file transmit_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transmit_FIFO " "Found entity 1: transmit_FIFO" {  } { { "transmit_FIFO.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/transmit_FIFO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transfer_validate.sv 1 1 " "Found 1 design units, including 1 entities, in source file transfer_validate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transfer_validate " "Found entity 1: transfer_validate" {  } { { "transfer_validate.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/transfer_validate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ver4.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_ver4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_ver4 " "Found entity 1: test_ver4" {  } { { "test_ver4.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/test_ver4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ver3.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_ver3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_ver3 " "Found entity 1: test_ver3" {  } { { "test_ver3.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/test_ver3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ver2.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_ver2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_ver2 " "Found entity 1: test_ver2" {  } { { "test_ver2.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/test_ver2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ahb_apb_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_ahb_apb_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_AHB_SLAVE " "Found entity 1: tb_AHB_SLAVE" {  } { { "tb_ahb_apb_bridge.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tb_ahb_apb_bridge.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_wr.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_register_wr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_wr " "Found entity 1: shift_register_wr" {  } { { "shift_register_wr.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_wr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_rd.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_register_rd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_rd " "Found entity 1: shift_register_rd" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file sel_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sel_Clk " "Found entity 1: Sel_Clk" {  } { { "Sel_Clk.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Sel_Clk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rx_fsm " "Found entity 1: rx_fsm" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833959 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_enable_only.sv(13) " "Verilog HDL information at register_enable_only.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "register_enable_only.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/register_enable_only.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1733681833960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_enable_only.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_enable_only.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_enable_only " "Found entity 1: register_enable_only" {  } { { "register_enable_only.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/register_enable_only.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receive_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file receive_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 receive_FIFO " "Found entity 1: receive_FIFO" {  } { { "receive_FIFO.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/receive_FIFO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_4bit " "Found entity 1: mux4to1_4bit" {  } { { "mux4to1_4bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/mux4to1_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_1bit " "Found entity 1: MUX2TO1_1bit" {  } { { "MUX2TO1_1bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/MUX2TO1_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_apb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_apb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_APB " "Found entity 1: FSM_APB" {  } { { "FSM_APB.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/FSM_APB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_AHB " "Found entity 1: FSM_AHB" {  } { { "FSM_AHB.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/FSM_AHB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoderdatalength.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoderdatalength.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EncoderDataLength " "Found entity 1: EncoderDataLength" {  } { { "EncoderDataLength.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/EncoderDataLength.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoderaddressbehave.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoderaddressbehave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EncoderAddressBehave " "Found entity 1: EncoderAddressBehave" {  } { { "EncoderAddressBehave.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/EncoderAddressBehave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DIVIDER " "Found entity 1: DIVIDER" {  } { { "DIVIDER.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DIVIDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defines.sv 0 0 " "Found 0 design units, including 0 entities, in source file defines.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datalengthdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file datalengthdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataLengthDecoder " "Found entity 1: DataLengthDecoder" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_64bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_64bit " "Found entity 1: D_FF_64bit" {  } { { "D_FF_64bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/D_FF_64bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_32bit_with_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_32bit_with_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_32bit_with_Sel " "Found entity 1: D_FF_32bit_with_Sel" {  } { { "D_FF_32bit_with_Sel.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/D_FF_32bit_with_Sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_12bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_12bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_12bit " "Found entity 1: D_FF_12bit" {  } { { "D_FF_12bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/D_FF_12bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_8bit " "Found entity 1: D_FF_8bit" {  } { { "D_FF_8bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/D_FF_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_4BIT " "Found entity 1: D_FF_4BIT" {  } { { "D_FF_4BIT.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/D_FF_4BIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_1bit_with_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_1bit_with_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_1bit_with_Sel " "Found entity 1: D_FF_1bit_with_Sel" {  } { { "D_FF_1bit_with_Sel.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/D_FF_1bit_with_Sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_1bit " "Found entity 1: D_FF_1bit" {  } { { "D_FF_1bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/D_FF_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_fsm_wr_rd.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_fsm_wr_rd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 custom_fsm_wr_rd " "Found entity 1: custom_fsm_wr_rd" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_unsigned_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_unsigned_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_unsigned_32bit " "Found entity 1: comparator_unsigned_32bit" {  } { { "comparator_unsigned_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/comparator_unsigned_32bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_bit " "Found entity 1: comparator_bit" {  } { { "comparator_bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/comparator_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_counter_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_counter_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_counter_unit " "Found entity 1: bit_counter_unit" {  } { { "bit_counter_unit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/bit_counter_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtohex.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcdtohex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcdtohex " "Found entity 1: bcdtohex" {  } { { "bcdtohex.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/bcdtohex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BAUD_RATE_GENERATOR " "Found entity 1: BAUD_RATE_GENERATOR" {  } { { "BAUD_RATE_GENERATOR.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/BAUD_RATE_GENERATOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681833999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681833999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate_divisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate_divisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_divisor " "Found entity 1: baud_rate_divisor" {  } { { "baud_rate_divisor.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/baud_rate_divisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_uart_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file apb_uart_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_APB_UART " "Found entity 1: testbench_APB_UART" {  } { { "apb_uart_tb.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/apb_uart_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file apb_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 APB_UART " "Found entity 1: APB_UART" {  } { { "APB_UART.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/APB_UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file apb_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 APB_MASTER " "Found entity 1: APB_MASTER" {  } { { "APB_MASTER.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/APB_MASTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834006 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "apb_interface.sv(87) " "Verilog HDL information at apb_interface.sv(87): always construct contains both blocking and non-blocking assignments" {  } { { "apb_interface.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/apb_interface.sv" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1733681834008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file apb_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apb_interface " "Found entity 1: apb_interface" {  } { { "apb_interface.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/apb_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahb_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_SLAVE " "Found entity 1: AHB_SLAVE" {  } { { "AHB_SLAVE.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/AHB_SLAVE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_busmatrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahb_busmatrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_BusMatrix " "Found entity 1: AHB_BusMatrix" {  } { { "AHB_BusMatrix.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/AHB_BusMatrix.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_apb_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahb_apb_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_APB_UART " "Found entity 1: AHB_APB_UART" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/AHB_APB_UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file address_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_decode " "Found entity 1: address_decode" {  } { { "address_decode.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/address_decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834015 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 Thesis_Project.sv(111) " "Verilog HDL Expression warning at Thesis_Project.sv(111): truncated literal to match 20 bits" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 111 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1733681834017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thesis_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file thesis_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Thesis_Project " "Found entity 1: Thesis_Project" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834017 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram.sv(81) " "Verilog HDL warning at ram.sv(81): extended using \"x\" or \"z\"" {  } { { "ram.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ram.sv" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733681834019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ram " "Found entity 1: tb_ram" {  } { { "ram_tb.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ram_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_baud_rate_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_baud_rate_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BAUD_RATE_GENERATOR_tb " "Found entity 1: BAUD_RATE_GENERATOR_tb" {  } { { "tb_baud_rate_generator.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tb_baud_rate_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "arbiter.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/arbiter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file arbiter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_tb " "Found entity 1: arbiter_tb" {  } { { "arbiter_tb.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/arbiter_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmit_fifo_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file transmit_fifo_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transmit_FIFO_tb " "Found entity 1: transmit_FIFO_tb" {  } { { "transmit_FIFO_tb.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/transmit_FIFO_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_receive_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_receive_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_receive_FIFO " "Found entity 1: tb_receive_FIFO" {  } { { "tb_receive_FIFO.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tb_receive_FIFO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_read_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_read_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_read_memory " "Found entity 1: fifo_read_memory" {  } { { "fifo_read_memory.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/fifo_read_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_trick.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_trick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff_trick " "Found entity 1: d_ff_trick" {  } { { "d_ff_trick.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/d_ff_trick.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_trick_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_trick_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff_trick_tb " "Found entity 1: d_ff_trick_tb" {  } { { "d_ff_trick_tb.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/d_ff_trick_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ver5.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_ver5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_ver5 " "Found entity 1: test_ver5" {  } { { "test_ver5.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/test_ver5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_5bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare_5bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_5bit " "Found entity 1: compare_5bit" {  } { { "compare_5bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/compare_5bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834038 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "encoder_method.sv(43) " "Verilog HDL information at encoder_method.sv(43): always construct contains both blocking and non-blocking assignments" {  } { { "encoder_method.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/encoder_method.sv" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1733681834039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_method.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder_method.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_method " "Found entity 1: encoder_method" {  } { { "encoder_method.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/encoder_method.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_slave_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahb_slave_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_slave_if " "Found entity 1: ahb_slave_if" {  } { { "ahb_slave_if.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ahb_slave_if.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ahb_master_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_ahb_master_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ahb_master " "Found entity 1: tb_ahb_master" {  } { { "tb_ahb_master_ram.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tb_ahb_master_ram.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/sram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sram " "Found entity 1: tb_sram" {  } { { "tb_sram.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tb_sram.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_interface_signal.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_interface_signal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_interface_signal " "Found entity 1: ctrl_interface_signal" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ctrl_interface_signal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_1bit " "Found entity 1: or_1bit" {  } { { "or_1bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/or_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file priority_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 priority_selector " "Found entity 1: priority_selector" {  } { { "priority_selector.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/priority_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_priority_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_priority_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_priority_selector " "Found entity 1: tb_priority_selector" {  } { { "tb_priority_selector.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tb_priority_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file error_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 error_ram " "Found entity 1: error_ram" {  } { { "error_ram.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/error_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_error_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_error_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_error_ram " "Found entity 1: tb_error_ram" {  } { { "tb_error_ram.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tb_error_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733681834058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733681834058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bit_used bit_counter_unit.sv(30) " "Verilog HDL Implicit Net warning at bit_counter_unit.sv(30): created implicit net for \"bit_used\"" {  } { { "bit_counter_unit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/bit_counter_unit.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733681834058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notempty APB_UART.sv(382) " "Verilog HDL Implicit Net warning at APB_UART.sv(382): created implicit net for \"notempty\"" {  } { { "APB_UART.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/APB_UART.sv" 382 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733681834058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PWDATA test_ver5.sv(80) " "Verilog HDL Implicit Net warning at test_ver5.sv(80): created implicit net for \"PWDATA\"" {  } { { "test_ver5.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/test_ver5.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733681834058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "error_tx_detect test_ver5.sv(84) " "Verilog HDL Implicit Net warning at test_ver5.sv(84): created implicit net for \"error_tx_detect\"" {  } { { "test_ver5.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/test_ver5.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733681834058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_div16 test_ver5.sv(90) " "Verilog HDL Implicit Net warning at test_ver5.sv(90): created implicit net for \"clk_div16\"" {  } { { "test_ver5.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/test_ver5.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733681834058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state_i test_ver5.sv(106) " "Verilog HDL Implicit Net warning at test_ver5.sv(106): created implicit net for \"state_i\"" {  } { { "test_ver5.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/test_ver5.sv" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733681834058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state test_ver5.sv(110) " "Verilog HDL Implicit Net warning at test_ver5.sv(110): created implicit net for \"state\"" {  } { { "test_ver5.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/test_ver5.sv" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733681834058 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Thesis_Project " "Elaborating entity \"Thesis_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733681834105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_32bit mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT " "Elaborating entity \"mux2to1_32bit\" for hierarchy \"mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT\"" {  } { { "Thesis_Project.sv" "MUX_SELECT_HEX_DISPLAYMENT" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_riscv_mod2 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2 " "Elaborating entity \"pipeline_riscv_mod2\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\"" {  } { { "Thesis_Project.sv" "PIPELINE_RISCV_MOD2" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_cycle pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance " "Elaborating entity \"fetch_cycle\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\"" {  } { { "RISC_V/pipeline_riscv_mod2.sv" "IF_instance" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_32bit pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst " "Elaborating entity \"D_FF_32bit\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\"" {  } { { "RISC_V/fetch_cycle.sv" "PC_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/fetch_cycle.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|adder_32bit:FA_inst " "Elaborating entity \"adder_32bit\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|adder_32bit:FA_inst\"" {  } { { "RISC_V/fetch_cycle.sv" "FA_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/fetch_cycle.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder_1bit pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|adder_32bit:FA_inst\|fulladder_1bit:gen_fulladder32_low\[0\].fulladder_inst_0 " "Elaborating entity \"fulladder_1bit\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|adder_32bit:FA_inst\|fulladder_1bit:gen_fulladder32_low\[0\].fulladder_inst_0\"" {  } { { "RISC_V/adder_32bit.sv" "gen_fulladder32_low\[0\].fulladder_inst_0" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/adder_32bit.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_1bit pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|adder_32bit:FA_inst\|adder_1bit:adder_inst " "Elaborating entity \"adder_1bit\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|adder_32bit:FA_inst\|adder_1bit:adder_inst\"" {  } { { "RISC_V/adder_32bit.sv" "adder_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/adder_32bit.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst " "Elaborating entity \"imem\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\"" {  } { { "RISC_V/fetch_cycle.sv" "i_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/fetch_cycle.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834148 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "47 0 2047 imem.sv(15) " "Verilog HDL warning at imem.sv(15): number of words (47) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1733681834158 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inst imem.sv(19) " "Verilog HDL Always Construct warning at imem.sv(19): inferring latch(es) for variable \"inst\", which holds its previous value in one or more paths through the always construct" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733681834284 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 imem.sv(7) " "Net \"mem.data_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1733681834298 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 imem.sv(7) " "Net \"mem.waddr_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1733681834299 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 imem.sv(7) " "Net \"mem.we_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1733681834299 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[0\] imem.sv(23) " "Inferred latch for \"inst\[0\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834299 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[1\] imem.sv(23) " "Inferred latch for \"inst\[1\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834299 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[2\] imem.sv(23) " "Inferred latch for \"inst\[2\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834299 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[3\] imem.sv(23) " "Inferred latch for \"inst\[3\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834299 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[4\] imem.sv(23) " "Inferred latch for \"inst\[4\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834299 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[5\] imem.sv(23) " "Inferred latch for \"inst\[5\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[6\] imem.sv(23) " "Inferred latch for \"inst\[6\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[7\] imem.sv(23) " "Inferred latch for \"inst\[7\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[8\] imem.sv(23) " "Inferred latch for \"inst\[8\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[9\] imem.sv(23) " "Inferred latch for \"inst\[9\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[10\] imem.sv(23) " "Inferred latch for \"inst\[10\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[11\] imem.sv(23) " "Inferred latch for \"inst\[11\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[12\] imem.sv(23) " "Inferred latch for \"inst\[12\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[13\] imem.sv(23) " "Inferred latch for \"inst\[13\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[14\] imem.sv(23) " "Inferred latch for \"inst\[14\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[15\] imem.sv(23) " "Inferred latch for \"inst\[15\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[16\] imem.sv(23) " "Inferred latch for \"inst\[16\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[17\] imem.sv(23) " "Inferred latch for \"inst\[17\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[18\] imem.sv(23) " "Inferred latch for \"inst\[18\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[19\] imem.sv(23) " "Inferred latch for \"inst\[19\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[20\] imem.sv(23) " "Inferred latch for \"inst\[20\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[21\] imem.sv(23) " "Inferred latch for \"inst\[21\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[22\] imem.sv(23) " "Inferred latch for \"inst\[22\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[23\] imem.sv(23) " "Inferred latch for \"inst\[23\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[24\] imem.sv(23) " "Inferred latch for \"inst\[24\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[25\] imem.sv(23) " "Inferred latch for \"inst\[25\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[26\] imem.sv(23) " "Inferred latch for \"inst\[26\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834300 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[27\] imem.sv(23) " "Inferred latch for \"inst\[27\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834301 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[28\] imem.sv(23) " "Inferred latch for \"inst\[28\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834301 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[29\] imem.sv(23) " "Inferred latch for \"inst\[29\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834301 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[30\] imem.sv(23) " "Inferred latch for \"inst\[30\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834301 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst\[31\] imem.sv(23) " "Inferred latch for \"inst\[31\]\" at imem.sv(23)" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834301 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cycle pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance " "Elaborating entity \"decode_cycle\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\"" {  } { { "RISC_V/pipeline_riscv_mod2.sv" "ID_instance" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|regfile:regfile_inst " "Elaborating entity \"regfile\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|regfile:regfile_inst\"" {  } { { "RISC_V/decode_cycle.sv" "regfile_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/decode_cycle.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|imm_gen:imm_inst " "Elaborating entity \"imm_gen\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|imm_gen:imm_inst\"" {  } { { "RISC_V/decode_cycle.sv" "imm_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/decode_cycle.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834330 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "imm_gen.sv(34) " "Verilog HDL Case Statement information at imm_gen.sv(34): all case item expressions in this case statement are onehot" {  } { { "RISC_V/imm_gen.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imm_gen.sv" 34 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733681834331 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1_1BIT pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|imm_gen:imm_inst\|MUX2TO1_1BIT:Comp1 " "Elaborating entity \"MUX2TO1_1BIT\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|imm_gen:imm_inst\|MUX2TO1_1BIT:Comp1\"" {  } { { "RISC_V/imm_gen.sv" "Comp1" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imm_gen.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834332 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MUX2TO1_1BIT.sv(9) " "Verilog HDL Case Statement information at MUX2TO1_1BIT.sv(9): all case item expressions in this case statement are onehot" {  } { { "RISC_V/MUX2TO1_1BIT.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/MUX2TO1_1BIT.sv" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733681834333 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_1BIT:Comp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1_5BITLOW pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|imm_gen:imm_inst\|MUX2TO1_5BITLOW:Comp2 " "Elaborating entity \"MUX2TO1_5BITLOW\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|imm_gen:imm_inst\|MUX2TO1_5BITLOW:Comp2\"" {  } { { "RISC_V/imm_gen.sv" "Comp2" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imm_gen.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834334 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MUX2TO1_5BITLOW.sv(22) " "Verilog HDL Case Statement information at MUX2TO1_5BITLOW.sv(22): all case item expressions in this case statement are onehot" {  } { { "RISC_V/MUX2TO1_5BITLOW.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/MUX2TO1_5BITLOW.sv" 22 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733681834334 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_5BITLOW:Comp2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|ctrl_unit:ctr_inst " "Elaborating entity \"ctrl_unit\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|ctrl_unit:ctr_inst\"" {  } { { "RISC_V/decode_cycle.sv" "ctr_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/decode_cycle.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_cycle pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance " "Elaborating entity \"execute_cycle\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\"" {  } { { "RISC_V/pipeline_riscv_mod2.sv" "EX_instance" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_comparator pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|branch_comparator:brc_inst " "Elaborating entity \"branch_comparator\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|branch_comparator:brc_inst\"" {  } { { "RISC_V/execute_cycle.sv" "brc_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/execute_cycle.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834341 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok branch_comparator.sv(17) " "Verilog HDL or VHDL warning at branch_comparator.sv(17): object \"_unused_ok\" assigned a value but never read" {  } { { "RISC_V/branch_comparator.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/branch_comparator.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733681834343 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_Un pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|branch_comparator:brc_inst\|Comparator_Un:Unsigned " "Elaborating entity \"Comparator_Un\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|branch_comparator:brc_inst\|Comparator_Un:Unsigned\"" {  } { { "RISC_V/branch_comparator.sv" "Unsigned" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/branch_comparator.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834344 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok Comparator_Un.sv(21) " "Verilog HDL or VHDL warning at Comparator_Un.sv(21): object \"_unused_ok\" assigned a value but never read" {  } { { "RISC_V/Comparator_Un.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/Comparator_Un.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733681834345 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mag_comparator_4bit_master pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|branch_comparator:brc_inst\|Comparator_Un:Unsigned\|mag_comparator_4bit_master:master_inst " "Elaborating entity \"mag_comparator_4bit_master\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|branch_comparator:brc_inst\|Comparator_Un:Unsigned\|mag_comparator_4bit_master:master_inst\"" {  } { { "RISC_V/Comparator_Un.sv" "master_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/Comparator_Un.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mag_comparator_4bit_slave pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|branch_comparator:brc_inst\|Comparator_Un:Unsigned\|mag_comparator_4bit_slave:gen_compare32\[0\].slave_inst " "Elaborating entity \"mag_comparator_4bit_slave\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|branch_comparator:brc_inst\|Comparator_Un:Unsigned\|mag_comparator_4bit_slave:gen_compare32\[0\].slave_inst\"" {  } { { "RISC_V/Comparator_Un.sv" "gen_compare32\[0\].slave_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/Comparator_Un.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_S pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|branch_comparator:brc_inst\|Comparator_S:Signed " "Elaborating entity \"Comparator_S\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|branch_comparator:brc_inst\|Comparator_S:Signed\"" {  } { { "RISC_V/branch_comparator.sv" "Signed" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/branch_comparator.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834378 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok Comparator_S.sv(21) " "Verilog HDL or VHDL warning at Comparator_S.sv(21): object \"_unused_ok\" assigned a value but never read" {  } { { "RISC_V/Comparator_S.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/Comparator_S.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733681834379 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1_32bit pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|mux3to1_32bit:select_a_inst " "Elaborating entity \"mux3to1_32bit\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|mux3to1_32bit:select_a_inst\"" {  } { { "RISC_V/execute_cycle.sv" "select_a_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/execute_cycle.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_component pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst " "Elaborating entity \"alu_component\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\"" {  } { { "RISC_V/execute_cycle.sv" "alu_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/execute_cycle.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_comp pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|add_comp:add_func " "Elaborating entity \"add_comp\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|add_comp:add_func\"" {  } { { "RISC_V/alu_component.sv" "add_func" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/alu_component.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_comp pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|sub_comp:sub_func " "Elaborating entity \"sub_comp\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|sub_comp:sub_func\"" {  } { { "RISC_V/alu_component.sv" "sub_func" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/alu_component.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter_32bit pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|sub_comp:sub_func\|inverter_32bit:inv_inst " "Elaborating entity \"inverter_32bit\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|sub_comp:sub_func\|inverter_32bit:inv_inst\"" {  } { { "RISC_V/sub_comp.sv" "inv_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/sub_comp.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt_sltu_comp pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|slt_sltu_comp:sl_func " "Elaborating entity \"slt_sltu_comp\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|slt_sltu_comp:sl_func\"" {  } { { "RISC_V/alu_component.sv" "sl_func" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/alu_component.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834492 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok slt_sltu_comp.sv(20) " "Verilog HDL or VHDL warning at slt_sltu_comp.sv(20): object \"_unused_ok\" assigned a value but never read" {  } { { "RISC_V/slt_sltu_comp.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/slt_sltu_comp.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733681834493 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_32bit pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|slt_sltu_comp:sl_func\|comparator_32bit:comparator_inst " "Elaborating entity \"comparator_32bit\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|slt_sltu_comp:sl_func\|comparator_32bit:comparator_inst\"" {  } { { "RISC_V/slt_sltu_comp.sv" "comparator_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/slt_sltu_comp.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_comp pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|xor_comp:xor_func " "Elaborating entity \"xor_comp\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|xor_comp:xor_func\"" {  } { { "RISC_V/alu_component.sv" "xor_func" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/alu_component.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|xor_comp:xor_func\|xor_32bit:xor_inst " "Elaborating entity \"xor_32bit\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|xor_comp:xor_func\|xor_32bit:xor_inst\"" {  } { { "RISC_V/xor_comp.sv" "xor_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/xor_comp.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_comp pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|or_comp:or_func " "Elaborating entity \"or_comp\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|or_comp:or_func\"" {  } { { "RISC_V/alu_component.sv" "or_func" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/alu_component.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|or_comp:or_func\|or_32bit:or_inst " "Elaborating entity \"or_32bit\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|or_comp:or_func\|or_32bit:or_inst\"" {  } { { "RISC_V/or_comp.sv" "or_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/or_comp.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_comp pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|and_comp:and_func " "Elaborating entity \"and_comp\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|and_comp:and_func\"" {  } { { "RISC_V/alu_component.sv" "and_func" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/alu_component.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|and_comp:and_func\|and_32bit:and_inst " "Elaborating entity \"and_32bit\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|and_comp:and_func\|and_32bit:and_inst\"" {  } { { "RISC_V/and_comp.sv" "and_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/and_comp.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_comp pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp " "Elaborating entity \"shift_comp\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\"" {  } { { "RISC_V/alu_component.sv" "shift_comp" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/alu_component.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_32bit pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\|shift_left_32bit:sll_inst " "Elaborating entity \"shift_left_32bit\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\|shift_left_32bit:sll_inst\"" {  } { { "RISC_V/shift_comp.sv" "sll_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/shift_comp.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834543 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok shift_left_32bit.sv(31) " "Verilog HDL or VHDL warning at shift_left_32bit.sv(31): object \"_unused_ok\" assigned a value but never read" {  } { { "RISC_V/shift_left_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/shift_left_32bit.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733681834543 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl_32bit pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\|srl_32bit:srl_inst " "Elaborating entity \"srl_32bit\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\|srl_32bit:srl_inst\"" {  } { { "RISC_V/shift_comp.sv" "srl_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/shift_comp.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834549 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok srl_32bit.sv(38) " "Verilog HDL or VHDL warning at srl_32bit.sv(38): object \"_unused_ok\" assigned a value but never read" {  } { { "RISC_V/srl_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/srl_32bit.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733681834551 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_32bit pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\|sra_32bit:sra_inst " "Elaborating entity \"sra_32bit\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\|sra_32bit:sra_inst\"" {  } { { "RISC_V/shift_comp.sv" "sra_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/shift_comp.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834557 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok sra_32bit.sv(44) " "Verilog HDL or VHDL warning at sra_32bit.sv(44): object \"_unused_ok\" assigned a value but never read" {  } { { "RISC_V/sra_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/sra_32bit.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733681834559 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_overflow pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\|shift_overflow:result_inst " "Elaborating entity \"shift_overflow\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\|shift_overflow:result_inst\"" {  } { { "RISC_V/shift_comp.sv" "result_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/shift_comp.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834569 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok shift_overflow.sv(23) " "Verilog HDL or VHDL warning at shift_overflow.sv(23): object \"_unused_ok\" assigned a value but never read" {  } { { "RISC_V/shift_overflow.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/shift_overflow.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733681834570 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_mux pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\|shift_overflow:result_inst\|check_mux:over_select " "Elaborating entity \"check_mux\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|shift_comp:shift_comp\|shift_overflow:result_inst\|check_mux:over_select\"" {  } { { "RISC_V/shift_overflow.sv" "over_select" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/shift_overflow.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux10to1_32bit pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|mux10to1_32bit:select_inst " "Elaborating entity \"mux10to1_32bit\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|alu_component:alu_inst\|mux10to1_32bit:select_inst\"" {  } { { "RISC_V/alu_component.sv" "select_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/alu_component.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_cycle pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance " "Elaborating entity \"mem_cycle\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\"" {  } { { "RISC_V/pipeline_riscv_mod2.sv" "MEM_instance" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst " "Elaborating entity \"dmem\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\"" {  } { { "RISC_V/mem_cycle.sv" "dmem_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/mem_cycle.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834620 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "dmem.sv(128) " "Verilog HDL Case Statement warning at dmem.sv(128): can't check case statement for completeness because the case expression has too many possible states" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 128 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "dmem.sv(206) " "Verilog HDL Case Statement warning at dmem.sv(206): can't check case statement for completeness because the case expression has too many possible states" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 206 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[3\]\[0\] dmem.sv(196) " "Inferred latch for \"temp_ld\[3\]\[0\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[3\]\[1\] dmem.sv(196) " "Inferred latch for \"temp_ld\[3\]\[1\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[3\]\[2\] dmem.sv(196) " "Inferred latch for \"temp_ld\[3\]\[2\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[3\]\[3\] dmem.sv(196) " "Inferred latch for \"temp_ld\[3\]\[3\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[3\]\[4\] dmem.sv(196) " "Inferred latch for \"temp_ld\[3\]\[4\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[3\]\[5\] dmem.sv(196) " "Inferred latch for \"temp_ld\[3\]\[5\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[3\]\[6\] dmem.sv(196) " "Inferred latch for \"temp_ld\[3\]\[6\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[3\]\[7\] dmem.sv(196) " "Inferred latch for \"temp_ld\[3\]\[7\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[2\]\[0\] dmem.sv(196) " "Inferred latch for \"temp_ld\[2\]\[0\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[2\]\[1\] dmem.sv(196) " "Inferred latch for \"temp_ld\[2\]\[1\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[2\]\[2\] dmem.sv(196) " "Inferred latch for \"temp_ld\[2\]\[2\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[2\]\[3\] dmem.sv(196) " "Inferred latch for \"temp_ld\[2\]\[3\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[2\]\[4\] dmem.sv(196) " "Inferred latch for \"temp_ld\[2\]\[4\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[2\]\[5\] dmem.sv(196) " "Inferred latch for \"temp_ld\[2\]\[5\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[2\]\[6\] dmem.sv(196) " "Inferred latch for \"temp_ld\[2\]\[6\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[2\]\[7\] dmem.sv(196) " "Inferred latch for \"temp_ld\[2\]\[7\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[1\]\[0\] dmem.sv(196) " "Inferred latch for \"temp_ld\[1\]\[0\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[1\]\[1\] dmem.sv(196) " "Inferred latch for \"temp_ld\[1\]\[1\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[1\]\[2\] dmem.sv(196) " "Inferred latch for \"temp_ld\[1\]\[2\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[1\]\[3\] dmem.sv(196) " "Inferred latch for \"temp_ld\[1\]\[3\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[1\]\[4\] dmem.sv(196) " "Inferred latch for \"temp_ld\[1\]\[4\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[1\]\[5\] dmem.sv(196) " "Inferred latch for \"temp_ld\[1\]\[5\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[1\]\[6\] dmem.sv(196) " "Inferred latch for \"temp_ld\[1\]\[6\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[1\]\[7\] dmem.sv(196) " "Inferred latch for \"temp_ld\[1\]\[7\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[0\]\[0\] dmem.sv(196) " "Inferred latch for \"temp_ld\[0\]\[0\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[0\]\[1\] dmem.sv(196) " "Inferred latch for \"temp_ld\[0\]\[1\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[0\]\[2\] dmem.sv(196) " "Inferred latch for \"temp_ld\[0\]\[2\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[0\]\[3\] dmem.sv(196) " "Inferred latch for \"temp_ld\[0\]\[3\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[0\]\[4\] dmem.sv(196) " "Inferred latch for \"temp_ld\[0\]\[4\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[0\]\[5\] dmem.sv(196) " "Inferred latch for \"temp_ld\[0\]\[5\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[0\]\[6\] dmem.sv(196) " "Inferred latch for \"temp_ld\[0\]\[6\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_ld\[0\]\[7\] dmem.sv(196) " "Inferred latch for \"temp_ld\[0\]\[7\]\" at dmem.sv(196)" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 196 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834631 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_inst pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|load_inst:LOAD_DAT " "Elaborating entity \"load_inst\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|load_inst:LOAD_DAT\"" {  } { { "RISC_V/dmem.sv" "LOAD_DAT" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834633 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "load_inst.sv(18) " "Verilog HDL Case Statement information at load_inst.sv(18): all case item expressions in this case statement are onehot" {  } { { "RISC_V/load_inst.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/load_inst.sv" 18 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733681834634 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|load_inst:LOAD_DAT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "store_inst pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|store_inst:STORE_DAT " "Elaborating entity \"store_inst\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|store_inst:STORE_DAT\"" {  } { { "RISC_V/dmem.sv" "STORE_DAT" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834635 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "store_inst.sv(18) " "Verilog HDL Case Statement information at store_inst.sv(18): all case item expressions in this case statement are onehot" {  } { { "RISC_V/store_inst.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/store_inst.sv" 18 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733681834636 "|Thesis_Project|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cycle pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|wb_cycle:WB_instance " "Elaborating entity \"wb_cycle\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|wb_cycle:WB_instance\"" {  } { { "RISC_V/pipeline_riscv_mod2.sv" "WB_instance" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward_ctr_unit pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|forward_ctr_unit:fwr_inst " "Elaborating entity \"forward_ctr_unit\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|forward_ctr_unit:fwr_inst\"" {  } { { "RISC_V/pipeline_riscv_mod2.sv" "fwr_inst" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_detect_unit pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|branch_detect_unit:stage_rst_instance " "Elaborating entity \"branch_detect_unit\" for hierarchy \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|branch_detect_unit:stage_rst_instance\"" {  } { { "RISC_V/pipeline_riscv_mod2.sv" "stage_rst_instance" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_APB_UART AHB_APB_UART:AHB_APB_UART_BLOCK " "Elaborating entity \"AHB_APB_UART\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\"" {  } { { "Thesis_Project.sv" "AHB_APB_UART_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_SLAVE AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE " "Elaborating entity \"AHB_SLAVE\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\"" {  } { { "AHB_APB_UART.sv" "AHB_APB_BRIDGE" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/AHB_APB_UART.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834645 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HTRANS_ERROR AHB_SLAVE.sv(92) " "Verilog HDL Always Construct warning at AHB_SLAVE.sv(92): variable \"HTRANS_ERROR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "AHB_SLAVE.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/AHB_SLAVE.sv" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733681834646 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_AHB AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine " "Elaborating entity \"FSM_AHB\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\"" {  } { { "AHB_SLAVE.sv" "State_machine" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/AHB_SLAVE.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EncoderDataLength AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|EncoderDataLength:ENCODER_DATA_LENGTH_BLOCK " "Elaborating entity \"EncoderDataLength\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|EncoderDataLength:ENCODER_DATA_LENGTH_BLOCK\"" {  } { { "AHB_SLAVE.sv" "ENCODER_DATA_LENGTH_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/AHB_SLAVE.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_enable_only AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|register_enable_only:RDATA_BLOCK " "Elaborating entity \"register_enable_only\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|register_enable_only:RDATA_BLOCK\"" {  } { { "AHB_SLAVE.sv" "RDATA_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/AHB_SLAVE.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_1bit AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit:D_FF_PENABLE " "Elaborating entity \"D_FF_1bit\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit:D_FF_PENABLE\"" {  } { { "AHB_SLAVE.sv" "D_FF_PENABLE" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/AHB_SLAVE.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_1bit_with_Sel AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE " "Elaborating entity \"D_FF_1bit_with_Sel\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\"" {  } { { "AHB_SLAVE.sv" "D_FF_PWRITE" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/AHB_SLAVE.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_method AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK " "Elaborating entity \"encoder_method\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK\"" {  } { { "AHB_SLAVE.sv" "ENCODER_METHOD_ADDRESS_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/AHB_SLAVE.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_32bit_with_Sel AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK " "Elaborating entity \"D_FF_32bit_with_Sel\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK\"" {  } { { "AHB_SLAVE.sv" "D_FF_PADDR_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/AHB_SLAVE.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataLengthDecoder AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|DataLengthDecoder:D_FF_PWDATA_BLOCK " "Elaborating entity \"DataLengthDecoder\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|DataLengthDecoder:D_FF_PWDATA_BLOCK\"" {  } { { "AHB_SLAVE.sv" "D_FF_PWDATA_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/AHB_SLAVE.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834659 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DataLengthDecoder.sv(41) " "Verilog HDL Case Statement information at DataLengthDecoder.sv(41): all case item expressions in this case statement are onehot" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 41 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733681834659 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PWDATA DataLengthDecoder.sv(75) " "Verilog HDL Always Construct warning at DataLengthDecoder.sv(75): variable \"PWDATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PWDATA DataLengthDecoder.sv(39) " "Verilog HDL Always Construct warning at DataLengthDecoder.sv(39): inferring latch(es) for variable \"PWDATA\", which holds its previous value in one or more paths through the always construct" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[0\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[0\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[1\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[1\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[2\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[2\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[3\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[3\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[4\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[4\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[5\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[5\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[6\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[6\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[7\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[7\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[8\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[8\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[9\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[9\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[10\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[10\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[11\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[11\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[12\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[12\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[13\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[13\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[14\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[14\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[15\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[15\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[16\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[16\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[17\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[17\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[18\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[18\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[19\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[19\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[20\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[20\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[21\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[21\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[22\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[22\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[23\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[23\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[24\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[24\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[25\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[25\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[26\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[26\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[27\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[27\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[28\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[28\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[29\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[29\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[30\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[30\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[31\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[31\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834660 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "APB_UART AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK " "Elaborating entity \"APB_UART\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\"" {  } { { "AHB_APB_UART.sv" "APB_UART_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/AHB_APB_UART.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834661 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_is_avail APB_UART.sv(58) " "Verilog HDL or VHDL warning at APB_UART.sv(58): object \"data_is_avail\" assigned a value but never read" {  } { { "APB_UART.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/APB_UART.sv" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733681834663 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_interface AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK " "Elaborating entity \"apb_interface\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\"" {  } { { "APB_UART.sv" "APB_INTERFACE_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/APB_UART.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834663 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_buffer_overrun apb_interface.sv(34) " "Output port \"rx_buffer_overrun\" at apb_interface.sv(34) has no driver" {  } { { "apb_interface.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/apb_interface.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1733681834666 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_buffer_overrun apb_interface.sv(35) " "Output port \"tx_buffer_overrun\" at apb_interface.sv(35) has no driver" {  } { { "apb_interface.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/apb_interface.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1733681834666 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_divisor AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK " "Elaborating entity \"baud_rate_divisor\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\"" {  } { { "apb_interface.sv" "BAUD_RATE_DIVISOR_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/apb_interface.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_1bit AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|or_1bit:OR_GATE_BLOCK " "Elaborating entity \"or_1bit\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|or_1bit:OR_GATE_BLOCK\"" {  } { { "apb_interface.sv" "OR_GATE_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/apb_interface.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_interface_signal AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK " "Elaborating entity \"ctrl_interface_signal\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK\"" {  } { { "APB_UART.sv" "CTRL_INTERFACE_SIGNAL_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/APB_UART.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834686 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state_isr_o ctrl_interface_signal.sv(41) " "Verilog HDL Always Construct warning at ctrl_interface_signal.sv(41): inferring latch(es) for variable \"state_isr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ctrl_interface_signal.sv" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733681834686 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cd_o ctrl_interface_signal.sv(41) " "Verilog HDL Always Construct warning at ctrl_interface_signal.sv(41): inferring latch(es) for variable \"cd_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ctrl_interface_signal.sv" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733681834687 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[0\] ctrl_interface_signal.sv(41) " "Inferred latch for \"cd_o\[0\]\" at ctrl_interface_signal.sv(41)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ctrl_interface_signal.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834687 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[1\] ctrl_interface_signal.sv(41) " "Inferred latch for \"cd_o\[1\]\" at ctrl_interface_signal.sv(41)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ctrl_interface_signal.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834687 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[2\] ctrl_interface_signal.sv(41) " "Inferred latch for \"cd_o\[2\]\" at ctrl_interface_signal.sv(41)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ctrl_interface_signal.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834687 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[3\] ctrl_interface_signal.sv(41) " "Inferred latch for \"cd_o\[3\]\" at ctrl_interface_signal.sv(41)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ctrl_interface_signal.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834687 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[4\] ctrl_interface_signal.sv(41) " "Inferred latch for \"cd_o\[4\]\" at ctrl_interface_signal.sv(41)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ctrl_interface_signal.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834687 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[5\] ctrl_interface_signal.sv(41) " "Inferred latch for \"cd_o\[5\]\" at ctrl_interface_signal.sv(41)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ctrl_interface_signal.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834687 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[6\] ctrl_interface_signal.sv(41) " "Inferred latch for \"cd_o\[6\]\" at ctrl_interface_signal.sv(41)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ctrl_interface_signal.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834687 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[7\] ctrl_interface_signal.sv(41) " "Inferred latch for \"cd_o\[7\]\" at ctrl_interface_signal.sv(41)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ctrl_interface_signal.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834687 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[8\] ctrl_interface_signal.sv(41) " "Inferred latch for \"cd_o\[8\]\" at ctrl_interface_signal.sv(41)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ctrl_interface_signal.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834687 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[9\] ctrl_interface_signal.sv(41) " "Inferred latch for \"cd_o\[9\]\" at ctrl_interface_signal.sv(41)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ctrl_interface_signal.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834687 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[10\] ctrl_interface_signal.sv(41) " "Inferred latch for \"cd_o\[10\]\" at ctrl_interface_signal.sv(41)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ctrl_interface_signal.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834687 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[11\] ctrl_interface_signal.sv(41) " "Inferred latch for \"cd_o\[11\]\" at ctrl_interface_signal.sv(41)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ctrl_interface_signal.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834687 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[12\] ctrl_interface_signal.sv(41) " "Inferred latch for \"cd_o\[12\]\" at ctrl_interface_signal.sv(41)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ctrl_interface_signal.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834687 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_isr_o\[0\] ctrl_interface_signal.sv(41) " "Inferred latch for \"state_isr_o\[0\]\" at ctrl_interface_signal.sv(41)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ctrl_interface_signal.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834687 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_isr_o\[1\] ctrl_interface_signal.sv(41) " "Inferred latch for \"state_isr_o\[1\]\" at ctrl_interface_signal.sv(41)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ctrl_interface_signal.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834687 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_isr_o\[2\] ctrl_interface_signal.sv(41) " "Inferred latch for \"state_isr_o\[2\]\" at ctrl_interface_signal.sv(41)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ctrl_interface_signal.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834687 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_isr_o\[3\] ctrl_interface_signal.sv(41) " "Inferred latch for \"state_isr_o\[3\]\" at ctrl_interface_signal.sv(41)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/ctrl_interface_signal.sv" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834687 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transfer_validate AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|transfer_validate:TRANSFER_VALID_BLOCK " "Elaborating entity \"transfer_validate\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|transfer_validate:TRANSFER_VALID_BLOCK\"" {  } { { "APB_UART.sv" "TRANSFER_VALID_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/APB_UART.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_fsm_wr_rd AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK " "Elaborating entity \"custom_fsm_wr_rd\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\"" {  } { { "APB_UART.sv" "CUSTOM_FSM_WR_RD_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/APB_UART.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834690 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "error_ctrl custom_fsm_wr_rd.sv(60) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(60): variable \"error_ctrl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733681834690 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TXen custom_fsm_wr_rd.sv(61) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(61): variable \"TXen\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733681834690 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RXen custom_fsm_wr_rd.sv(62) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(62): variable \"RXen\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733681834690 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "custom_fsm_wr_rd.sv(64) " "Verilog HDL Case Statement warning at custom_fsm_wr_rd.sv(64): incomplete case statement has no default case item" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 64 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1733681834690 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "custom_fsm_wr_rd.sv(64) " "Verilog HDL Case Statement information at custom_fsm_wr_rd.sv(64): all case item expressions in this case statement are onehot" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733681834690 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "error_ctrl custom_fsm_wr_rd.sv(53) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(53): inferring latch(es) for variable \"error_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733681834690 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TXen custom_fsm_wr_rd.sv(53) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(53): inferring latch(es) for variable \"TXen\", which holds its previous value in one or more paths through the always construct" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733681834690 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RXen custom_fsm_wr_rd.sv(53) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(53): inferring latch(es) for variable \"RXen\", which holds its previous value in one or more paths through the always construct" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733681834690 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state custom_fsm_wr_rd.sv(53) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(53): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733681834690 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR custom_fsm_wr_rd.sv(53) " "Inferred latch for \"next_state.ERROR\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834690 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WWAIT custom_fsm_wr_rd.sv(53) " "Inferred latch for \"next_state.WWAIT\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834690 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RWAIT custom_fsm_wr_rd.sv(53) " "Inferred latch for \"next_state.RWAIT\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834690 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.READ custom_fsm_wr_rd.sv(53) " "Inferred latch for \"next_state.READ\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834690 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.TRANS custom_fsm_wr_rd.sv(53) " "Inferred latch for \"next_state.TRANS\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834691 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE custom_fsm_wr_rd.sv(53) " "Inferred latch for \"next_state.IDLE\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834691 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RXen custom_fsm_wr_rd.sv(53) " "Inferred latch for \"RXen\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834691 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TXen custom_fsm_wr_rd.sv(53) " "Inferred latch for \"TXen\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834691 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_ctrl custom_fsm_wr_rd.sv(53) " "Inferred latch for \"error_ctrl\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834691 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BAUD_RATE_GENERATOR AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK " "Elaborating entity \"BAUD_RATE_GENERATOR\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\"" {  } { { "APB_UART.sv" "BAUD_RATE_GENERATOR_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/APB_UART.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fsm AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|tx_fsm:TX_FSM_BLOCK " "Elaborating entity \"tx_fsm\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|tx_fsm:TX_FSM_BLOCK\"" {  } { { "APB_UART.sv" "TX_FSM_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/APB_UART.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834694 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state tx_fsm.sv(91) " "Verilog HDL Always Construct warning at tx_fsm.sv(91): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "tx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tx_fsm.sv" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733681834694 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state tx_fsm.sv(85) " "Verilog HDL Always Construct warning at tx_fsm.sv(85): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733681834694 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR tx_fsm.sv(85) " "Inferred latch for \"next_state.ERROR\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834694 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP_1 tx_fsm.sv(85) " "Inferred latch for \"next_state.STOP_1\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834694 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP_0 tx_fsm.sv(85) " "Inferred latch for \"next_state.STOP_0\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834694 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.PARITY tx_fsm.sv(85) " "Inferred latch for \"next_state.PARITY\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834694 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA7 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA7\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834694 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA6 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA6\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834694 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA5 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA5\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834695 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA4 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA4\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834695 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA3 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA3\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834695 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA2 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA2\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834695 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA1 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA1\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834695 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA0 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA0\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834695 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.START tx_fsm.sv(85) " "Inferred latch for \"next_state.START\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834695 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE tx_fsm.sv(85) " "Inferred latch for \"next_state.IDLE\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834695 "|Thesis_Project|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_8bit AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE " "Elaborating entity \"D_FF_8bit\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE\"" {  } { { "APB_UART.sv" "DFF_TEMPORARY_STORING_WRITE" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/APB_UART.sv" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_wr AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|shift_register_wr:SHIFT_REGISTER_TX_BLOCK " "Elaborating entity \"shift_register_wr\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|shift_register_wr:SHIFT_REGISTER_TX_BLOCK\"" {  } { { "APB_UART.sv" "SHIFT_REGISTER_TX_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/APB_UART.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834697 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "shift_register_wr.sv(51) " "Verilog HDL Case Statement information at shift_register_wr.sv(51): all case item expressions in this case statement are onehot" {  } { { "shift_register_wr.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_wr.sv" 51 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733681834698 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_wr:SHIFT_REGISTER_TX_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmit_FIFO AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|transmit_FIFO:TX_FIFO_BLOCK " "Elaborating entity \"transmit_FIFO\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|transmit_FIFO:TX_FIFO_BLOCK\"" {  } { { "APB_UART.sv" "TX_FIFO_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/APB_UART.sv" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_start_bit_detect AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK " "Elaborating entity \"uart_start_bit_detect\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\"" {  } { { "APB_UART.sv" "UART_START_BIT_DETECT_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/APB_UART.sv" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834701 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_count_clock uart_start_bit_detect.sv(45) " "Verilog HDL or VHDL warning at uart_start_bit_detect.sv(45): object \"ctrl_count_clock\" assigned a value but never read" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733681834702 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_clock_div2 uart_start_bit_detect.sv(51) " "Verilog HDL or VHDL warning at uart_start_bit_detect.sv(51): object \"counter_clock_div2\" assigned a value but never read" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733681834702 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "uart_start_bit_detect.sv(118) " "Verilog HDL Case Statement warning at uart_start_bit_detect.sv(118): case item expression covers a value already covered by a previous case item" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 118 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1733681834702 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart_start_bit_detect.sv(106) " "Verilog HDL Case Statement warning at uart_start_bit_detect.sv(106): incomplete case statement has no default case item" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 106 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1733681834702 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out uart_start_bit_detect.sv(185) " "Verilog HDL Always Construct warning at uart_start_bit_detect.sv(185): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733681834702 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[0\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834702 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[1\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834702 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[2\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834702 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[3\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834702 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[4\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834702 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[5\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834702 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[6\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834702 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[7\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834702 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[8\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834702 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[9\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834702 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[10\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834703 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[11\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834703 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receive_FIFO AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|receive_FIFO:RECEIVE_FIFO_BLOCK " "Elaborating entity \"receive_FIFO\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|receive_FIFO:RECEIVE_FIFO_BLOCK\"" {  } { { "APB_UART.sv" "RECEIVE_FIFO_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/APB_UART.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834703 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fifo_rd receive_FIFO.sv(78) " "Verilog HDL Always Construct warning at receive_FIFO.sv(78): inferring latch(es) for variable \"fifo_rd\", which holds its previous value in one or more paths through the always construct" {  } { { "receive_FIFO.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/receive_FIFO.sv" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733681834704 "|APB_UART|receive_FIFO:RECEIVE_FIFO_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_5bit AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|receive_FIFO:RECEIVE_FIFO_BLOCK\|compare_5bit:COMPARE_5BITS_BLOCK " "Elaborating entity \"compare_5bit\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|receive_FIFO:RECEIVE_FIFO_BLOCK\|compare_5bit:COMPARE_5BITS_BLOCK\"" {  } { { "receive_FIFO.sv" "COMPARE_5BITS_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/receive_FIFO.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_12bit AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE " "Elaborating entity \"D_FF_12bit\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\"" {  } { { "APB_UART.sv" "D_FLIPFLOP_12BITS_FOR_TEMP_STORE" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/APB_UART.sv" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_read_memory AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|fifo_read_memory:FIFO_READ_MEMORY_BLOCK " "Elaborating entity \"fifo_read_memory\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|fifo_read_memory:FIFO_READ_MEMORY_BLOCK\"" {  } { { "APB_UART.sv" "FIFO_READ_MEMORY_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/APB_UART.sv" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_fsm AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK " "Elaborating entity \"rx_fsm\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\"" {  } { { "APB_UART.sv" "RX_FSM_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/APB_UART.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834711 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_is_legit rx_fsm.sv(45) " "Verilog HDL or VHDL warning at rx_fsm.sv(45): object \"data_is_legit\" assigned a value but never read" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733681834711 "|test_ver5|rx_fsm:RX_FSM_BLOCK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state rx_fsm.sv(102) " "Verilog HDL Always Construct warning at rx_fsm.sv(102): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733681834711 "|test_ver5|rx_fsm:RX_FSM_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state rx_fsm.sv(96) " "Verilog HDL Always Construct warning at rx_fsm.sv(96): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733681834711 "|test_ver5|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR rx_fsm.sv(96) " "Inferred latch for \"next_state.ERROR\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834711 "|test_ver5|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP_1 rx_fsm.sv(96) " "Inferred latch for \"next_state.STOP_1\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834711 "|test_ver5|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP_0 rx_fsm.sv(96) " "Inferred latch for \"next_state.STOP_0\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834711 "|test_ver5|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.PARITY rx_fsm.sv(96) " "Inferred latch for \"next_state.PARITY\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834711 "|test_ver5|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA_IS_8 rx_fsm.sv(96) " "Inferred latch for \"next_state.DATA_IS_8\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834711 "|test_ver5|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA_IS_7 rx_fsm.sv(96) " "Inferred latch for \"next_state.DATA_IS_7\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834713 "|test_ver5|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA_IS_6 rx_fsm.sv(96) " "Inferred latch for \"next_state.DATA_IS_6\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834713 "|test_ver5|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA_IS_5 rx_fsm.sv(96) " "Inferred latch for \"next_state.DATA_IS_5\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834713 "|test_ver5|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.START rx_fsm.sv(96) " "Inferred latch for \"next_state.START\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834713 "|test_ver5|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE rx_fsm.sv(96) " "Inferred latch for \"next_state.IDLE\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834713 "|test_ver5|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_rd AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|shift_register_rd:SHIFT_REGISTER_BLOCK " "Elaborating entity \"shift_register_rd\" for hierarchy \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|shift_register_rd:SHIFT_REGISTER_BLOCK\"" {  } { { "APB_UART.sv" "SHIFT_REGISTER_BLOCK" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/APB_UART.sv" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681834714 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_reg shift_register_rd.sv(50) " "Verilog HDL Always Construct warning at shift_register_rd.sv(50): inferring latch(es) for variable \"temp_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733681834714 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_out shift_register_rd.sv(128) " "Verilog HDL Always Construct warning at shift_register_rd.sv(128): inferring latch(es) for variable \"rx_out\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733681834714 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[0\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[0\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834714 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[1\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[1\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834714 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[2\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[2\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834714 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[3\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[3\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834714 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[4\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[4\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834714 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[5\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[5\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834714 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[6\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[6\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834714 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[7\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[7\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834714 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[0\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[0\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834715 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[1\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[1\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834715 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[2\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[2\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834715 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[3\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[3\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834715 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[4\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[4\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834715 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[5\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[5\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834715 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[6\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[6\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834715 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[7\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[7\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733681834715 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.DATA_IS_6_509 " "LATCH primitive \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.DATA_IS_6_509\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733681835175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.STOP_0_429 " "LATCH primitive \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.STOP_0_429\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733681835175 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.PARITY_449 " "LATCH primitive \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.PARITY_449\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733681835177 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.START_549 " "LATCH primitive \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.START_549\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733681835177 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.IDLE_569 " "LATCH primitive \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.IDLE_569\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733681835177 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.STOP_1_409 " "LATCH primitive \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.STOP_1_409\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733681835178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.ERROR_389 " "LATCH primitive \"AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.ERROR_389\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733681835179 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/db/Thesis_Project.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/db/Thesis_Project.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1733681837443 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1733681843909 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[0\] pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[1\] " "Duplicate LATCH primitive \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[0\]\" merged with LATCH primitive \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[1\]\"" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681844057 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[2\] pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[3\] " "Duplicate LATCH primitive \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[2\]\" merged with LATCH primitive \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[3\]\"" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681844057 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[12\] pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[3\] " "Duplicate LATCH primitive \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[12\]\" merged with LATCH primitive \"pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[3\]\"" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733681844057 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1733681844057 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|TXen " "Latch AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|TXen has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.IDLE" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733681844069 ""}  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733681844069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|RXen " "Latch AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|RXen has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.IDLE" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733681844069 ""}  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733681844069 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1733681844115 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1733681844115 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_io_ledr_o\[2\] GND " "Pin \"data_io_ledr_o\[2\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_io_ledr_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[8\] GND " "Pin \"data_out\[8\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[9\] GND " "Pin \"data_out\[9\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[10\] GND " "Pin \"data_out\[10\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[11\] GND " "Pin \"data_out\[11\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[12\] GND " "Pin \"data_out\[12\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[13\] GND " "Pin \"data_out\[13\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[14\] GND " "Pin \"data_out\[14\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[15\] GND " "Pin \"data_out\[15\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[16\] GND " "Pin \"data_out\[16\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[17\] GND " "Pin \"data_out\[17\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[18\] GND " "Pin \"data_out\[18\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[19\] GND " "Pin \"data_out\[19\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[20\] GND " "Pin \"data_out\[20\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[21\] GND " "Pin \"data_out\[21\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[22\] GND " "Pin \"data_out\[22\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[23\] GND " "Pin \"data_out\[23\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[24\] GND " "Pin \"data_out\[24\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[25\] GND " "Pin \"data_out\[25\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[26\] GND " "Pin \"data_out\[26\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[27\] GND " "Pin \"data_out\[27\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[28\] GND " "Pin \"data_out\[28\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[29\] GND " "Pin \"data_out\[29\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[30\] GND " "Pin \"data_out\[30\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[31\] GND " "Pin \"data_out\[31\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|data_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[8\] GND " "Pin \"HRDATA\[8\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[9\] GND " "Pin \"HRDATA\[9\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[10\] GND " "Pin \"HRDATA\[10\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[11\] GND " "Pin \"HRDATA\[11\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[12\] GND " "Pin \"HRDATA\[12\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[13\] GND " "Pin \"HRDATA\[13\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[14\] GND " "Pin \"HRDATA\[14\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[15\] GND " "Pin \"HRDATA\[15\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[16\] GND " "Pin \"HRDATA\[16\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[17\] GND " "Pin \"HRDATA\[17\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[18\] GND " "Pin \"HRDATA\[18\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[19\] GND " "Pin \"HRDATA\[19\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[20\] GND " "Pin \"HRDATA\[20\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[21\] GND " "Pin \"HRDATA\[21\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[22\] GND " "Pin \"HRDATA\[22\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[23\] GND " "Pin \"HRDATA\[23\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[24\] GND " "Pin \"HRDATA\[24\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[25\] GND " "Pin \"HRDATA\[25\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[26\] GND " "Pin \"HRDATA\[26\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[27\] GND " "Pin \"HRDATA\[27\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[28\] GND " "Pin \"HRDATA\[28\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[29\] GND " "Pin \"HRDATA\[29\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[30\] GND " "Pin \"HRDATA\[30\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[31\] GND " "Pin \"HRDATA\[31\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HRDATA[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HADDR\[0\] GND " "Pin \"HADDR\[0\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HADDR\[1\] GND " "Pin \"HADDR\[1\]\" is stuck at GND" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733681851422 "|Thesis_Project|HADDR[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1733681851422 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1733681852717 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1733681868486 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/output_files/Thesis_Project.map.smsg " "Generated suppressed messages file C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/output_files/Thesis_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1733681868826 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733681869300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733681869300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14369 " "Implemented 14369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733681869924 ""} { "Info" "ICUT_CUT_TM_OPINS" "206 " "Implemented 206 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733681869924 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14149 " "Implemented 14149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733681869924 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733681869924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733681869958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 01:17:49 2024 " "Processing ended: Mon Dec 09 01:17:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733681869958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733681869958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733681869958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733681869958 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733681871834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733681871835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 01:17:50 2024 " "Processing started: Mon Dec 09 01:17:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733681871835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733681871835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Thesis_Project -c Thesis_Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Thesis_Project -c Thesis_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733681871835 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733681871907 ""}
{ "Info" "0" "" "Project  = Thesis_Project" {  } {  } 0 0 "Project  = Thesis_Project" 0 0 "Fitter" 0 0 1733681871908 ""}
{ "Info" "0" "" "Revision = Thesis_Project" {  } {  } 0 0 "Revision = Thesis_Project" 0 0 "Fitter" 0 0 1733681871908 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1733681872209 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Thesis_Project EP4CGX30CF23C6 " "Automatically selected device EP4CGX30CF23C6 for design Thesis_Project" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1733681872371 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1733681872371 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1733681872401 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1733681872401 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733681872765 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733681872781 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23C6 " "Device EP4CGX75CF23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733681873143 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50CF23C6 " "Device EP4CGX50CF23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733681873143 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733681873143 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AB3 " "Pin ~ALTERA_NCEO~ is reserved at location AB3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 18020 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733681873165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K4 " "Pin ~ALTERA_DATA0~ is reserved at location K4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 18022 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733681873165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 18024 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733681873165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ J4 " "Pin ~ALTERA_NCSO~ is reserved at location J4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 18026 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733681873165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D3 " "Pin ~ALTERA_DCLK~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 18028 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733681873165 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733681873165 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733681873168 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "220 220 " "No exact pin location assignment(s) for 220 pins of 220 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[0\] " "Pin pc_debug_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[0] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[1\] " "Pin pc_debug_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[1] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[2\] " "Pin pc_debug_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[2] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[3\] " "Pin pc_debug_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[3] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[4\] " "Pin pc_debug_o\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[4] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[5\] " "Pin pc_debug_o\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[5] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[6\] " "Pin pc_debug_o\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[6] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[7\] " "Pin pc_debug_o\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[7] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[8\] " "Pin pc_debug_o\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[8] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[9\] " "Pin pc_debug_o\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[9] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[10\] " "Pin pc_debug_o\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[10] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[11\] " "Pin pc_debug_o\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[11] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[12\] " "Pin pc_debug_o\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[12] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[13\] " "Pin pc_debug_o\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[13] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[14\] " "Pin pc_debug_o\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[14] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[15\] " "Pin pc_debug_o\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[15] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[16\] " "Pin pc_debug_o\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[16] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[17\] " "Pin pc_debug_o\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[17] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[18\] " "Pin pc_debug_o\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[18] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[19\] " "Pin pc_debug_o\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[19] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[20\] " "Pin pc_debug_o\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[20] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[21\] " "Pin pc_debug_o\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[21] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[22\] " "Pin pc_debug_o\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[22] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[23\] " "Pin pc_debug_o\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[23] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[24\] " "Pin pc_debug_o\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[24] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[25\] " "Pin pc_debug_o\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[25] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[26\] " "Pin pc_debug_o\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[26] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[27\] " "Pin pc_debug_o\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[27] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[28\] " "Pin pc_debug_o\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[28] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[29\] " "Pin pc_debug_o\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[29] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[30\] " "Pin pc_debug_o\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[30] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug_o\[31\] " "Pin pc_debug_o\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug_o[31] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug_o[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[0\] " "Pin data_io_ledr_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[0] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[1\] " "Pin data_io_ledr_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[1] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[2\] " "Pin data_io_ledr_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[2] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[3\] " "Pin data_io_ledr_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[3] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[4\] " "Pin data_io_ledr_o\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[4] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[5\] " "Pin data_io_ledr_o\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[5] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[6\] " "Pin data_io_ledr_o\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[6] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[7\] " "Pin data_io_ledr_o\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[7] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[8\] " "Pin data_io_ledr_o\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[8] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[9\] " "Pin data_io_ledr_o\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[9] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[10\] " "Pin data_io_ledr_o\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[10] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[11\] " "Pin data_io_ledr_o\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[11] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[12\] " "Pin data_io_ledr_o\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[12] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[13\] " "Pin data_io_ledr_o\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[13] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[14\] " "Pin data_io_ledr_o\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[14] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[15\] " "Pin data_io_ledr_o\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[15] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[16\] " "Pin data_io_ledr_o\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[16] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[17\] " "Pin data_io_ledr_o\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[17] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[18\] " "Pin data_io_ledr_o\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[18] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[19\] " "Pin data_io_ledr_o\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[19] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[20\] " "Pin data_io_ledr_o\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[20] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[21\] " "Pin data_io_ledr_o\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[21] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[22\] " "Pin data_io_ledr_o\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[22] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[23\] " "Pin data_io_ledr_o\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[23] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[24\] " "Pin data_io_ledr_o\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[24] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[25\] " "Pin data_io_ledr_o\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[25] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[26\] " "Pin data_io_ledr_o\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[26] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[27\] " "Pin data_io_ledr_o\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[27] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[28\] " "Pin data_io_ledr_o\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[28] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[29\] " "Pin data_io_ledr_o\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[29] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[30\] " "Pin data_io_ledr_o\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[30] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_ledr_o\[31\] " "Pin data_io_ledr_o\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_ledr_o[31] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[0\] " "Pin data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[0] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[1\] " "Pin data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[1] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[2\] " "Pin data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[2] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[3\] " "Pin data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[3] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[4\] " "Pin data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[4] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[5\] " "Pin data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[5] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[6\] " "Pin data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[6] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[7\] " "Pin data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[7] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[8\] " "Pin data_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[8] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[9\] " "Pin data_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[9] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[10\] " "Pin data_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[10] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[11\] " "Pin data_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[11] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[12\] " "Pin data_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[12] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[13\] " "Pin data_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[13] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[14\] " "Pin data_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[14] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[15\] " "Pin data_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[15] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[16\] " "Pin data_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[16] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[17\] " "Pin data_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[17] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[18\] " "Pin data_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[18] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[19\] " "Pin data_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[19] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[20\] " "Pin data_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[20] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[21\] " "Pin data_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[21] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[22\] " "Pin data_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[22] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[23\] " "Pin data_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[23] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[24\] " "Pin data_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[24] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[25\] " "Pin data_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[25] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[26\] " "Pin data_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[26] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[27\] " "Pin data_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[27] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[28\] " "Pin data_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[28] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[29\] " "Pin data_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[29] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[30\] " "Pin data_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[30] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[31\] " "Pin data_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_out[31] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UART_TXD " "Pin UART_TXD not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART_TXD } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 561 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[0\] " "Pin HRDATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[0] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[1\] " "Pin HRDATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[1] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[2\] " "Pin HRDATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[2] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[3\] " "Pin HRDATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[3] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[4\] " "Pin HRDATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[4] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[5\] " "Pin HRDATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[5] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[6\] " "Pin HRDATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[6] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[7\] " "Pin HRDATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[7] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[8\] " "Pin HRDATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[8] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[9\] " "Pin HRDATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[9] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[10\] " "Pin HRDATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[10] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[11\] " "Pin HRDATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[11] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[12\] " "Pin HRDATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[12] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[13\] " "Pin HRDATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[13] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 462 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[14\] " "Pin HRDATA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[14] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[15\] " "Pin HRDATA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[15] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 464 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[16\] " "Pin HRDATA\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[16] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[17\] " "Pin HRDATA\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[17] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 466 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[18\] " "Pin HRDATA\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[18] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 467 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[19\] " "Pin HRDATA\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[19] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[20\] " "Pin HRDATA\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[20] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 469 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[21\] " "Pin HRDATA\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[21] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[22\] " "Pin HRDATA\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[22] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[23\] " "Pin HRDATA\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[23] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[24\] " "Pin HRDATA\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[24] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[25\] " "Pin HRDATA\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[25] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[26\] " "Pin HRDATA\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[26] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[27\] " "Pin HRDATA\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[27] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[28\] " "Pin HRDATA\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[28] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[29\] " "Pin HRDATA\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[29] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[30\] " "Pin HRDATA\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[30] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HRDATA\[31\] " "Pin HRDATA\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HRDATA[31] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HRDATA[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[0\] " "Pin HADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[0] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 481 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[1\] " "Pin HADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[1] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[2\] " "Pin HADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[2] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 483 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[3\] " "Pin HADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[3] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[4\] " "Pin HADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[4] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[5\] " "Pin HADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[5] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 486 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[6\] " "Pin HADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[6] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[7\] " "Pin HADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[7] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[8\] " "Pin HADDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[8] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[9\] " "Pin HADDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[9] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[10\] " "Pin HADDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[10] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[11\] " "Pin HADDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[11] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 492 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[12\] " "Pin HADDR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[12] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[13\] " "Pin HADDR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[13] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[14\] " "Pin HADDR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[14] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[15\] " "Pin HADDR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[15] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[16\] " "Pin HADDR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[16] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 497 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[17\] " "Pin HADDR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[17] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 498 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[18\] " "Pin HADDR\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[18] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 499 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[19\] " "Pin HADDR\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[19] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[20\] " "Pin HADDR\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[20] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[21\] " "Pin HADDR\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[21] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[22\] " "Pin HADDR\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[22] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[23\] " "Pin HADDR\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[23] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[24\] " "Pin HADDR\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[24] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[25\] " "Pin HADDR\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[25] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[26\] " "Pin HADDR\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[26] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 507 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[27\] " "Pin HADDR\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[27] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[28\] " "Pin HADDR\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[28] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[29\] " "Pin HADDR\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[29] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 510 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[30\] " "Pin HADDR\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[30] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HADDR\[31\] " "Pin HADDR\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HADDR[31] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HADDR[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "baud_tick " "Pin baud_tick not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { baud_tick } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { baud_tick } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 562 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_trans\[0\] " "Pin data_trans\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_trans[0] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_trans[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 513 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_trans\[1\] " "Pin data_trans\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_trans[1] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_trans[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 514 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_trans\[2\] " "Pin data_trans\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_trans[2] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_trans[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_trans\[3\] " "Pin data_trans\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_trans[3] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_trans[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 516 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_trans\[4\] " "Pin data_trans\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_trans[4] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_trans[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_trans\[5\] " "Pin data_trans\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_trans[5] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_trans[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 518 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_trans\[6\] " "Pin data_trans\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_trans[6] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_trans[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_trans\[7\] " "Pin data_trans\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_trans[7] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_trans[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_trans\[8\] " "Pin data_trans\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_trans[8] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_trans[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 521 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_trans\[9\] " "Pin data_trans\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_trans[9] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_trans[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_trans\[10\] " "Pin data_trans\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_trans[10] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_trans[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 523 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_trans\[11\] " "Pin data_trans\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_trans[11] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_trans[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[0\] " "Pin data_io_lcd_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[0] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 525 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[1\] " "Pin data_io_lcd_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[1] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[2\] " "Pin data_io_lcd_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[2] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[3\] " "Pin data_io_lcd_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[3] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[4\] " "Pin data_io_lcd_o\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[4] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 529 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[5\] " "Pin data_io_lcd_o\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[5] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 530 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[6\] " "Pin data_io_lcd_o\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[6] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 531 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[7\] " "Pin data_io_lcd_o\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[7] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 532 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[8\] " "Pin data_io_lcd_o\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[8] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 533 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[9\] " "Pin data_io_lcd_o\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[9] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[10\] " "Pin data_io_lcd_o\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[10] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 535 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[11\] " "Pin data_io_lcd_o\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[11] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 536 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[12\] " "Pin data_io_lcd_o\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[12] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 537 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[13\] " "Pin data_io_lcd_o\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[13] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 538 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[14\] " "Pin data_io_lcd_o\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[14] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 539 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[15\] " "Pin data_io_lcd_o\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[15] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[16\] " "Pin data_io_lcd_o\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[16] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 541 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[17\] " "Pin data_io_lcd_o\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[17] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 542 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[18\] " "Pin data_io_lcd_o\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[18] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 543 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[19\] " "Pin data_io_lcd_o\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[19] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 544 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[20\] " "Pin data_io_lcd_o\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[20] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 545 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[21\] " "Pin data_io_lcd_o\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[21] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 546 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[22\] " "Pin data_io_lcd_o\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[22] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 547 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[23\] " "Pin data_io_lcd_o\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[23] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 548 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[24\] " "Pin data_io_lcd_o\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[24] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 549 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[25\] " "Pin data_io_lcd_o\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[25] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 550 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[26\] " "Pin data_io_lcd_o\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[26] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 551 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[27\] " "Pin data_io_lcd_o\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[27] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 552 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[28\] " "Pin data_io_lcd_o\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[28] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 553 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[29\] " "Pin data_io_lcd_o\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[29] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 554 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[30\] " "Pin data_io_lcd_o\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[30] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 555 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_io_lcd_o\[31\] " "Pin data_io_lcd_o\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_io_lcd_o[31] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_lcd_o[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 556 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_input\[9\] " "Pin data_input\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_input[9] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_input[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UARTCLK " "Pin UARTCLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UARTCLK } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UARTCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 558 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_i " "Pin clk_i not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_i } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 557 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_ni " "Pin rst_ni not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst_ni } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_ni } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 559 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_input\[8\] " "Pin data_input\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_input[8] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_input[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UART_RXD " "Pin UART_RXD not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 560 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_input\[7\] " "Pin data_input\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_input[7] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_input[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_input\[6\] " "Pin data_input\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_input[6] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_input[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_input\[5\] " "Pin data_input\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_input[5] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_input[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_input\[1\] " "Pin data_input\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_input[1] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_input\[0\] " "Pin data_input\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_input[0] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_input\[2\] " "Pin data_input\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_input[2] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_input\[3\] " "Pin data_input\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_input[3] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_input\[4\] " "Pin data_input\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_input[4] } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_input[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733681873805 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1733681873805 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "104 " "TimeQuest Timing Analyzer is analyzing 104 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1733681874779 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Thesis_Project.sdc " "Synopsys Design Constraints File file not found: 'Thesis_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733681874786 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733681874787 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733681874870 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1733681874871 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733681874875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_i~input (placed in PIN N11 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node clk_i~input (placed in PIN N11 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733681875282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[1\] " "Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[1\]" {  } { { "RISC_V/D_FF_32bit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/D_FF_32bit.sv" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst|Q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 5038 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.IDLE " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.IDLE" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 1456 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.TRANS " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.TRANS" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 1457 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.READ " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.READ" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/custom_fsm_wr_rd.sv" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 1458 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875282 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733681875282 ""}  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_i~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 18004 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733681875282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UARTCLK~input (placed in PIN M11 (CLKIO12, DIFFCLK_7p, REFCLK2p)) " "Automatically promoted node UARTCLK~input (placed in PIN M11 (CLKIO12, DIFFCLK_7p, REFCLK2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733681875283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.START " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.START" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 590 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.STOP_1 " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.STOP_1" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 594 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.PARITY " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.PARITY" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 592 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.STOP_0 " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.STOP_0" {  } { { "rx_fsm.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/rx_fsm.sv" 50 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 593 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baud_tick~output " "Destination node baud_tick~output" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { baud_tick~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 17957 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875283 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733681875283 ""}  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UARTCLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 18003 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733681875283 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_ni~input (placed in PIN AB12 (CLKIO15, DIFFCLK_6n)) " "Automatically promoted node rst_ni~input (placed in PIN AB12 (CLKIO15, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G27 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G27" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733681875283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|rst_n " "Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|rst_n" {  } { { "RISC_V/execute_cycle.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/execute_cycle.sv" 125 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 3661 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|rst_n " "Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|rst_n" {  } { { "RISC_V/decode_cycle.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/decode_cycle.sv" 153 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 4970 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|PRDATA\[0\]~2 " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|PRDATA\[0\]~2" {  } { { "apb_interface.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/apb_interface.sv" 93 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 7231 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_mem\[127\]\[7\]~409 " "Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_mem\[127\]\[7\]~409" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 118 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][7]~409 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 12984 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_mem\[127\]\[7\]~410 " "Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_mem\[127\]\[7\]~410" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 118 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][7]~410 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 12986 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_mem\[127\]\[0\]~415 " "Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_mem\[127\]\[0\]~415" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 118 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][0]~415 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 12993 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_mem\[127\]\[3\]~2592 " "Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_mem\[127\]\[3\]~2592" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 118 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][3]~2592 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 15356 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_mem\[127\]\[0\]~4195 " "Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_mem\[127\]\[0\]~4195" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 118 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][0]~4195 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 16968 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|fifo_read_memory:FIFO_READ_MEMORY_BLOCK\|temp_read\[10\]~2 " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|fifo_read_memory:FIFO_READ_MEMORY_BLOCK\|temp_read\[10\]~2" {  } { { "fifo_read_memory.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/fifo_read_memory.sv" 39 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|temp_read[10]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 17362 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[20\] " "Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|inst\[20\]" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/imem.sv" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 4991 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875283 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1733681875283 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733681875283 ""}  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_ni~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 18005 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733681875283 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "Automatically promoted node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733681875284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|forward_ctr_unit:fwr_inst\|forwardB_en\[1\]~2 " "Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|forward_ctr_unit:fwr_inst\|forwardB_en\[1\]~2" {  } { { "RISC_V/forward_ctr_unit.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/forward_ctr_unit.sv" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst|forwardB_en[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 5935 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_output\[32\]\[0\]~0 " "Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_output\[32\]\[0\]~0" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 118 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[32][0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 5997 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_output\[0\]\[0\]~2 " "Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_output\[0\]\[0\]~2" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 118 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[0][0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 6031 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_output\[4\]\[0\]~3 " "Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_output\[4\]\[0\]~3" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 118 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[4][0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 6036 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_output\[40\]\[0\]~5 " "Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_output\[40\]\[0\]~5" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 118 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_output[40][0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 6115 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|WB_mem_wren " "Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|WB_mem_wren" {  } { { "RISC_V/mem_cycle.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/mem_cycle.sv" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_mem_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 3441 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_mem\[84\]\[0\]~29 " "Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_mem\[84\]\[0\]~29" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 118 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[84][0]~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 12358 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_mem\[127\]\[7\]~408 " "Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_mem\[127\]\[7\]~408" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 118 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][7]~408 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 12983 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_mem\[127\]\[7\]~410 " "Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_mem\[127\]\[7\]~410" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 118 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][7]~410 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 12986 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_mem\[127\]\[0\]~415 " "Destination node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|mem_cycle:MEM_instance\|dmem:dmem_inst\|data_mem\[127\]\[0\]~415" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/dmem.sv" 118 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|data_mem[127][0]~415 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 12993 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875284 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1733681875284 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733681875284 ""}  } { { "RISC_V/execute_cycle.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/execute_cycle.sv" 141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 3656 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733681875284 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|always0~0  " "Automatically promoted node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|imem:i_inst\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733681875285 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 12135 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733681875285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "Automatically promoted node AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733681875286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|sampling " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|sampling" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 42 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 1104 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|start_bit_detected~0 " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|start_bit_detected~0" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 9195 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|prev_rx~0 " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|prev_rx~0" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 41 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 9201 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|fifo_read_memory:FIFO_READ_MEMORY_BLOCK\|always0~0 " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|fifo_read_memory:FIFO_READ_MEMORY_BLOCK\|always0~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 17326 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875286 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733681875286 ""}  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/uart_start_bit_detect.sv" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 1109 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733681875286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "Automatically promoted node AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733681875286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|Selector1~0 " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|Selector1~0" {  } { { "FSM_AHB.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/FSM_AHB.sv" 65 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 7233 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|Selector3~1 " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|Selector3~1" {  } { { "FSM_AHB.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/FSM_AHB.sv" 65 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 8877 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|Selector4~0 " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|Selector4~0" {  } { { "FSM_AHB.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/FSM_AHB.sv" 65 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 12206 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|Selector2~0 " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|Selector2~0" {  } { { "FSM_AHB.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/FSM_AHB.sv" 65 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 12207 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|DataLengthDecoder:D_FF_PWDATA_BLOCK\|mid_pwdata\[0\] " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|DataLengthDecoder:D_FF_PWDATA_BLOCK\|mid_pwdata\[0\]" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 1513 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|DataLengthDecoder:D_FF_PWDATA_BLOCK\|mid_pwdata\[5\] " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|DataLengthDecoder:D_FF_PWDATA_BLOCK\|mid_pwdata\[5\]" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 1508 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|DataLengthDecoder:D_FF_PWDATA_BLOCK\|mid_pwdata\[7\] " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|DataLengthDecoder:D_FF_PWDATA_BLOCK\|mid_pwdata\[7\]" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 1506 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|DataLengthDecoder:D_FF_PWDATA_BLOCK\|mid_pwdata\[6\] " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|DataLengthDecoder:D_FF_PWDATA_BLOCK\|mid_pwdata\[6\]" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 1507 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|DataLengthDecoder:D_FF_PWDATA_BLOCK\|mid_pwdata\[2\] " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|DataLengthDecoder:D_FF_PWDATA_BLOCK\|mid_pwdata\[2\]" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 1511 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|DataLengthDecoder:D_FF_PWDATA_BLOCK\|mid_pwdata\[3\] " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|DataLengthDecoder:D_FF_PWDATA_BLOCK\|mid_pwdata\[3\]" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/DataLengthDecoder.sv" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK|mid_pwdata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 1510 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1733681875286 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733681875286 ""}  } { { "FSM_AHB.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/FSM_AHB.sv" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HwriteReg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 1585 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733681875286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|shift_register_rd:SHIFT_REGISTER_BLOCK\|Decoder1~2  " "Automatically promoted node AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|shift_register_rd:SHIFT_REGISTER_BLOCK\|Decoder1~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733681875287 ""}  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 58 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Decoder1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 17311 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733681875287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|shift_register_rd:SHIFT_REGISTER_BLOCK\|Selector1~3  " "Automatically promoted node AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|shift_register_rd:SHIFT_REGISTER_BLOCK\|Selector1~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733681875287 ""}  } { { "shift_register_rd.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/shift_register_rd.sv" 58 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK|Selector1~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 17749 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733681875287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout  " "Automatically promoted node AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733681875287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK\|signal_in_d " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK\|signal_in_d" {  } { { "encoder_method.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/encoder_method.sv" 25 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|signal_in_d } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 1565 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK\|HADDR_temp\[2\]~29 " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK\|HADDR_temp\[2\]~29" {  } { { "encoder_method.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/encoder_method.sv" 48 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|HADDR_temp[2]~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 6056 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK\|rising_edge " "Destination node AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK\|rising_edge" {  } { { "encoder_method.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/encoder_method.sv" 28 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK|rising_edge } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 1564 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875287 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_io_ledr_o\[0\]~output " "Destination node data_io_ledr_o\[0\]~output" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_io_ledr_o[0]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 17828 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1733681875287 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1733681875287 ""}  } { { "FSM_AHB.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/FSM_AHB.sv" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|HREADYout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 1590 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733681875287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|rst_n  " "Automatically promoted node pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|decode_cycle:ID_instance\|rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733681875287 ""}  } { { "RISC_V/decode_cycle.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/RISC_V/decode_cycle.sv" 153 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 4970 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733681875287 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733681876712 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733681876720 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733681876721 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733681876729 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733681876738 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733681876746 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733681876746 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733681876752 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733681877164 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1733681877172 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733681877172 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "217 unused 2.5V 11 206 0 " "Number of I/O pins in group: 217 (unused VREF, 2.5V VCCIO, 11 input, 206 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1733681877180 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1733681877180 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1733681877180 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733681877181 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733681877181 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 45 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733681877181 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733681877181 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733681877181 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 44 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733681877181 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 49 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733681877181 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 49 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733681877181 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 46 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733681877181 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733681877181 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 44 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733681877181 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 0 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733681877181 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733681877181 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1733681877181 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1733681877181 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733681877370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733681880049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733681885044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733681885094 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733681910359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:25 " "Fitter placement operations ending: elapsed time is 00:00:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733681910359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733681911829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "47 X35_Y34 X45_Y44 " "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X35_Y34 to location X45_Y44" {  } { { "loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 1 { 0 "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X35_Y34 to location X45_Y44"} { { 11 { 0 "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X35_Y34 to location X45_Y44"} 35 34 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1733681923376 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733681923376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:30 " "Fitter routing operations ending: elapsed time is 00:00:30" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733681942501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1733681942504 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733681942504 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "12.39 " "Total time spent on timing analysis during the Fitter is 12.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1733681942718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733681942777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733681944015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733681944069 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733681945254 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733681946843 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UARTCLK 2.5 V M11 " "Pin UARTCLK uses I/O standard 2.5 V at M11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UARTCLK } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UARTCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 558 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1733681947514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_i 2.5 V N11 " "Pin clk_i uses I/O standard 2.5 V at N11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_i } } } { "Thesis_Project.sv" "" { Text "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/Thesis_Project.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/" { { 0 { 0 ""} 0 557 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1733681947514 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1733681947514 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/output_files/Thesis_Project.fit.smsg " "Generated suppressed messages file C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/output_files/Thesis_Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733681948160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5170 " "Peak virtual memory: 5170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733681949933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 01:19:09 2024 " "Processing ended: Mon Dec 09 01:19:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733681949933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733681949933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733681949933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733681949933 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733681951838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733681951838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 01:19:10 2024 " "Processing started: Mon Dec 09 01:19:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733681951838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733681951838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Thesis_Project -c Thesis_Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Thesis_Project -c Thesis_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733681951838 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733681954334 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733681954385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733681954978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 01:19:14 2024 " "Processing ended: Mon Dec 09 01:19:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733681954978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733681954978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733681954978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733681954978 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733681955568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733681956864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733681956864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 01:19:15 2024 " "Processing started: Mon Dec 09 01:19:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733681956864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733681956864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Thesis_Project -c Thesis_Project " "Command: quartus_sta Thesis_Project -c Thesis_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733681956864 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1733681956926 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733681957309 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1733681957342 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1733681957342 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "104 " "TimeQuest Timing Analyzer is analyzing 104 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1733681957975 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Thesis_Project.sdc " "Synopsys Design Constraints File file not found: 'Thesis_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1733681958115 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1733681958116 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_i clk_i " "create_clock -period 1.000 -name clk_i clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958145 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " "create_clock -period 1.000 -name pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958145 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " "create_clock -period 1.000 -name pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958145 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958145 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout " "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958145 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958145 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958145 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst_ni rst_ni " "create_clock -period 1.000 -name rst_ni rst_ni" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958145 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] " "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958145 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958145 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UARTCLK UARTCLK " "create_clock -period 1.000 -name UARTCLK UARTCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958145 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958145 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1733681958377 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958379 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1733681958381 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1733681958396 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733681958919 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733681958919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.648 " "Worst-case setup slack is -14.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.648    -19836.320 clk_i  " "  -14.648    -19836.320 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.643      -196.564 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "   -6.643      -196.564 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.055        -9.717 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout  " "   -4.055        -9.717 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.097      -731.822 UARTCLK  " "   -3.097      -731.822 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.646        -4.869 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "   -2.646        -4.869 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.982       -48.948 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -1.982       -48.948 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.513       -10.045 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\]  " "   -1.513       -10.045 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.058        -1.646 rst_ni  " "   -1.058        -1.646 rst_ni " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.842        -4.720 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "   -0.842        -4.720 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.758        -6.030 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "   -0.758        -6.030 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666        -4.858 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "   -0.666        -4.858 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733681958921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.064 " "Worst-case hold slack is -1.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.064        -7.429 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "   -1.064        -7.429 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.953        -5.660 UARTCLK  " "   -0.953        -5.660 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.362        -0.617 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout  " "   -0.362        -0.617 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.310        -2.006 clk_i  " "   -0.310        -2.006 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.104        -0.363 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "   -0.104        -0.363 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.113         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377         0.000 rst_ni  " "    0.377         0.000 rst_ni " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.661         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.661         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\]  " "    0.751         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.804         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    0.804         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.026         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "    2.026         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681958986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733681958986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.229 " "Worst-case recovery slack is -4.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.229     -1250.299 clk_i  " "   -4.229     -1250.299 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115        -0.460 UARTCLK  " "   -0.115        -0.460 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.025         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733681959015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.264 " "Worst-case removal slack is -1.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.264       -32.537 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -1.264       -32.537 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.248      -510.570 clk_i  " "   -0.248      -510.570 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174       -59.253 UARTCLK  " "   -0.174       -59.253 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733681959043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -3415.000 clk_i  " "   -3.000     -3415.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -355.000 UARTCLK  " "   -3.000      -355.000 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 rst_ni  " "   -3.000        -3.000 rst_ni " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.348         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "    0.354         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    0.372         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\]  " "    0.400         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.425         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "    0.429         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout  " "    0.435         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.437         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681959046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733681959046 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1733681959708 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1733681959739 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1733681961075 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961505 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733681961633 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733681961633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.070 " "Worst-case setup slack is -13.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.070    -17521.515 clk_i  " "  -13.070    -17521.515 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.820      -172.755 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "   -5.820      -172.755 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.676        -8.753 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout  " "   -3.676        -8.753 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.695      -629.643 UARTCLK  " "   -2.695      -629.643 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.376        -4.302 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "   -2.376        -4.302 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.731       -42.901 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -1.731       -42.901 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.283        -8.235 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\]  " "   -1.283        -8.235 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.837        -1.265 rst_ni  " "   -0.837        -1.265 rst_ni " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.717        -3.758 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "   -0.717        -3.758 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.690        -5.486 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "   -0.690        -5.486 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.602        -4.358 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "   -0.602        -4.358 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733681961639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.877 " "Worst-case hold slack is -0.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.877        -4.301 UARTCLK  " "   -0.877        -4.301 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.843        -5.628 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "   -0.843        -5.628 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.296        -0.523 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout  " "   -0.296        -0.523 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.222        -1.009 clk_i  " "   -0.222        -1.009 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.029         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.162         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348         0.000 rst_ni  " "    0.348         0.000 rst_ni " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\]  " "    0.665         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.704         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.741         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    0.741         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.865         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "    1.865         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733681961697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.659 " "Worst-case recovery slack is -3.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.659     -1074.332 clk_i  " "   -3.659     -1074.332 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061        -0.061 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -0.061        -0.061 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007        -0.028 UARTCLK  " "   -0.007        -0.028 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733681961729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.069 " "Worst-case removal slack is -1.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.069       -27.085 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -1.069       -27.085 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.271      -494.981 clk_i  " "   -0.271      -494.981 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.169       -57.636 UARTCLK  " "   -0.169       -57.636 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733681961758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -3415.000 clk_i  " "   -3.000     -3415.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -355.000 UARTCLK  " "   -3.000      -355.000 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 rst_ni  " "   -3.000        -3.000 rst_ni " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.367         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout  " "    0.412         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.422         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "    0.423         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    0.428         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.438         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\]  " "    0.438         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "    0.439         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681961766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733681961766 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1733681962493 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962860 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733681962916 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733681962916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.909 " "Worst-case setup slack is -7.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.909    -10122.274 clk_i  " "   -7.909    -10122.274 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.452      -101.549 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "   -3.452      -101.549 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.090        -4.881 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout  " "   -2.090        -4.881 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.400      -267.921 UARTCLK  " "   -1.400      -267.921 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.359        -2.291 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "   -1.359        -2.291 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.624       -12.951 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -0.624       -12.951 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419        -2.144 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\]  " "   -0.419        -2.144 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278        -1.037 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "   -0.278        -1.037 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.232        -0.232 rst_ni  " "   -0.232        -0.232 rst_ni " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184        -1.458 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "   -0.184        -1.458 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093        -0.213 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "   -0.093        -0.213 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733681962935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.658 " "Worst-case hold slack is -0.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.658        -8.826 UARTCLK  " "   -0.658        -8.826 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.491        -3.301 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "   -0.491        -3.301 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333        -8.316 clk_i  " "   -0.333        -8.316 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262        -0.502 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout  " "   -0.262        -0.502 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064        -0.116 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -0.064        -0.116 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.027         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209         0.000 rst_ni  " "    0.209         0.000 rst_ni " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\]  " "    0.368         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    0.421         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.531         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.206         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "    1.206         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681962996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733681962996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.065 " "Worst-case recovery slack is -2.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.065      -633.204 clk_i  " "   -2.065      -633.204 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139        -7.901 UARTCLK  " "   -0.139        -7.901 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.072         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733681963030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.803 " "Worst-case removal slack is -0.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.803       -20.243 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -0.803       -20.243 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.217      -427.644 clk_i  " "   -0.217      -427.644 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.146       -50.041 UARTCLK  " "   -0.146       -50.041 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733681963062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -3462.993 clk_i  " "   -3.000     -3462.993 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -359.376 UARTCLK  " "   -3.000      -359.376 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 rst_ni  " "   -3.000        -3.000 rst_ni " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "    0.321         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\]  " "    0.347         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.347         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    0.360         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.416         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.420         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q  " "    0.424         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout  " "    0.471         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HREADYout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733681963071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733681963071 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733681964436 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733681964437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733681964676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 01:19:24 2024 " "Processing ended: Mon Dec 09 01:19:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733681964676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733681964676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733681964676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733681964676 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733681966661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733681966661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 01:19:25 2024 " "Processing started: Mon Dec 09 01:19:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733681966661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733681966661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Thesis_Project -c Thesis_Project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Thesis_Project -c Thesis_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733681966661 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Thesis_Project.vo C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/simulation/modelsim/ simulation " "Generated file Thesis_Project.vo in folder \"C:/Users/Admin/Desktop/HK241/DATN/Capstone_Project_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733681968780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733681968869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 01:19:28 2024 " "Processing ended: Mon Dec 09 01:19:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733681968869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733681968869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733681968869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733681968869 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 131 s " "Quartus II Full Compilation was successful. 0 errors, 131 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733681969504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733682013883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733682013884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 01:20:12 2024 " "Processing started: Mon Dec 09 01:20:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733682013884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1733682013884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp Thesis_Project -c Thesis_Project --netlist_type=sgate " "Command: quartus_rpp Thesis_Project -c Thesis_Project --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1733682013884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4476 " "Peak virtual memory: 4476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733682014837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 01:20:14 2024 " "Processing ended: Mon Dec 09 01:20:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733682014837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733682014837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733682014837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1733682014837 ""}
