digraph "CFG for '_ZL9sumReducePiPf' function" {
	label="CFG for '_ZL9sumReducePiPf' function";

	Node0x46c8200 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %4 = icmp ult i32 %3, 64\l  br i1 %4, label %5, label %10\l|{<s0>T|<s1>F}}"];
	Node0x46c8200:s0 -> Node0x46c9680;
	Node0x46c8200:s1 -> Node0x46c9710;
	Node0x46c9680 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%5:\l5:                                                \l  %6 = shl nuw nsw i32 %3, 9\l  %7 = zext i32 %6 to i64\l  %8 = getelementptr inbounds float, float addrspace(1)* %1, i64 %7\l  %9 = load float, float addrspace(1)* %8, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  br label %10\l}"];
	Node0x46c9680 -> Node0x46c9710;
	Node0x46c9710 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%10:\l10:                                               \l  %11 = phi float [ %9, %5 ], [ 0.000000e+00, %2 ]\l  %12 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZL9sumReducePiPfE5s_sum, i32 0, i32 %3\l  store float %11, float addrspace(3)* %12, align 4\l  %13 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %14 = getelementptr i8, i8 addrspace(4)* %13, i64 4\l  %15 = bitcast i8 addrspace(4)* %14 to i16 addrspace(4)*\l  %16 = load i16, i16 addrspace(4)* %15, align 4, !range !10, !invariant.load\l... !9\l  %17 = icmp ult i16 %16, 2\l  br i1 %17, label %22, label %18\l|{<s0>T|<s1>F}}"];
	Node0x46c9710:s0 -> Node0x46cb6f0;
	Node0x46c9710:s1 -> Node0x46cb780;
	Node0x46cb780 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%18:\l18:                                               \l  %19 = zext i16 %16 to i32\l  br label %26\l}"];
	Node0x46cb780 -> Node0x46cb930;
	Node0x46cb9f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%20:\l20:                                               \l  %21 = load float, float addrspace(3)* %12, align 4, !tbaa !5\l  br label %22\l}"];
	Node0x46cb9f0 -> Node0x46cb6f0;
	Node0x46cb6f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%22:\l22:                                               \l  %23 = phi float [ %21, %20 ], [ %11, %10 ]\l  %24 = zext i32 %3 to i64\l  %25 = getelementptr inbounds float, float addrspace(1)* %1, i64 %24\l  store float %23, float addrspace(1)* %25, align 4, !tbaa !5\l  ret void\l}"];
	Node0x46cb930 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%26:\l26:                                               \l  %27 = phi i32 [ %19, %18 ], [ %28, %36 ]\l  %28 = lshr i32 %27, 1\l  %29 = icmp ult i32 %3, %28\l  br i1 %29, label %30, label %36\l|{<s0>T|<s1>F}}"];
	Node0x46cb930:s0 -> Node0x46cc690;
	Node0x46cb930:s1 -> Node0x46cc440;
	Node0x46cc690 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%30:\l30:                                               \l  %31 = add nuw nsw i32 %28, %3\l  %32 = getelementptr inbounds [512 x float], [512 x float] addrspace(3)*\l... @_ZZL9sumReducePiPfE5s_sum, i32 0, i32 %31\l  %33 = load float, float addrspace(3)* %32, align 4, !tbaa !5\l  %34 = load float, float addrspace(3)* %12, align 4, !tbaa !5\l  %35 = fadd contract float %33, %34\l  store float %35, float addrspace(3)* %12, align 4, !tbaa !5\l  br label %36\l}"];
	Node0x46cc690 -> Node0x46cc440;
	Node0x46cc440 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%36:\l36:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %37 = icmp ult i32 %27, 4\l  br i1 %37, label %20, label %26, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x46cc440:s0 -> Node0x46cb9f0;
	Node0x46cc440:s1 -> Node0x46cb930;
}
