Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:43:36 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : sv_chip1_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_9/corr_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/corr_out_9_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.557%)  route 0.094ns (44.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.609     1.663    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_9/tm3_clk_v0_IBUF_BUFG
    SLICE_X44Y251                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_9/corr_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y251        FDRE (Prop_fdre_C_Q)         0.118     1.781 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_9/corr_out_reg[2]/Q
                         net (fo=1, routed)           0.094     1.876    wrapper_norm_corr_20_inst_n/corr_20_inst/n_21_inst_corr_9
    SLICE_X45Y249        FDRE                                         r  wrapper_norm_corr_20_inst_n/corr_20_inst/corr_out_9_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.735     2.028    wrapper_norm_corr_20_inst_n/corr_20_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X45Y249                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/corr_out_9_reg[2]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X45Y249        FDRE (Hold_fdre_C_D)         0.033     1.814    wrapper_norm_corr_20_inst_n/corr_20_inst/corr_out_9_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/dout_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/limxrim_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.183ns (55.218%)  route 0.148ns (44.782%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.605     1.659    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/tm3_clk_v0_IBUF_BUFG
    SLICE_X59Y254                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/dout_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y254        FDRE (Prop_fdre_C_Q)         0.100     1.759 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/dout_2_reg[7]/Q
                         net (fo=15, routed)          0.148     1.908    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/Q[7]
    SLICE_X57Y253                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/limxrim_reg[15]_i_2__39/I0
    SLICE_X57Y253        LUT4 (Prop_lut4_I0_O)        0.028     1.936 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_19/limxrim_reg[15]_i_2__39/O
                         net (fo=1, routed)           0.000     1.936    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/I339[0]
    SLICE_X57Y253                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_1__39/S[0]
    SLICE_X57Y253        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.991 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_sh_reg_r_1/limxrim_reg_reg[15]_i_1__39/O[0]
                         net (fo=1, routed)           0.000     1.991    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/D[11]
    SLICE_X57Y253        FDRE                                         r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/limxrim_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.829     2.122    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/tm3_clk_v0_IBUF_BUFG
    SLICE_X57Y253                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/limxrim_reg_reg[15]/C
                         clock pessimism             -0.266     1.855    
    SLICE_X57Y253        FDRE (Hold_fdre_C_D)         0.071     1.926    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_19/limxrim_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_5_inst_p/norm_inst_left/din_2_tmp2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_5_inst_p/norm_inst_left/my_div_inst_2/my_divider_inst/DataA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.910%)  route 0.193ns (60.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.618     1.672    wrapper_norm_corr_5_inst_p/norm_inst_left/tm3_clk_v0_IBUF_BUFG
    SLICE_X4Y199                                                      r  wrapper_norm_corr_5_inst_p/norm_inst_left/din_2_tmp2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y199         FDRE (Prop_fdre_C_Q)         0.100     1.772 r  wrapper_norm_corr_5_inst_p/norm_inst_left/din_2_tmp2_reg[2]/Q
                         net (fo=1, routed)           0.193     1.965    wrapper_norm_corr_5_inst_p/norm_inst_left/my_div_inst_2/my_divider_inst/I1[2]
    SLICE_X5Y200                                                      r  wrapper_norm_corr_5_inst_p/norm_inst_left/my_div_inst_2/my_divider_inst/DataA[2]_i_1__3/I0
    SLICE_X5Y200         LUT4 (Prop_lut4_I0_O)        0.028     1.993 r  wrapper_norm_corr_5_inst_p/norm_inst_left/my_div_inst_2/my_divider_inst/DataA[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.993    wrapper_norm_corr_5_inst_p/norm_inst_left/my_div_inst_2/my_divider_inst/n_0_DataA[2]_i_1__3
    SLICE_X5Y200         FDRE                                         r  wrapper_norm_corr_5_inst_p/norm_inst_left/my_div_inst_2/my_divider_inst/DataA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.812     2.105    wrapper_norm_corr_5_inst_p/norm_inst_left/my_div_inst_2/my_divider_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X5Y200                                                      r  wrapper_norm_corr_5_inst_p/norm_inst_left/my_div_inst_2/my_divider_inst/DataA_reg[2]/C
                         clock pessimism             -0.238     1.866    
    SLICE_X5Y200         FDRE (Hold_fdre_C_D)         0.060     1.926    wrapper_norm_corr_5_inst_p/norm_inst_left/my_div_inst_2/my_divider_inst/DataA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/corr_out_13_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            corr_out_113_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.358ns (81.942%)  route 0.079ns (18.058%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.524     1.578    wrapper_norm_corr_20_inst_n/corr_20_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X52Y246                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/corr_out_13_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y246        FDRE (Prop_fdre_C_Q)         0.100     1.678 r  wrapper_norm_corr_20_inst_n/corr_20_inst/corr_out_13_reg[0]/Q
                         net (fo=1, routed)           0.078     1.757    wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_13[0]
    SLICE_X53Y246                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_113[11]_i_15/I1
    SLICE_X53Y246        LUT2 (Prop_lut2_I1_O)        0.028     1.785 r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_113[11]_i_15/O
                         net (fo=1, routed)           0.000     1.785    wrapper_norm_corr_20_inst_p/corr_20_inst/n_0_corr_out_113[11]_i_15
    SLICE_X53Y246                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_113_reg[11]_i_7/S[0]
    SLICE_X53Y246        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     1.899 r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_113_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.899    wrapper_norm_corr_20_inst_p/corr_20_inst/n_0_corr_out_113_reg[11]_i_7
    SLICE_X53Y247                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_113_reg[11]_i_2/CI
    SLICE_X53Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.924 r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_113_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.924    wrapper_norm_corr_20_inst_p/corr_20_inst/n_0_corr_out_113_reg[11]_i_2
    SLICE_X53Y248                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_113_reg[11]_i_1/CI
    SLICE_X53Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.949 r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_113_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.949    wrapper_norm_corr_20_inst_p/corr_20_inst/n_0_corr_out_113_reg[11]_i_1
    SLICE_X53Y249                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_113_reg[15]_i_1/CI
    SLICE_X53Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.974 r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_113_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    wrapper_norm_corr_20_inst_p/corr_20_inst/n_0_corr_out_113_reg[15]_i_1
    SLICE_X53Y250                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_113_reg[17]_i_1/CI
    SLICE_X53Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.015 r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_113_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.015    corr_out_1130[17]
    SLICE_X53Y250        FDRE                                         r  corr_out_113_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.831     2.124    tm3_clk_v0_IBUF_BUFG
    SLICE_X53Y250                                                     r  corr_out_113_reg[17]/C
                         clock pessimism             -0.246     1.877    
    SLICE_X53Y250        FDRE (Hold_fdre_C_D)         0.071     1.948    corr_out_113_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/corr_out_tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.177ns (53.425%)  route 0.154ns (46.575%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.513     1.567    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/tm3_clk_v0_IBUF_BUFG
    SLICE_X63Y225                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y225        FDRE (Prop_fdre_C_Q)         0.100     1.667 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg_reg[15]/Q
                         net (fo=1, routed)           0.154     1.822    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/limxrim_reg[15]
    SLICE_X57Y224                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/corr_out_tmp[15]_i_2/I1
    SLICE_X57Y224        LUT2 (Prop_lut2_I1_O)        0.028     1.850 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/corr_out_tmp[15]_i_2/O
                         net (fo=1, routed)           0.000     1.850    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/n_0_corr_out_tmp[15]_i_2
    SLICE_X57Y224                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/corr_out_tmp_reg[15]_i_1/S[3]
    SLICE_X57Y224        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.899 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/corr_out_tmp_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/corr_out_tmp0[15]
    SLICE_X57Y224        FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/corr_out_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.713     2.006    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/tm3_clk_v0_IBUF_BUFG
    SLICE_X57Y224                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/corr_out_tmp_reg[15]/C
                         clock pessimism             -0.246     1.759    
    SLICE_X57Y224        FDRE (Hold_fdre_C_D)         0.071     1.830    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_0/corr_out_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/corr_out_tmp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.201ns (59.853%)  route 0.135ns (40.147%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.525     1.579    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/tm3_clk_v0_IBUF_BUFG
    SLICE_X58Y205                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y205        FDRE (Prop_fdre_C_Q)         0.118     1.697 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/lrexrre_reg_reg[12]/Q
                         net (fo=2, routed)           0.135     1.832    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/n_0_lrexrre_reg_reg[12]
    SLICE_X57Y206                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/corr_out_tmp[15]_i_5/I0
    SLICE_X57Y206        LUT2 (Prop_lut2_I0_O)        0.028     1.860 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/corr_out_tmp[15]_i_5/O
                         net (fo=1, routed)           0.000     1.860    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/n_0_corr_out_tmp[15]_i_5
    SLICE_X57Y206                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/corr_out_tmp_reg[15]_i_1/S[0]
    SLICE_X57Y206        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.915 r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/corr_out_tmp_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/n_7_corr_out_tmp_reg[15]_i_1
    SLICE_X57Y206        FDRE                                         r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/corr_out_tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.729     2.022    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/tm3_clk_v0_IBUF_BUFG
    SLICE_X57Y206                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/corr_out_tmp_reg[12]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X57Y206        FDRE (Hold_fdre_C_D)         0.071     1.846    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_9/corr_out_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/limxrim_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/corr_out_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.177ns (53.418%)  route 0.154ns (46.582%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.580     1.634    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/tm3_clk_v0_IBUF_BUFG
    SLICE_X32Y198                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/limxrim_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y198        FDRE (Prop_fdre_C_Q)         0.100     1.734 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/limxrim_reg_reg[5]/Q
                         net (fo=1, routed)           0.154     1.889    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/n_0_limxrim_reg_reg[5]
    SLICE_X39Y200                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/corr_out_tmp[7]_i_4/I1
    SLICE_X39Y200        LUT2 (Prop_lut2_I1_O)        0.028     1.917 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/corr_out_tmp[7]_i_4/O
                         net (fo=1, routed)           0.000     1.917    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/n_0_corr_out_tmp[7]_i_4
    SLICE_X39Y200                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/corr_out_tmp_reg[7]_i_1/S[1]
    SLICE_X39Y200        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.966 r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/corr_out_tmp_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.966    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/n_6_corr_out_tmp_reg[7]_i_1
    SLICE_X39Y200        FDRE                                         r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/corr_out_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.768     2.061    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/tm3_clk_v0_IBUF_BUFG
    SLICE_X39Y200                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/corr_out_tmp_reg[5]/C
                         clock pessimism             -0.238     1.822    
    SLICE_X39Y200        FDRE (Hold_fdre_C_D)         0.071     1.893    wrapper_norm_corr_10_inst_p/corr_5_inst/inst_corr_9/corr_out_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_7/corr_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/corr_out_7_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.100ns (43.422%)  route 0.130ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.646     1.700    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_7/tm3_clk_v0_IBUF_BUFG
    SLICE_X34Y250                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_7/corr_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y250        FDRE (Prop_fdre_C_Q)         0.100     1.800 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_7/corr_out_reg[11]/Q
                         net (fo=1, routed)           0.130     1.931    wrapper_norm_corr_20_inst_n/corr_20_inst/n_12_inst_corr_7
    SLICE_X35Y249        FDRE                                         r  wrapper_norm_corr_20_inst_n/corr_20_inst/corr_out_7_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.772     2.065    wrapper_norm_corr_20_inst_n/corr_20_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X35Y249                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/corr_out_7_reg[11]/C
                         clock pessimism             -0.246     1.818    
    SLICE_X35Y249        FDRE (Hold_fdre_C_D)         0.038     1.856    wrapper_norm_corr_20_inst_n/corr_20_inst/corr_out_7_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_7/corr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/corr_out_7_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.158%)  route 0.137ns (57.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.646     1.700    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_7/tm3_clk_v0_IBUF_BUFG
    SLICE_X35Y251                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_7/corr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y251        FDRE (Prop_fdre_C_Q)         0.100     1.800 r  wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_7/corr_out_reg[4]/Q
                         net (fo=1, routed)           0.137     1.938    wrapper_norm_corr_20_inst_n/corr_20_inst/n_19_inst_corr_7
    SLICE_X34Y248        FDRE                                         r  wrapper_norm_corr_20_inst_n/corr_20_inst/corr_out_7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.772     2.065    wrapper_norm_corr_20_inst_n/corr_20_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X34Y248                                                     r  wrapper_norm_corr_20_inst_n/corr_20_inst/corr_out_7_reg[4]/C
                         clock pessimism             -0.246     1.818    
    SLICE_X34Y248        FDRE (Hold_fdre_C_D)         0.043     1.861    wrapper_norm_corr_20_inst_n/corr_20_inst/corr_out_7_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/corr_out_8_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            corr_out_28_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.177ns (51.134%)  route 0.169ns (48.867%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.899     1.028    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.525     1.579    wrapper_norm_corr_10_inst_n/corr_5_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X61Y203                                                     r  wrapper_norm_corr_10_inst_n/corr_5_inst/corr_out_8_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y203        FDRE (Prop_fdre_C_Q)         0.100     1.679 r  wrapper_norm_corr_10_inst_n/corr_5_inst/corr_out_8_reg[9]/Q
                         net (fo=1, routed)           0.169     1.849    wrapper_norm_corr_10_inst_p/corr_5_inst/corr_out_8[9]
    SLICE_X53Y202                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/corr_out_28[11]_i_5/I1
    SLICE_X53Y202        LUT2 (Prop_lut2_I1_O)        0.028     1.877 r  wrapper_norm_corr_10_inst_p/corr_5_inst/corr_out_28[11]_i_5/O
                         net (fo=1, routed)           0.000     1.877    wrapper_norm_corr_10_inst_p/corr_5_inst/n_0_corr_out_28[11]_i_5
    SLICE_X53Y202                                                     r  wrapper_norm_corr_10_inst_p/corr_5_inst/corr_out_28_reg[11]_i_1/S[1]
    SLICE_X53Y202        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.926 r  wrapper_norm_corr_10_inst_p/corr_5_inst/corr_out_28_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.926    corr_out_280[9]
    SLICE_X53Y202        FDRE                                         r  corr_out_28_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AF30                                                              r  tm3_clk_v0_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           0.967     1.263    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0                                                     r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.293 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=11405, routed)       0.731     2.024    tm3_clk_v0_IBUF_BUFG
    SLICE_X53Y202                                                     r  corr_out_28_reg[9]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X53Y202        FDRE (Hold_fdre_C_D)         0.071     1.848    corr_out_28_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.077    




