14:03:14 INFO  : Registering command handlers for SDK TCF services
14:03:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\temp_xsdb_launch_script.tcl
14:03:17 INFO  : XSCT server has started successfully.
14:03:17 INFO  : Successfully done setting XSCT server connection channel  
14:03:17 INFO  : Processing command line option -hwspec C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper.hdf.
14:03:17 INFO  : Successfully done setting SDK workspace  
17:32:56 INFO  : Registering command handlers for SDK TCF services
17:32:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\temp_xsdb_launch_script.tcl
17:32:57 INFO  : XSCT server has started successfully.
17:32:58 INFO  : Successfully done setting XSCT server connection channel  
17:32:58 INFO  : Processing command line option -hwspec C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper.hdf.
17:32:58 INFO  : Successfully done setting SDK workspace  
17:32:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:33:37 INFO  : Registering command handlers for SDK TCF services
17:33:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\temp_xsdb_launch_script.tcl
17:33:39 INFO  : XSCT server has started successfully.
17:33:39 INFO  : Successfully done setting XSCT server connection channel  
17:33:39 INFO  : Processing command line option -hwspec C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper.hdf.
17:33:39 INFO  : Successfully done setting SDK workspace  
17:33:39 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:47:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:27 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
17:47:27 INFO  : 'jtag frequency' command is executed.
17:47:27 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:47:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
17:47:30 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:47:31 INFO  : Context for 'APU' is selected.
17:47:31 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:47:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:32 INFO  : Context for 'APU' is selected.
17:47:32 INFO  : 'stop' command is executed.
17:47:34 INFO  : 'ps7_init' command is executed.
17:47:34 INFO  : 'ps7_post_config' command is executed.
17:47:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:47:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:35 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:35 INFO  : Memory regions updated for context APU
17:47:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:36 INFO  : 'con' command is executed.
17:47:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

17:47:36 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
17:48:10 INFO  : Disconnected from the channel tcfchan#1.
17:48:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
17:48:11 INFO  : 'jtag frequency' command is executed.
17:48:11 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
17:48:14 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:48:14 INFO  : Context for 'APU' is selected.
17:48:15 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:48:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:15 INFO  : Context for 'APU' is selected.
17:48:15 INFO  : 'stop' command is executed.
17:48:15 INFO  : 'ps7_init' command is executed.
17:48:15 INFO  : 'ps7_post_config' command is executed.
17:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:15 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:15 INFO  : Memory regions updated for context APU
17:48:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:16 INFO  : 'con' command is executed.
17:48:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

17:48:16 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
17:49:17 INFO  : Disconnected from the channel tcfchan#2.
17:49:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:19 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
17:49:19 INFO  : 'jtag frequency' command is executed.
17:49:19 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:49:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
17:49:21 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:49:21 INFO  : Context for 'APU' is selected.
17:49:22 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:49:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:22 INFO  : Context for 'APU' is selected.
17:49:22 INFO  : 'stop' command is executed.
17:49:23 INFO  : 'ps7_init' command is executed.
17:49:23 INFO  : 'ps7_post_config' command is executed.
17:49:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:49:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:23 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:23 INFO  : Memory regions updated for context APU
17:49:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:23 INFO  : 'con' command is executed.
17:49:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

17:49:23 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
17:51:10 INFO  : Disconnected from the channel tcfchan#3.
17:51:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
17:51:11 INFO  : 'jtag frequency' command is executed.
17:51:11 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
17:51:13 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:51:13 INFO  : Context for 'APU' is selected.
17:51:14 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:51:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:14 INFO  : Context for 'APU' is selected.
17:51:14 INFO  : 'stop' command is executed.
17:51:15 INFO  : 'ps7_init' command is executed.
17:51:15 INFO  : 'ps7_post_config' command is executed.
17:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:15 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:15 INFO  : Memory regions updated for context APU
17:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:15 INFO  : 'con' command is executed.
17:51:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

17:51:15 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
17:52:26 INFO  : Disconnected from the channel tcfchan#4.
17:52:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:28 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
17:52:28 INFO  : 'jtag frequency' command is executed.
17:52:28 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
17:52:30 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:52:30 INFO  : Context for 'APU' is selected.
17:52:31 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:52:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:31 INFO  : Context for 'APU' is selected.
17:52:31 INFO  : 'stop' command is executed.
17:52:31 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
17:52:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
----------------End of Script----------------

17:55:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:54 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
17:55:54 INFO  : 'jtag frequency' command is executed.
17:55:54 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:55:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
17:55:58 ERROR : fpga configuration failed. DONE PIN is not HIGH
17:55:58 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
17:55:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

17:58:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:26 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
17:58:26 INFO  : 'jtag frequency' command is executed.
17:58:26 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
17:58:31 ERROR : fpga configuration failed. DONE PIN is not HIGH
17:58:31 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
17:58:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

17:59:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:33 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
17:59:33 INFO  : 'jtag frequency' command is executed.
17:59:33 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:59:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
17:59:37 ERROR : fpga configuration failed. DONE PIN is not HIGH
17:59:37 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
17:59:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

18:01:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:27 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:01:27 INFO  : 'jtag frequency' command is executed.
18:01:27 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:01:27 INFO  : Context for 'APU' is selected.
18:01:28 INFO  : System reset is completed.
18:01:31 INFO  : 'after 3000' command is executed.
18:01:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:01:33 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:01:33 INFO  : Context for 'APU' is selected.
18:01:33 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:01:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:33 INFO  : Context for 'APU' is selected.
18:01:33 INFO  : 'ps7_init' command is executed.
18:01:33 INFO  : 'ps7_post_config' command is executed.
18:01:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

18:01:33 INFO  : Memory regions updated for context APU
18:01:33 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:02:03 INFO  : Disconnected from the channel tcfchan#5.
18:02:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:04 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:02:04 INFO  : 'jtag frequency' command is executed.
18:02:04 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:02:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:02:06 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:02:06 INFO  : Context for 'APU' is selected.
18:02:07 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:02:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:07 INFO  : Context for 'APU' is selected.
18:02:07 INFO  : 'stop' command is executed.
18:02:08 INFO  : 'ps7_init' command is executed.
18:02:08 INFO  : 'ps7_post_config' command is executed.
18:02:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

18:02:08 INFO  : Memory regions updated for context APU
18:02:08 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
18:02:44 INFO  : Disconnected from the channel tcfchan#6.
18:02:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:45 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:02:45 INFO  : 'jtag frequency' command is executed.
18:02:45 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:02:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:02:48 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:02:48 INFO  : Context for 'APU' is selected.
18:02:49 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:02:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:49 INFO  : Context for 'APU' is selected.
18:02:49 INFO  : 'stop' command is executed.
18:02:49 INFO  : 'ps7_init' command is executed.
18:02:49 INFO  : 'ps7_post_config' command is executed.
18:02:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:02:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:50 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:50 INFO  : Memory regions updated for context APU
18:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:50 INFO  : 'con' command is executed.
18:02:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

18:02:50 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
18:03:06 INFO  : Disconnected from the channel tcfchan#7.
18:03:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:07 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:03:07 INFO  : 'jtag frequency' command is executed.
18:03:07 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:03:10 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:03:10 INFO  : Context for 'APU' is selected.
18:03:11 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:03:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:11 INFO  : Context for 'APU' is selected.
18:03:11 INFO  : 'stop' command is executed.
18:03:11 INFO  : 'ps7_init' command is executed.
18:03:11 INFO  : 'ps7_post_config' command is executed.
18:03:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:03:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:12 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:12 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:12 INFO  : Memory regions updated for context APU
18:03:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:12 INFO  : 'con' command is executed.
18:03:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

18:03:12 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
18:08:34 INFO  : Disconnected from the channel tcfchan#8.
18:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:35 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:08:35 INFO  : 'jtag frequency' command is executed.
18:08:35 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:08:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:08:38 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:08:38 INFO  : Context for 'APU' is selected.
18:08:39 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:08:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:39 INFO  : Context for 'APU' is selected.
18:08:39 INFO  : 'stop' command is executed.
18:08:39 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
18:08:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
----------------End of Script----------------

18:10:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:19 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:10:19 INFO  : 'jtag frequency' command is executed.
18:10:19 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:10:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:10:23 ERROR : fpga configuration failed. DONE PIN is not HIGH
18:10:23 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
18:10:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

18:10:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:10:34 INFO  : 'jtag frequency' command is executed.
18:10:34 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:10:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:10:38 ERROR : fpga configuration failed. DONE PIN is not HIGH
18:10:38 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
18:10:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

18:10:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:57 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:10:57 INFO  : 'jtag frequency' command is executed.
18:10:57 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:10:57 INFO  : Context for 'APU' is selected.
18:10:58 INFO  : System reset is completed.
18:11:01 INFO  : 'after 3000' command is executed.
18:11:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:11:03 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:11:03 INFO  : Context for 'APU' is selected.
18:11:03 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:11:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:03 INFO  : Context for 'APU' is selected.
18:11:03 INFO  : 'ps7_init' command is executed.
18:11:03 INFO  : 'ps7_post_config' command is executed.
18:11:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:03 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:03 INFO  : Memory regions updated for context APU
18:11:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:04 INFO  : 'con' command is executed.
18:11:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

18:11:04 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(1).tcl'
18:12:59 INFO  : Disconnected from the channel tcfchan#9.
18:13:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:00 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:13:00 INFO  : 'jtag frequency' command is executed.
18:13:00 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:13:00 INFO  : Context for 'APU' is selected.
18:13:00 INFO  : System reset is completed.
18:13:03 INFO  : 'after 3000' command is executed.
18:13:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:13:05 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:13:05 INFO  : Context for 'APU' is selected.
18:13:06 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:13:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:06 INFO  : Context for 'APU' is selected.
18:13:07 INFO  : 'ps7_init' command is executed.
18:13:07 INFO  : 'ps7_post_config' command is executed.
18:13:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:07 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:07 INFO  : Memory regions updated for context APU
18:13:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:07 INFO  : 'con' command is executed.
18:13:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

18:13:07 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(1).tcl'
18:13:33 INFO  : Disconnected from the channel tcfchan#10.
18:13:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:13:34 INFO  : 'jtag frequency' command is executed.
18:13:34 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:13:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:13:37 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:13:37 INFO  : Context for 'APU' is selected.
18:13:38 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:13:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:38 INFO  : Context for 'APU' is selected.
18:13:38 INFO  : 'stop' command is executed.
18:13:38 INFO  : 'ps7_init' command is executed.
18:13:38 INFO  : 'ps7_post_config' command is executed.
18:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:39 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:39 INFO  : Memory regions updated for context APU
18:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:39 INFO  : 'con' command is executed.
18:13:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

18:13:39 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(1).tcl'
18:24:13 INFO  : Disconnected from the channel tcfchan#11.
18:24:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:14 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:24:14 INFO  : 'jtag frequency' command is executed.
18:24:14 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:24:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:24:16 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:24:16 INFO  : Context for 'APU' is selected.
18:24:17 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:24:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:17 INFO  : Context for 'APU' is selected.
18:24:17 INFO  : 'stop' command is executed.
18:24:18 INFO  : 'ps7_init' command is executed.
18:24:18 INFO  : 'ps7_post_config' command is executed.
18:24:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:24:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:18 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:18 INFO  : Memory regions updated for context APU
18:24:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:18 INFO  : 'con' command is executed.
18:24:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

18:24:18 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(1).tcl'
18:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:48 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:24:48 INFO  : 'jtag frequency' command is executed.
18:24:48 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:24:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:24:51 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:24:51 INFO  : Context for 'APU' is selected.
18:24:51 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:24:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:24:51 INFO  : Context for 'APU' is selected.
18:24:51 INFO  : 'stop' command is executed.
18:24:51 INFO  : 'ps7_init' command is executed.
18:24:51 INFO  : 'ps7_post_config' command is executed.
18:24:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:24:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:51 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:24:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:24:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:24:51 INFO  : Memory regions updated for context APU
18:24:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:24:51 INFO  : 'con' command is executed.
18:24:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

18:24:51 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
18:25:16 INFO  : Disconnected from the channel tcfchan#12.
18:25:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:17 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:25:17 INFO  : 'jtag frequency' command is executed.
18:25:17 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:25:17 INFO  : Context for 'APU' is selected.
18:25:17 INFO  : System reset is completed.
18:25:20 INFO  : 'after 3000' command is executed.
18:25:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:25:23 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:25:23 INFO  : Context for 'APU' is selected.
18:25:24 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:25:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:24 INFO  : Context for 'APU' is selected.
18:25:24 INFO  : 'ps7_init' command is executed.
18:25:24 INFO  : 'ps7_post_config' command is executed.
18:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:24 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:24 INFO  : Memory regions updated for context APU
18:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:24 INFO  : 'con' command is executed.
18:25:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

18:25:24 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
18:25:43 INFO  : Disconnected from the channel tcfchan#13.
18:25:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:44 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:25:44 INFO  : 'jtag frequency' command is executed.
18:25:44 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:25:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:25:47 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:25:47 INFO  : Context for 'APU' is selected.
18:25:48 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:25:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:48 INFO  : Context for 'APU' is selected.
18:25:48 INFO  : 'stop' command is executed.
18:25:48 INFO  : 'ps7_init' command is executed.
18:25:48 INFO  : 'ps7_post_config' command is executed.
18:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:49 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:49 INFO  : Memory regions updated for context APU
18:25:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:49 INFO  : 'con' command is executed.
18:25:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

18:25:49 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
18:26:52 INFO  : Disconnected from the channel tcfchan#14.
18:26:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:53 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:26:53 INFO  : 'jtag frequency' command is executed.
18:26:53 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:26:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:26:56 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:26:56 INFO  : Context for 'APU' is selected.
18:26:58 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:26:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:58 INFO  : Context for 'APU' is selected.
18:26:58 INFO  : 'stop' command is executed.
18:26:58 INFO  : 'ps7_init' command is executed.
18:26:58 INFO  : 'ps7_post_config' command is executed.
18:26:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:26:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:58 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:26:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:58 INFO  : Memory regions updated for context APU
18:26:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:26:58 INFO  : 'con' command is executed.
18:26:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

18:26:58 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
18:27:24 INFO  : Disconnected from the channel tcfchan#15.
18:27:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:27:25 INFO  : 'jtag frequency' command is executed.
18:27:25 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:27:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:27:27 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:27:27 INFO  : Context for 'APU' is selected.
18:27:29 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:27:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:29 INFO  : Context for 'APU' is selected.
18:27:29 INFO  : 'stop' command is executed.
18:27:29 INFO  : 'ps7_init' command is executed.
18:27:29 INFO  : 'ps7_post_config' command is executed.
18:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:29 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:30 INFO  : Memory regions updated for context APU
18:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:30 INFO  : 'con' command is executed.
18:27:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

18:27:30 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(1).tcl'
18:27:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:59 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:27:59 INFO  : 'jtag frequency' command is executed.
18:27:59 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:27:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:28:02 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:28:02 INFO  : Context for 'APU' is selected.
18:28:02 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:28:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:02 INFO  : Context for 'APU' is selected.
18:28:02 INFO  : 'stop' command is executed.
18:28:02 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
18:28:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
----------------End of Script----------------

18:28:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:24 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:28:24 INFO  : 'jtag frequency' command is executed.
18:28:24 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:28:28 ERROR : fpga configuration failed. DONE PIN is not HIGH
18:28:28 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
18:28:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

18:28:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:41 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:28:41 INFO  : 'jtag frequency' command is executed.
18:28:41 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:41 INFO  : Context for 'APU' is selected.
18:28:42 INFO  : System reset is completed.
18:28:45 INFO  : 'after 3000' command is executed.
18:28:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:28:47 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:28:47 INFO  : Context for 'APU' is selected.
18:28:47 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:28:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:47 INFO  : Context for 'APU' is selected.
18:28:47 INFO  : 'ps7_init' command is executed.
18:28:47 INFO  : 'ps7_post_config' command is executed.
18:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:48 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:48 INFO  : Memory regions updated for context APU
18:28:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:48 INFO  : 'con' command is executed.
18:28:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

18:28:48 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(1).tcl'
18:30:48 INFO  : Disconnected from the channel tcfchan#16.
18:30:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:49 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:30:49 INFO  : 'jtag frequency' command is executed.
18:30:49 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:30:49 INFO  : Context for 'APU' is selected.
18:30:49 INFO  : System reset is completed.
18:30:52 INFO  : 'after 3000' command is executed.
18:30:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:30:55 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:30:55 INFO  : Context for 'APU' is selected.
18:30:56 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:30:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:30:56 INFO  : Context for 'APU' is selected.
18:30:56 INFO  : 'ps7_init' command is executed.
18:30:56 INFO  : 'ps7_post_config' command is executed.
18:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:56 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:30:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:30:56 INFO  : Memory regions updated for context APU
18:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:56 INFO  : 'con' command is executed.
18:30:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

18:30:56 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(1).tcl'
18:31:37 INFO  : Disconnected from the channel tcfchan#17.
18:31:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:39 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:31:39 INFO  : 'jtag frequency' command is executed.
18:31:39 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:31:39 INFO  : Context for 'APU' is selected.
18:31:39 INFO  : System reset is completed.
18:31:42 INFO  : 'after 3000' command is executed.
18:31:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:31:44 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:31:44 INFO  : Context for 'APU' is selected.
18:31:45 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:31:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:31:45 INFO  : Context for 'APU' is selected.
18:31:45 INFO  : 'ps7_init' command is executed.
18:31:45 INFO  : 'ps7_post_config' command is executed.
18:31:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:46 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:31:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:31:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:31:46 INFO  : Memory regions updated for context APU
18:31:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:31:46 INFO  : 'con' command is executed.
18:31:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

18:31:46 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(1).tcl'
18:32:51 INFO  : Disconnected from the channel tcfchan#18.
18:32:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:52 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:32:52 INFO  : 'jtag frequency' command is executed.
18:32:52 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:52 INFO  : Context for 'APU' is selected.
18:32:52 INFO  : System reset is completed.
18:32:55 INFO  : 'after 3000' command is executed.
18:32:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:32:58 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:32:58 INFO  : Context for 'APU' is selected.
18:32:59 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:32:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:59 INFO  : Context for 'APU' is selected.
18:32:59 INFO  : 'ps7_init' command is executed.
18:32:59 INFO  : 'ps7_post_config' command is executed.
18:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:59 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:32:59 INFO  : Memory regions updated for context APU
18:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:59 INFO  : 'con' command is executed.
18:32:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

18:32:59 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(1).tcl'
18:33:45 INFO  : Disconnected from the channel tcfchan#19.
18:33:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:46 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:33:46 INFO  : 'jtag frequency' command is executed.
18:33:46 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:33:46 INFO  : Context for 'APU' is selected.
18:33:47 INFO  : System reset is completed.
18:33:50 INFO  : 'after 3000' command is executed.
18:33:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:33:52 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:33:52 INFO  : Context for 'APU' is selected.
18:33:53 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:33:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:53 INFO  : Context for 'APU' is selected.
18:33:53 INFO  : 'ps7_init' command is executed.
18:33:53 INFO  : 'ps7_post_config' command is executed.
18:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:54 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:54 INFO  : Memory regions updated for context APU
18:33:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:54 INFO  : 'con' command is executed.
18:33:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

18:33:54 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(1).tcl'
18:34:35 INFO  : Disconnected from the channel tcfchan#20.
18:34:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:36 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:34:36 INFO  : 'jtag frequency' command is executed.
18:34:36 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:34:36 INFO  : Context for 'APU' is selected.
18:34:37 INFO  : System reset is completed.
18:34:40 INFO  : 'after 3000' command is executed.
18:34:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:34:42 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:34:42 INFO  : Context for 'APU' is selected.
18:34:43 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:34:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:43 INFO  : Context for 'APU' is selected.
18:34:43 INFO  : 'ps7_init' command is executed.
18:34:43 INFO  : 'ps7_post_config' command is executed.
18:34:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:43 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:44 INFO  : Memory regions updated for context APU
18:34:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:44 INFO  : 'con' command is executed.
18:34:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

18:34:44 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(1).tcl'
18:36:37 INFO  : Disconnected from the channel tcfchan#21.
18:36:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:38 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:36:38 INFO  : 'jtag frequency' command is executed.
18:36:38 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:36:38 INFO  : Context for 'APU' is selected.
18:36:38 INFO  : System reset is completed.
18:36:41 INFO  : 'after 3000' command is executed.
18:36:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:36:44 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:36:44 INFO  : Context for 'APU' is selected.
18:36:45 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:36:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:45 INFO  : Context for 'APU' is selected.
18:36:45 INFO  : 'ps7_init' command is executed.
18:36:45 INFO  : 'ps7_post_config' command is executed.
18:36:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:45 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:45 INFO  : Memory regions updated for context APU
18:36:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:45 INFO  : 'con' command is executed.
18:36:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

18:36:45 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(1).tcl'
18:56:40 INFO  : Disconnected from the channel tcfchan#22.
18:56:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:42 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
18:56:42 INFO  : 'jtag frequency' command is executed.
18:56:42 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:42 INFO  : Context for 'APU' is selected.
18:56:42 INFO  : System reset is completed.
18:56:45 INFO  : 'after 3000' command is executed.
18:56:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
18:56:47 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:56:47 INFO  : Context for 'APU' is selected.
18:56:48 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:56:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:48 INFO  : Context for 'APU' is selected.
18:56:49 INFO  : 'ps7_init' command is executed.
18:56:49 INFO  : 'ps7_post_config' command is executed.
18:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:49 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:49 INFO  : Memory regions updated for context APU
18:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:49 INFO  : 'con' command is executed.
18:56:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

18:56:49 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(1).tcl'
19:50:43 INFO  : Disconnected from the channel tcfchan#23.
19:50:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:44 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
19:50:44 INFO  : 'jtag frequency' command is executed.
19:50:44 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:50:44 INFO  : Context for 'APU' is selected.
19:50:44 INFO  : System reset is completed.
19:50:47 INFO  : 'after 3000' command is executed.
19:50:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
19:50:50 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:50:50 INFO  : Context for 'APU' is selected.
19:50:51 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:50:51 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:51 INFO  : Context for 'APU' is selected.
19:50:51 INFO  : 'ps7_init' command is executed.
19:50:51 INFO  : 'ps7_post_config' command is executed.
19:50:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:52 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:52 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:52 INFO  : Memory regions updated for context APU
19:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:52 INFO  : 'con' command is executed.
19:50:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

19:50:52 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(1).tcl'
19:52:04 INFO  : Disconnected from the channel tcfchan#24.
19:52:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:05 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
19:52:05 INFO  : 'jtag frequency' command is executed.
19:52:05 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:52:05 INFO  : Context for 'APU' is selected.
19:52:05 INFO  : System reset is completed.
19:52:08 INFO  : 'after 3000' command is executed.
19:52:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
19:52:11 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:52:11 INFO  : Context for 'APU' is selected.
19:52:12 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:52:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:12 INFO  : Context for 'APU' is selected.
19:52:12 INFO  : 'ps7_init' command is executed.
19:52:12 INFO  : 'ps7_post_config' command is executed.
19:52:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:13 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:13 INFO  : Memory regions updated for context APU
19:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:13 INFO  : 'con' command is executed.
19:52:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

19:52:13 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(1).tcl'
19:56:27 INFO  : Disconnected from the channel tcfchan#25.
19:56:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:28 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
19:56:28 INFO  : 'jtag frequency' command is executed.
19:56:28 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:56:28 INFO  : Context for 'APU' is selected.
19:56:29 INFO  : System reset is completed.
19:56:32 INFO  : 'after 3000' command is executed.
19:56:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
19:56:34 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:56:34 INFO  : Context for 'APU' is selected.
19:56:35 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:56:35 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:35 INFO  : Context for 'APU' is selected.
19:56:36 INFO  : 'ps7_init' command is executed.
19:56:36 INFO  : 'ps7_post_config' command is executed.
19:56:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:36 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:36 INFO  : Memory regions updated for context APU
19:56:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:36 INFO  : 'con' command is executed.
19:56:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

19:56:36 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(1).tcl'
19:57:04 INFO  : Disconnected from the channel tcfchan#26.
19:57:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:05 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
19:57:05 INFO  : 'jtag frequency' command is executed.
19:57:05 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:57:05 INFO  : Context for 'APU' is selected.
19:57:05 INFO  : System reset is completed.
19:57:08 INFO  : 'after 3000' command is executed.
19:57:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
19:57:11 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:57:11 INFO  : Context for 'APU' is selected.
19:57:12 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:57:12 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:12 INFO  : Context for 'APU' is selected.
19:57:12 INFO  : 'ps7_init' command is executed.
19:57:12 INFO  : 'ps7_post_config' command is executed.
19:57:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:12 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:12 INFO  : Memory regions updated for context APU
19:57:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:12 INFO  : 'con' command is executed.
19:57:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

19:57:12 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(2).tcl'
19:57:55 INFO  : Disconnected from the channel tcfchan#27.
19:57:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:56 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
19:57:56 INFO  : 'jtag frequency' command is executed.
19:57:56 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:57:56 INFO  : Context for 'APU' is selected.
19:57:56 INFO  : System reset is completed.
19:57:59 INFO  : 'after 3000' command is executed.
19:57:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
19:58:01 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:58:01 INFO  : Context for 'APU' is selected.
19:58:03 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:58:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:03 INFO  : Context for 'APU' is selected.
19:58:03 INFO  : 'ps7_init' command is executed.
19:58:03 INFO  : 'ps7_post_config' command is executed.
19:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:03 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:03 INFO  : Memory regions updated for context APU
19:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:03 INFO  : 'con' command is executed.
19:58:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

19:58:03 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(2).tcl'
19:59:00 INFO  : Disconnected from the channel tcfchan#28.
19:59:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:01 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
19:59:01 INFO  : 'jtag frequency' command is executed.
19:59:01 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:01 INFO  : Context for 'APU' is selected.
19:59:01 INFO  : System reset is completed.
19:59:04 INFO  : 'after 3000' command is executed.
19:59:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
19:59:06 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:59:06 INFO  : Context for 'APU' is selected.
19:59:08 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:59:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:08 INFO  : Context for 'APU' is selected.
19:59:08 INFO  : 'ps7_init' command is executed.
19:59:08 INFO  : 'ps7_post_config' command is executed.
19:59:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:08 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:09 INFO  : Memory regions updated for context APU
19:59:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:09 INFO  : 'con' command is executed.
19:59:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

19:59:09 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(2).tcl'
20:02:28 INFO  : Disconnected from the channel tcfchan#29.
20:02:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:29 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
20:02:29 INFO  : 'jtag frequency' command is executed.
20:02:29 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:29 INFO  : Context for 'APU' is selected.
20:02:29 INFO  : System reset is completed.
20:02:32 INFO  : 'after 3000' command is executed.
20:02:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
20:02:35 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:02:35 INFO  : Context for 'APU' is selected.
20:02:36 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:02:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:36 INFO  : Context for 'APU' is selected.
20:02:36 INFO  : 'ps7_init' command is executed.
20:02:36 INFO  : 'ps7_post_config' command is executed.
20:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:36 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:36 INFO  : Memory regions updated for context APU
20:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:37 INFO  : 'con' command is executed.
20:02:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

20:02:37 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(2).tcl'
20:03:13 INFO  : Disconnected from the channel tcfchan#30.
20:03:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:15 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
20:03:15 INFO  : 'jtag frequency' command is executed.
20:03:15 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:15 INFO  : Context for 'APU' is selected.
20:03:15 INFO  : System reset is completed.
20:03:18 INFO  : 'after 3000' command is executed.
20:03:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
20:03:20 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:03:20 INFO  : Context for 'APU' is selected.
20:03:22 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:03:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:22 INFO  : Context for 'APU' is selected.
20:03:22 INFO  : 'ps7_init' command is executed.
20:03:22 INFO  : 'ps7_post_config' command is executed.
20:03:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:22 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:22 INFO  : Memory regions updated for context APU
20:03:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:22 INFO  : 'con' command is executed.
20:03:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

20:03:22 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(2).tcl'
20:07:20 INFO  : Disconnected from the channel tcfchan#31.
20:07:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:21 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
20:07:21 INFO  : 'jtag frequency' command is executed.
20:07:21 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:07:21 INFO  : Context for 'APU' is selected.
20:07:22 INFO  : System reset is completed.
20:07:25 INFO  : 'after 3000' command is executed.
20:07:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
20:07:27 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:07:27 INFO  : Context for 'APU' is selected.
20:07:28 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:07:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:28 INFO  : Context for 'APU' is selected.
20:07:29 INFO  : 'ps7_init' command is executed.
20:07:29 INFO  : 'ps7_post_config' command is executed.
20:07:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:29 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:29 INFO  : Memory regions updated for context APU
20:07:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:29 INFO  : 'con' command is executed.
20:07:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

20:07:29 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(2).tcl'
20:10:28 INFO  : Disconnected from the channel tcfchan#32.
20:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:29 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
20:10:29 INFO  : 'jtag frequency' command is executed.
20:10:29 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:10:29 INFO  : Context for 'APU' is selected.
20:10:29 INFO  : System reset is completed.
20:10:32 INFO  : 'after 3000' command is executed.
20:10:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
20:10:35 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:10:35 INFO  : Context for 'APU' is selected.
20:10:36 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:10:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:36 INFO  : Context for 'APU' is selected.
20:10:36 INFO  : 'ps7_init' command is executed.
20:10:36 INFO  : 'ps7_post_config' command is executed.
20:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:36 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:37 INFO  : Memory regions updated for context APU
20:10:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:37 INFO  : 'con' command is executed.
20:10:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

20:10:37 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(2).tcl'
20:11:48 INFO  : Disconnected from the channel tcfchan#33.
20:11:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:50 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
20:11:50 INFO  : 'jtag frequency' command is executed.
20:11:50 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:11:50 INFO  : Context for 'APU' is selected.
20:11:50 INFO  : System reset is completed.
20:11:53 INFO  : 'after 3000' command is executed.
20:11:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
20:11:55 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:11:55 INFO  : Context for 'APU' is selected.
20:11:56 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:11:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:56 INFO  : Context for 'APU' is selected.
20:11:57 INFO  : 'ps7_init' command is executed.
20:11:57 INFO  : 'ps7_post_config' command is executed.
20:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:57 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:57 INFO  : Memory regions updated for context APU
20:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:57 INFO  : 'con' command is executed.
20:11:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

20:11:57 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(2).tcl'
20:14:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:00 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
20:14:00 INFO  : 'jtag frequency' command is executed.
20:14:00 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:14:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
20:14:03 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:14:03 INFO  : Context for 'APU' is selected.
20:14:03 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:14:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:03 INFO  : Context for 'APU' is selected.
20:14:03 INFO  : 'stop' command is executed.
20:14:03 INFO  : 'ps7_init' command is executed.
20:14:03 INFO  : 'ps7_post_config' command is executed.
20:14:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:14:03 INFO  : Memory regions updated for context APU
20:14:03 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:14:20 INFO  : Disconnected from the channel tcfchan#34.
20:14:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:21 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
20:14:21 INFO  : 'jtag frequency' command is executed.
20:14:21 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:14:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
20:14:24 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:14:24 INFO  : Context for 'APU' is selected.
20:14:25 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:14:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:25 INFO  : Context for 'APU' is selected.
20:14:25 INFO  : 'stop' command is executed.
20:14:25 INFO  : 'ps7_init' command is executed.
20:14:25 INFO  : 'ps7_post_config' command is executed.
20:14:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:14:26 INFO  : Memory regions updated for context APU
20:14:26 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:15:23 INFO  : Disconnected from the channel tcfchan#35.
20:15:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:24 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
20:15:24 INFO  : 'jtag frequency' command is executed.
20:15:24 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
20:15:26 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:15:27 INFO  : Context for 'APU' is selected.
20:15:28 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:15:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:28 INFO  : Context for 'APU' is selected.
20:15:28 INFO  : 'stop' command is executed.
20:15:28 INFO  : 'ps7_init' command is executed.
20:15:28 INFO  : 'ps7_post_config' command is executed.
20:15:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:15:28 INFO  : Memory regions updated for context APU
20:15:28 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:16:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1726527352260,  Project:1726509511656
20:16:35 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:16:51 INFO  : Copied contents of C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:16:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:16:54 INFO  : Clearing existing target manager status.
20:16:54 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:16:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:17:00 WARN  : channel "tcfchan#12" closed
20:17:00 WARN  : channel "tcfchan#34" closed
20:17:00 WARN  : channel "tcfchan#16" closed
20:17:00 INFO  : Disconnected from the channel tcfchan#36.
20:17:10 INFO  : Registering command handlers for SDK TCF services
20:17:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\temp_xsdb_launch_script.tcl
20:17:12 INFO  : XSCT server has started successfully.
20:17:12 INFO  : Successfully done setting XSCT server connection channel  
20:17:12 INFO  : Successfully done setting SDK workspace  
20:17:12 INFO  : Processing command line option -hwspec C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper.hdf.
20:17:12 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:18:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
20:18:34 INFO  : 'jtag frequency' command is executed.
20:18:34 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
20:18:37 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:18:37 INFO  : Context for 'APU' is selected.
20:18:37 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:18:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:37 INFO  : Context for 'APU' is selected.
20:18:37 INFO  : 'stop' command is executed.
20:18:37 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
20:18:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
----------------End of Script----------------

20:18:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:55 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
20:18:55 INFO  : 'jtag frequency' command is executed.
20:18:55 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
20:19:00 ERROR : fpga configuration failed. DONE PIN is not HIGH
20:19:00 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
20:19:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

20:19:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:08 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
20:19:08 INFO  : 'jtag frequency' command is executed.
20:19:08 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:19:08 INFO  : Context for 'APU' is selected.
20:19:09 INFO  : System reset is completed.
20:19:12 INFO  : 'after 3000' command is executed.
20:19:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
20:19:14 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:19:14 INFO  : Context for 'APU' is selected.
20:19:14 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:19:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:14 INFO  : Context for 'APU' is selected.
20:19:14 INFO  : 'ps7_init' command is executed.
20:19:14 INFO  : 'ps7_post_config' command is executed.
20:19:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:19:15 INFO  : Memory regions updated for context APU
20:19:15 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:19:27 INFO  : Disconnected from the channel tcfchan#1.
20:19:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:28 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
20:19:28 INFO  : 'jtag frequency' command is executed.
20:19:28 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:19:28 INFO  : Context for 'APU' is selected.
20:19:28 INFO  : System reset is completed.
20:19:31 INFO  : 'after 3000' command is executed.
20:19:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
20:19:34 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:19:34 INFO  : Context for 'APU' is selected.
20:19:35 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:19:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:35 INFO  : Context for 'APU' is selected.
20:19:35 INFO  : 'ps7_init' command is executed.
20:19:35 INFO  : 'ps7_post_config' command is executed.
20:19:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:19:35 INFO  : Memory regions updated for context APU
20:19:35 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
20:19:51 INFO  : Disconnected from the channel tcfchan#2.
20:19:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:52 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
20:19:52 INFO  : 'jtag frequency' command is executed.
20:19:52 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:19:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
20:19:55 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:19:55 INFO  : Context for 'APU' is selected.
20:19:56 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:19:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:56 INFO  : Context for 'APU' is selected.
20:19:56 INFO  : 'stop' command is executed.
20:19:56 INFO  : 'ps7_init' command is executed.
20:19:56 INFO  : 'ps7_post_config' command is executed.
20:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:56 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:57 INFO  : Memory regions updated for context APU
20:19:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:57 INFO  : 'con' command is executed.
20:19:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

20:19:57 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
20:20:30 INFO  : Disconnected from the channel tcfchan#3.
20:20:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
20:20:31 INFO  : 'jtag frequency' command is executed.
20:20:31 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:20:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
20:20:33 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:20:34 INFO  : Context for 'APU' is selected.
20:20:35 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:20:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:35 INFO  : Context for 'APU' is selected.
20:20:35 INFO  : 'stop' command is executed.
20:20:35 INFO  : 'ps7_init' command is executed.
20:20:35 INFO  : 'ps7_post_config' command is executed.
20:20:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:20:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:36 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:36 INFO  : Memory regions updated for context APU
20:20:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:36 INFO  : 'con' command is executed.
20:20:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

20:20:36 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
20:21:20 INFO  : Disconnected from the channel tcfchan#4.
20:21:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:21 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
20:21:21 INFO  : 'jtag frequency' command is executed.
20:21:21 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:21:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
20:21:24 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:21:24 INFO  : Context for 'APU' is selected.
20:21:25 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:21:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:25 INFO  : Context for 'APU' is selected.
20:21:25 INFO  : 'stop' command is executed.
20:21:25 INFO  : 'ps7_init' command is executed.
20:21:25 INFO  : 'ps7_post_config' command is executed.
20:21:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:21:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:25 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:25 INFO  : Memory regions updated for context APU
20:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:26 INFO  : 'con' command is executed.
20:21:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

20:21:26 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
20:22:33 INFO  : Disconnected from the channel tcfchan#5.
20:22:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
20:22:34 INFO  : 'jtag frequency' command is executed.
20:22:34 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
20:22:37 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:22:37 INFO  : Context for 'APU' is selected.
20:22:38 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:22:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:38 INFO  : Context for 'APU' is selected.
20:22:38 INFO  : 'stop' command is executed.
20:22:38 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
20:22:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
----------------End of Script----------------

20:22:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:51 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
20:22:51 INFO  : 'jtag frequency' command is executed.
20:22:51 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:51 INFO  : Context for 'APU' is selected.
20:22:51 INFO  : System reset is completed.
20:22:54 INFO  : 'after 3000' command is executed.
20:22:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
20:22:56 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:22:56 INFO  : Context for 'APU' is selected.
20:22:56 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:22:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:56 INFO  : Context for 'APU' is selected.
20:22:57 INFO  : 'ps7_init' command is executed.
20:22:57 INFO  : 'ps7_post_config' command is executed.
20:22:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:57 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:57 INFO  : Memory regions updated for context APU
20:22:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:57 INFO  : 'con' command is executed.
20:22:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

20:22:57 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
20:23:28 INFO  : Disconnected from the channel tcfchan#6.
20:23:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:29 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
20:23:29 INFO  : 'jtag frequency' command is executed.
20:23:29 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:23:29 INFO  : Context for 'APU' is selected.
20:23:29 INFO  : System reset is completed.
20:23:32 INFO  : 'after 3000' command is executed.
20:23:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
20:23:34 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:23:35 INFO  : Context for 'APU' is selected.
20:23:36 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:23:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:36 INFO  : Context for 'APU' is selected.
20:23:36 INFO  : 'ps7_init' command is executed.
20:23:36 INFO  : 'ps7_post_config' command is executed.
20:23:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:36 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:36 INFO  : Memory regions updated for context APU
20:23:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:36 INFO  : 'con' command is executed.
20:23:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

20:23:36 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
20:26:41 INFO  : Disconnected from the channel tcfchan#7.
20:26:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:43 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
20:26:43 INFO  : 'jtag frequency' command is executed.
20:26:43 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:26:43 INFO  : Context for 'APU' is selected.
20:26:43 INFO  : System reset is completed.
20:26:46 INFO  : 'after 3000' command is executed.
20:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
20:26:48 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:26:48 INFO  : Context for 'APU' is selected.
20:26:50 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:26:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:50 INFO  : Context for 'APU' is selected.
20:26:50 INFO  : 'ps7_init' command is executed.
20:26:50 INFO  : 'ps7_post_config' command is executed.
20:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:50 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:50 INFO  : Memory regions updated for context APU
20:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:50 INFO  : 'con' command is executed.
20:26:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

20:26:50 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
20:28:11 INFO  : Disconnected from the channel tcfchan#8.
20:28:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:13 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
20:28:13 INFO  : 'jtag frequency' command is executed.
20:28:13 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:28:13 INFO  : Context for 'APU' is selected.
20:28:13 INFO  : System reset is completed.
20:28:16 INFO  : 'after 3000' command is executed.
20:28:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
20:28:18 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:28:18 INFO  : Context for 'APU' is selected.
20:28:19 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:28:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:19 INFO  : Context for 'APU' is selected.
20:28:20 INFO  : 'ps7_init' command is executed.
20:28:20 INFO  : 'ps7_post_config' command is executed.
20:28:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:20 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:20 INFO  : Memory regions updated for context APU
20:28:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:20 INFO  : 'con' command is executed.
20:28:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

20:28:20 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
21:19:17 INFO  : Disconnected from the channel tcfchan#9.
21:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:18 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
21:19:18 INFO  : 'jtag frequency' command is executed.
21:19:18 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:18 INFO  : Context for 'APU' is selected.
21:19:18 INFO  : System reset is completed.
21:19:21 INFO  : 'after 3000' command is executed.
21:19:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
21:19:24 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:19:24 INFO  : Context for 'APU' is selected.
21:19:25 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:19:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:25 INFO  : Context for 'APU' is selected.
21:19:25 INFO  : 'ps7_init' command is executed.
21:19:25 INFO  : 'ps7_post_config' command is executed.
21:19:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:25 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:26 INFO  : Memory regions updated for context APU
21:19:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:26 INFO  : 'con' command is executed.
21:19:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

21:19:26 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
21:25:32 INFO  : Disconnected from the channel tcfchan#10.
21:25:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:33 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
21:25:33 INFO  : 'jtag frequency' command is executed.
21:25:33 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:25:33 INFO  : Context for 'APU' is selected.
21:25:34 INFO  : System reset is completed.
21:25:37 INFO  : 'after 3000' command is executed.
21:25:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
21:25:39 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:25:39 INFO  : Context for 'APU' is selected.
21:25:40 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:25:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:40 INFO  : Context for 'APU' is selected.
21:25:41 INFO  : 'ps7_init' command is executed.
21:25:41 INFO  : 'ps7_post_config' command is executed.
21:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:41 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:41 INFO  : Memory regions updated for context APU
21:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:41 INFO  : 'con' command is executed.
21:25:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

21:25:41 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
21:26:06 INFO  : Disconnected from the channel tcfchan#11.
21:26:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:07 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
21:26:07 INFO  : 'jtag frequency' command is executed.
21:26:07 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:07 INFO  : Context for 'APU' is selected.
21:26:08 INFO  : System reset is completed.
21:26:11 INFO  : 'after 3000' command is executed.
21:26:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
21:26:13 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:26:13 INFO  : Context for 'APU' is selected.
21:26:14 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:26:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:14 INFO  : Context for 'APU' is selected.
21:26:15 INFO  : 'ps7_init' command is executed.
21:26:15 INFO  : 'ps7_post_config' command is executed.
21:26:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:15 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:15 INFO  : Memory regions updated for context APU
21:26:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:15 INFO  : 'con' command is executed.
21:26:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

21:26:15 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
21:29:00 INFO  : Disconnected from the channel tcfchan#12.
21:29:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:01 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
21:29:01 INFO  : 'jtag frequency' command is executed.
21:29:01 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:01 INFO  : Context for 'APU' is selected.
21:29:01 INFO  : System reset is completed.
21:29:04 INFO  : 'after 3000' command is executed.
21:29:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
21:29:07 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:29:07 INFO  : Context for 'APU' is selected.
21:29:08 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:29:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:08 INFO  : Context for 'APU' is selected.
21:29:08 INFO  : 'ps7_init' command is executed.
21:29:08 INFO  : 'ps7_post_config' command is executed.
21:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:08 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:08 INFO  : Memory regions updated for context APU
21:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:08 INFO  : 'con' command is executed.
21:29:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

21:29:08 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
21:38:35 INFO  : Disconnected from the channel tcfchan#13.
21:38:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:36 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
21:38:36 INFO  : 'jtag frequency' command is executed.
21:38:36 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:37 INFO  : Context for 'APU' is selected.
21:38:37 INFO  : System reset is completed.
21:38:40 INFO  : 'after 3000' command is executed.
21:38:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
21:38:42 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:38:42 INFO  : Context for 'APU' is selected.
21:38:43 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:38:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:43 INFO  : Context for 'APU' is selected.
21:38:44 INFO  : 'ps7_init' command is executed.
21:38:44 INFO  : 'ps7_post_config' command is executed.
21:38:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:44 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:44 INFO  : Memory regions updated for context APU
21:38:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:44 INFO  : 'con' command is executed.
21:38:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

21:38:44 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
21:39:53 INFO  : Disconnected from the channel tcfchan#14.
21:39:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:54 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
21:39:54 INFO  : 'jtag frequency' command is executed.
21:39:54 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:54 INFO  : Context for 'APU' is selected.
21:39:54 INFO  : System reset is completed.
21:39:57 INFO  : 'after 3000' command is executed.
21:39:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
21:40:00 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:40:00 INFO  : Context for 'APU' is selected.
21:40:01 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:40:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:01 INFO  : Context for 'APU' is selected.
21:40:01 INFO  : 'ps7_init' command is executed.
21:40:01 INFO  : 'ps7_post_config' command is executed.
21:40:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:01 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:01 INFO  : Memory regions updated for context APU
21:40:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:01 INFO  : 'con' command is executed.
21:40:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

21:40:01 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
21:40:46 INFO  : Disconnected from the channel tcfchan#15.
21:40:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:47 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
21:40:47 INFO  : 'jtag frequency' command is executed.
21:40:47 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:40:47 INFO  : Context for 'APU' is selected.
21:40:48 INFO  : System reset is completed.
21:40:51 INFO  : 'after 3000' command is executed.
21:40:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
21:40:53 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:40:53 INFO  : Context for 'APU' is selected.
21:40:54 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:40:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:54 INFO  : Context for 'APU' is selected.
21:40:55 INFO  : 'ps7_init' command is executed.
21:40:55 INFO  : 'ps7_post_config' command is executed.
21:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:55 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:55 INFO  : Memory regions updated for context APU
21:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:55 INFO  : 'con' command is executed.
21:40:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

21:40:55 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
21:43:55 INFO  : Disconnected from the channel tcfchan#16.
21:43:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:56 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
21:43:56 INFO  : 'jtag frequency' command is executed.
21:43:56 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:43:56 INFO  : Context for 'APU' is selected.
21:43:56 INFO  : System reset is completed.
21:43:59 INFO  : 'after 3000' command is executed.
21:43:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
21:44:01 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:44:01 INFO  : Context for 'APU' is selected.
21:44:03 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:44:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:03 INFO  : Context for 'APU' is selected.
21:44:03 INFO  : 'ps7_init' command is executed.
21:44:03 INFO  : 'ps7_post_config' command is executed.
21:44:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:03 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:03 INFO  : Memory regions updated for context APU
21:44:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:03 INFO  : 'con' command is executed.
21:44:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

21:44:03 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
21:47:24 INFO  : Disconnected from the channel tcfchan#17.
21:47:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
21:47:25 INFO  : 'jtag frequency' command is executed.
21:47:25 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:47:25 INFO  : Context for 'APU' is selected.
21:47:25 INFO  : System reset is completed.
21:47:28 INFO  : 'after 3000' command is executed.
21:47:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
21:47:30 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:47:30 INFO  : Context for 'APU' is selected.
21:47:32 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:47:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:32 INFO  : Context for 'APU' is selected.
21:47:32 INFO  : 'ps7_init' command is executed.
21:47:32 INFO  : 'ps7_post_config' command is executed.
21:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:32 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:32 INFO  : Memory regions updated for context APU
21:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:32 INFO  : 'con' command is executed.
21:47:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

21:47:32 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
21:53:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1726537990969,  Project:1726527352260
21:53:31 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:53:33 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
21:53:48 INFO  : Disconnected from the channel tcfchan#18.
21:53:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:49 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
21:53:49 INFO  : 'jtag frequency' command is executed.
21:53:49 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:49 INFO  : Context for 'APU' is selected.
21:53:49 INFO  : System reset is completed.
21:53:52 INFO  : 'after 3000' command is executed.
21:53:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
21:53:55 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:53:55 INFO  : Context for 'APU' is selected.
21:53:56 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:53:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:56 INFO  : Context for 'APU' is selected.
21:53:56 INFO  : 'ps7_init' command is executed.
21:53:56 INFO  : 'ps7_post_config' command is executed.
21:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:57 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:57 INFO  : Memory regions updated for context APU
21:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:57 INFO  : 'con' command is executed.
21:53:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

21:53:57 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
21:57:58 INFO  : Copied contents of C:\Users\julia\Documents\1195\Lab1\Lab1.srcs\sources_1\new\design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:58:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:58:03 INFO  : 
21:58:04 INFO  : Updating hardware inferred compiler options for Lab1.
21:58:04 INFO  : Clearing existing target manager status.
21:58:04 INFO  : Closing and re-opening the MSS file of ther project Lab1_bsp
21:58:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:58:06 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:58:56 INFO  : Disconnected from the channel tcfchan#19.
21:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:57 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
21:58:57 INFO  : 'jtag frequency' command is executed.
21:58:57 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:57 INFO  : Context for 'APU' is selected.
21:58:57 INFO  : System reset is completed.
21:59:00 INFO  : 'after 3000' command is executed.
21:59:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
21:59:02 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:59:02 INFO  : Context for 'APU' is selected.
21:59:02 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:59:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:03 INFO  : Context for 'APU' is selected.
21:59:03 INFO  : 'ps7_init' command is executed.
21:59:03 INFO  : 'ps7_post_config' command is executed.
21:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:03 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:03 INFO  : Memory regions updated for context APU
21:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:03 INFO  : 'con' command is executed.
21:59:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

21:59:03 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
22:35:31 INFO  : Disconnected from the channel tcfchan#20.
22:35:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:32 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
22:35:32 INFO  : 'jtag frequency' command is executed.
22:35:32 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:35:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
22:35:35 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:35:35 INFO  : Context for 'APU' is selected.
22:35:36 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:35:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:35:36 INFO  : Context for 'APU' is selected.
22:35:36 INFO  : 'stop' command is executed.
22:35:36 INFO  : 'ps7_init' command is executed.
22:35:36 INFO  : 'ps7_post_config' command is executed.
22:35:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:35:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:37 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:35:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:35:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:35:37 INFO  : Memory regions updated for context APU
22:35:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:37 INFO  : 'con' command is executed.
22:35:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

22:35:37 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local_(1).tcl'
22:36:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:14 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
22:36:14 INFO  : 'jtag frequency' command is executed.
22:36:14 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:36:14 INFO  : Context for 'APU' is selected.
22:36:15 INFO  : System reset is completed.
22:36:18 INFO  : 'after 3000' command is executed.
22:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
22:36:20 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:36:20 INFO  : Context for 'APU' is selected.
22:36:20 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:36:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:20 INFO  : Context for 'APU' is selected.
22:36:20 INFO  : 'ps7_init' command is executed.
22:36:20 INFO  : 'ps7_post_config' command is executed.
22:36:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:21 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:21 INFO  : Memory regions updated for context APU
22:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:21 INFO  : 'con' command is executed.
22:36:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

22:36:21 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
22:36:31 INFO  : Disconnected from the channel tcfchan#21.
22:36:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:32 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
22:36:32 INFO  : 'jtag frequency' command is executed.
22:36:32 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:36:32 INFO  : Context for 'APU' is selected.
22:36:33 INFO  : System reset is completed.
22:36:36 INFO  : 'after 3000' command is executed.
22:36:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
22:36:38 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:36:38 INFO  : Context for 'APU' is selected.
22:36:38 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:36:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:38 INFO  : Context for 'APU' is selected.
22:36:38 INFO  : 'ps7_init' command is executed.
22:36:38 INFO  : 'ps7_post_config' command is executed.
22:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:39 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/Lab1/Debug/Lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:39 INFO  : Memory regions updated for context APU
22:36:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:39 INFO  : 'con' command is executed.
22:36:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

22:36:39 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
22:42:07 WARN  : channel "tcfchan#21" closed
22:42:07 INFO  : Disconnected from the channel tcfchan#22.
22:42:17 INFO  : Registering command handlers for SDK TCF services
22:42:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\temp_xsdb_launch_script.tcl
22:42:20 INFO  : XSCT server has started successfully.
22:42:20 INFO  : Successfully done setting XSCT server connection channel  
22:42:20 INFO  : Processing command line option -hwspec C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper.hdf.
22:42:20 INFO  : Successfully done setting SDK workspace  
22:43:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:49 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
22:43:49 INFO  : 'jtag frequency' command is executed.
22:43:49 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:43:49 INFO  : Context for 'APU' is selected.
22:43:49 INFO  : System reset is completed.
22:43:52 INFO  : 'after 3000' command is executed.
22:43:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
22:43:54 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:43:54 INFO  : Context for 'APU' is selected.
22:43:54 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:43:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:54 INFO  : Context for 'APU' is selected.
22:43:55 INFO  : 'ps7_init' command is executed.
22:43:55 INFO  : 'ps7_post_config' command is executed.
22:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:55 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:55 INFO  : Memory regions updated for context APU
22:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:55 INFO  : 'con' command is executed.
22:43:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

22:43:55 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
22:46:50 INFO  : Disconnected from the channel tcfchan#1.
22:46:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:51 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
22:46:51 INFO  : 'jtag frequency' command is executed.
22:46:51 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:46:51 INFO  : Context for 'APU' is selected.
22:46:51 INFO  : System reset is completed.
22:46:54 INFO  : 'after 3000' command is executed.
22:46:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
22:46:57 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:46:57 INFO  : Context for 'APU' is selected.
22:46:58 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:46:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:58 INFO  : Context for 'APU' is selected.
22:46:58 INFO  : 'ps7_init' command is executed.
22:46:58 INFO  : 'ps7_post_config' command is executed.
22:46:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:58 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:58 INFO  : Memory regions updated for context APU
22:46:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:58 INFO  : 'con' command is executed.
22:46:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

22:46:58 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
22:48:30 INFO  : Disconnected from the channel tcfchan#2.
22:48:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
22:48:31 INFO  : 'jtag frequency' command is executed.
22:48:31 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:48:31 INFO  : Context for 'APU' is selected.
22:48:31 INFO  : System reset is completed.
22:48:34 INFO  : 'after 3000' command is executed.
22:48:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
22:48:37 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:48:37 INFO  : Context for 'APU' is selected.
22:48:38 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:48:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:38 INFO  : Context for 'APU' is selected.
22:48:38 INFO  : 'ps7_init' command is executed.
22:48:38 INFO  : 'ps7_post_config' command is executed.
22:48:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:38 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:38 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:38 INFO  : Memory regions updated for context APU
22:48:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:38 INFO  : 'con' command is executed.
22:48:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

22:48:38 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
22:53:51 INFO  : Disconnected from the channel tcfchan#3.
22:53:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:52 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
22:53:52 INFO  : 'jtag frequency' command is executed.
22:53:52 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:52 INFO  : Context for 'APU' is selected.
22:53:52 INFO  : System reset is completed.
22:53:55 INFO  : 'after 3000' command is executed.
22:53:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
22:53:58 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:53:58 INFO  : Context for 'APU' is selected.
22:53:59 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:53:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:59 INFO  : Context for 'APU' is selected.
22:53:59 INFO  : 'ps7_init' command is executed.
22:53:59 INFO  : 'ps7_post_config' command is executed.
22:53:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:00 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:00 INFO  : Memory regions updated for context APU
22:54:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:00 INFO  : 'con' command is executed.
22:54:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

22:54:00 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
22:54:24 INFO  : Disconnected from the channel tcfchan#4.
22:54:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
22:54:25 INFO  : 'jtag frequency' command is executed.
22:54:25 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:54:25 INFO  : Context for 'APU' is selected.
22:54:25 INFO  : System reset is completed.
22:54:28 INFO  : 'after 3000' command is executed.
22:54:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
22:54:30 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:54:30 INFO  : Context for 'APU' is selected.
22:54:32 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:54:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:32 INFO  : Context for 'APU' is selected.
22:54:32 INFO  : 'ps7_init' command is executed.
22:54:32 INFO  : 'ps7_post_config' command is executed.
22:54:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:32 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:32 INFO  : Memory regions updated for context APU
22:54:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:32 INFO  : 'con' command is executed.
22:54:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

22:54:32 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
22:58:05 INFO  : Disconnected from the channel tcfchan#5.
22:58:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:06 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
22:58:06 INFO  : 'jtag frequency' command is executed.
22:58:06 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:58:06 INFO  : Context for 'APU' is selected.
22:58:06 INFO  : System reset is completed.
22:58:09 INFO  : 'after 3000' command is executed.
22:58:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
22:58:12 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:58:12 INFO  : Context for 'APU' is selected.
22:58:13 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:58:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:58:13 INFO  : Context for 'APU' is selected.
22:58:13 INFO  : 'ps7_init' command is executed.
22:58:13 INFO  : 'ps7_post_config' command is executed.
22:58:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:14 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:58:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:58:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:58:14 INFO  : Memory regions updated for context APU
22:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:14 INFO  : 'con' command is executed.
22:58:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

22:58:14 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
03:23:41 WARN  : xsct server communication channel is not established.
11:00:14 INFO  : Registering command handlers for SDK TCF services
11:00:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\temp_xsdb_launch_script.tcl
11:00:17 INFO  : XSCT server has started successfully.
11:00:17 INFO  : Successfully done setting XSCT server connection channel  
11:00:17 INFO  : Successfully done setting SDK workspace  
11:00:17 INFO  : Processing command line option -hwspec C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper.hdf.
11:00:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:02:56 INFO  : Registering command handlers for SDK TCF services
11:02:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\temp_xsdb_launch_script.tcl
11:02:58 INFO  : XSCT server has started successfully.
11:02:59 INFO  : Successfully done setting XSCT server connection channel  
11:02:59 INFO  : Processing command line option -hwspec C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper.hdf.
11:02:59 INFO  : Successfully done setting SDK workspace  
11:02:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:03:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
11:03:34 INFO  : 'jtag frequency' command is executed.
11:03:34 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:34 INFO  : Context for 'APU' is selected.
11:03:34 INFO  : System reset is completed.
11:03:37 INFO  : 'after 3000' command is executed.
11:03:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
11:03:39 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:03:40 INFO  : Context for 'APU' is selected.
11:03:40 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:03:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:40 INFO  : Context for 'APU' is selected.
11:03:40 INFO  : 'ps7_init' command is executed.
11:03:40 INFO  : 'ps7_post_config' command is executed.
11:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:40 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:40 INFO  : Memory regions updated for context APU
11:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:40 INFO  : 'con' command is executed.
11:03:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

11:03:40 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
11:06:01 INFO  : Disconnected from the channel tcfchan#1.
11:06:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:03 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
11:06:03 INFO  : 'jtag frequency' command is executed.
11:06:03 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:03 INFO  : Context for 'APU' is selected.
11:06:03 INFO  : System reset is completed.
11:06:06 INFO  : 'after 3000' command is executed.
11:06:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
11:06:08 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:06:08 INFO  : Context for 'APU' is selected.
11:06:10 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:06:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:10 INFO  : Context for 'APU' is selected.
11:06:11 INFO  : 'ps7_init' command is executed.
11:06:11 INFO  : 'ps7_post_config' command is executed.
11:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:11 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:11 INFO  : Memory regions updated for context APU
11:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:11 INFO  : 'con' command is executed.
11:06:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

11:06:11 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
11:06:36 INFO  : Disconnected from the channel tcfchan#2.
11:06:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:38 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
11:06:38 INFO  : 'jtag frequency' command is executed.
11:06:38 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:38 INFO  : Context for 'APU' is selected.
11:06:38 INFO  : System reset is completed.
11:06:41 INFO  : 'after 3000' command is executed.
11:06:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
11:06:43 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:06:43 INFO  : Context for 'APU' is selected.
11:06:45 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:06:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:45 INFO  : Context for 'APU' is selected.
11:06:45 INFO  : 'ps7_init' command is executed.
11:06:45 INFO  : 'ps7_post_config' command is executed.
11:06:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:45 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:45 INFO  : Memory regions updated for context APU
11:06:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:46 INFO  : 'con' command is executed.
11:06:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

11:06:46 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
11:08:19 INFO  : Disconnected from the channel tcfchan#3.
11:08:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:21 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
11:08:21 INFO  : 'jtag frequency' command is executed.
11:08:21 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:08:21 INFO  : Context for 'APU' is selected.
11:08:21 INFO  : System reset is completed.
11:08:24 INFO  : 'after 3000' command is executed.
11:08:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
11:08:26 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:08:26 INFO  : Context for 'APU' is selected.
11:08:28 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:08:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:28 INFO  : Context for 'APU' is selected.
11:08:28 INFO  : 'ps7_init' command is executed.
11:08:28 INFO  : 'ps7_post_config' command is executed.
11:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:28 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:28 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:28 INFO  : Memory regions updated for context APU
11:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:28 INFO  : 'con' command is executed.
11:08:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

11:08:28 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
11:08:59 INFO  : Disconnected from the channel tcfchan#4.
11:09:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:00 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
11:09:00 INFO  : 'jtag frequency' command is executed.
11:09:00 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:09:00 INFO  : Context for 'APU' is selected.
11:09:00 INFO  : System reset is completed.
11:09:03 INFO  : 'after 3000' command is executed.
11:09:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
11:09:06 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:09:06 INFO  : Context for 'APU' is selected.
11:09:08 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:09:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:08 INFO  : Context for 'APU' is selected.
11:09:08 INFO  : 'ps7_init' command is executed.
11:09:08 INFO  : 'ps7_post_config' command is executed.
11:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:08 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:08 INFO  : Memory regions updated for context APU
11:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:08 INFO  : 'con' command is executed.
11:09:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

11:09:08 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
11:09:33 INFO  : Disconnected from the channel tcfchan#5.
11:09:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
11:09:34 INFO  : 'jtag frequency' command is executed.
11:09:34 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:09:34 INFO  : Context for 'APU' is selected.
11:09:34 INFO  : System reset is completed.
11:09:37 INFO  : 'after 3000' command is executed.
11:09:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
11:09:40 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:09:40 INFO  : Context for 'APU' is selected.
11:09:41 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:09:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:41 INFO  : Context for 'APU' is selected.
11:09:42 INFO  : 'ps7_init' command is executed.
11:09:42 INFO  : 'ps7_post_config' command is executed.
11:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:42 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:42 INFO  : Memory regions updated for context APU
11:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:42 INFO  : 'con' command is executed.
11:09:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

11:09:42 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
11:37:08 INFO  : Disconnected from the channel tcfchan#6.
11:37:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:10 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2CFA' is selected.
11:37:10 INFO  : 'jtag frequency' command is executed.
11:37:10 INFO  : Sourcing of 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:37:10 INFO  : Context for 'APU' is selected.
11:37:10 INFO  : System reset is completed.
11:37:13 INFO  : 'after 3000' command is executed.
11:37:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1' command is executed.
11:37:15 INFO  : FPGA configured successfully with bitstream "C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:37:15 INFO  : Context for 'APU' is selected.
11:37:17 INFO  : Hardware design information is loaded from 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:37:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:17 INFO  : Context for 'APU' is selected.
11:37:17 INFO  : 'ps7_init' command is executed.
11:37:17 INFO  : 'ps7_post_config' command is executed.
11:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:17 INFO  : The application 'C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA" && level==0} -index 1
fpga -file C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
loadhw -hw C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
dow C:/Users/julia/Documents/1195/Lab1/Lab1.sdk/lab1/Debug/lab1.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:17 INFO  : Memory regions updated for context APU
11:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:18 INFO  : 'con' command is executed.
11:37:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2CFA"} -index 0
con
----------------End of Script----------------

11:37:18 INFO  : Launch script is exported to file 'C:\Users\julia\Documents\1195\Lab1\Lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab1.elf_on_local.tcl'
11:44:40 INFO  : Disconnected from the channel tcfchan#7.
