// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        img_0_data163_dout,
        img_0_data163_num_data_valid,
        img_0_data163_fifo_cap,
        img_0_data163_empty_n,
        img_0_data163_read,
        img_1_data164_din,
        img_1_data164_num_data_valid,
        img_1_data164_fifo_cap,
        img_1_data164_full_n,
        img_1_data164_write,
        img_height,
        img_width
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] img_0_data163_dout;
input  [1:0] img_0_data163_num_data_valid;
input  [1:0] img_0_data163_fifo_cap;
input   img_0_data163_empty_n;
output   img_0_data163_read;
output  [23:0] img_1_data164_din;
input  [1:0] img_1_data164_num_data_valid;
input  [1:0] img_1_data164_fifo_cap;
input   img_1_data164_full_n;
output   img_1_data164_write;
input  [9:0] img_height;
input  [10:0] img_width;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg img_0_data163_read;
reg img_1_data164_write;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
wire   [11:0] zext_ln419_1_fu_198_p1;
reg   [11:0] zext_ln419_1_reg_465;
wire   [63:0] zext_ln419_fu_202_p1;
reg   [63:0] zext_ln419_reg_470;
wire   [1:0] empty_fu_219_p1;
reg   [1:0] empty_reg_478;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln1027_fu_214_p2;
wire   [1:0] empty_70_fu_235_p1;
reg   [1:0] empty_70_reg_511;
wire   [10:0] img_height_cast_fu_256_p1;
reg   [10:0] img_height_cast_reg_516;
wire    ap_CS_fsm_state6;
wire  signed [10:0] sub336_i_fu_259_p2;
reg  signed [10:0] sub336_i_reg_521;
wire  signed [11:0] sext_ln450_fu_265_p1;
reg  signed [11:0] sext_ln450_reg_526;
wire   [11:0] add_ln450_fu_269_p2;
reg   [11:0] add_ln450_reg_531;
wire   [10:0] add_ln450_1_fu_274_p2;
reg   [10:0] add_ln450_1_reg_536;
reg   [12:0] row_ind_V_18_reg_541;
wire    ap_CS_fsm_state7;
reg   [12:0] row_ind_V_19_reg_548;
wire   [0:0] cmp_i_i321_i_fu_298_p2;
reg   [0:0] cmp_i_i321_i_reg_556;
wire   [0:0] icmp_ln450_fu_293_p2;
wire   [1:0] empty_71_fu_313_p1;
reg   [1:0] empty_71_reg_561;
wire   [0:0] spec_select47_fu_331_p2;
reg   [0:0] spec_select47_reg_566;
wire   [0:0] spec_select51_fu_343_p2;
reg   [0:0] spec_select51_reg_571;
wire   [0:0] spec_select55_fu_365_p2;
reg   [0:0] spec_select55_reg_576;
reg   [12:0] row_ind_V_load_reg_581;
wire    ap_CS_fsm_state8;
wire   [1:0] sub_i213_i_cast_fu_391_p2;
reg   [1:0] sub_i213_i_cast_reg_586;
wire   [1:0] empty_72_fu_397_p1;
reg   [1:0] empty_72_reg_591;
wire   [1:0] empty_73_fu_402_p1;
reg   [1:0] empty_73_reg_596;
wire   [1:0] empty_74_fu_406_p1;
reg   [1:0] empty_74_reg_601;
reg   [9:0] buf_V_address0;
reg    buf_V_ce0;
wire   [23:0] buf_V_q0;
reg   [9:0] buf_V_address1;
reg    buf_V_ce1;
reg    buf_V_we1;
reg   [23:0] buf_V_d1;
reg   [9:0] buf_V_5_address0;
reg    buf_V_5_ce0;
wire   [23:0] buf_V_5_q0;
reg   [9:0] buf_V_5_address1;
reg    buf_V_5_ce1;
reg    buf_V_5_we1;
reg   [23:0] buf_V_5_d1;
reg   [9:0] buf_V_6_address0;
reg    buf_V_6_ce0;
wire   [23:0] buf_V_6_q0;
reg   [9:0] buf_V_6_address1;
reg    buf_V_6_ce1;
reg    buf_V_6_we1;
reg   [23:0] buf_V_6_d1;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_start;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_done;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_idle;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_ready;
wire   [12:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_14_out;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_14_out_ap_vld;
wire   [12:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_13_out;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_13_out_ap_vld;
wire   [12:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_out;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_out_ap_vld;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_start;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_done;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_idle;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_ready;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_img_0_data163_read;
wire   [9:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_address1;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_ce1;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_we1;
wire   [23:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_d1;
wire   [9:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_address1;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_ce1;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_we1;
wire   [23:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_d1;
wire   [9:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_address1;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_ce1;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_we1;
wire   [23:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_d1;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_start;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_done;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_idle;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_ready;
wire   [9:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_address0;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_ce0;
wire   [9:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_address1;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_ce1;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_we1;
wire   [23:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_d1;
wire   [9:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_5_address0;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_5_ce0;
wire   [9:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_6_address0;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_6_ce0;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_start;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_done;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_idle;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_ready;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_img_0_data163_read;
wire   [23:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_img_1_data164_din;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_img_1_data164_write;
wire   [9:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_address0;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_ce0;
wire   [9:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_address1;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_ce1;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_we1;
wire   [23:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_d1;
wire   [9:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_address0;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_ce0;
wire   [9:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_address1;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_ce1;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_we1;
wire   [23:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_d1;
wire   [9:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_address0;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_ce0;
wire   [9:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_address1;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_ce1;
wire    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_we1;
wire   [23:0] grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_d1;
reg    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_start_reg;
reg    grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_start_reg;
wire    ap_CS_fsm_state9;
reg   [63:0] init_buf_fu_78;
wire   [63:0] add_ln419_fu_224_p2;
wire   [63:0] zext_ln541_fu_194_p1;
reg   [10:0] row_V_fu_106;
wire   [10:0] row_V_7_fu_371_p2;
reg   [12:0] row_ind_V_fu_110;
reg   [12:0] row_ind_V_16_fu_114;
reg   [12:0] row_ind_V_17_fu_118;
wire   [11:0] zext_ln1027_fu_289_p1;
wire   [10:0] sub_i_i237_i23_fu_308_p2;
wire   [10:0] sub_i213_i_fu_317_p2;
wire   [0:0] cmp_i_i269_i_fu_303_p2;
wire   [0:0] tmp_fu_323_p3;
wire   [0:0] cmp_i_i193_i_1_fu_337_p2;
wire   [9:0] tmp_1_fu_349_p4;
wire   [0:0] icmp_fu_359_p2;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_start_reg = 1'b0;
#0 grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_start_reg = 1'b0;
#0 grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_start_reg = 1'b0;
#0 grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_start_reg = 1'b0;
end

color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_address0),
    .ce0(buf_V_ce0),
    .q0(buf_V_q0),
    .address1(buf_V_address1),
    .ce1(buf_V_ce1),
    .we1(buf_V_we1),
    .d1(buf_V_d1)
);

color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_5_address0),
    .ce0(buf_V_5_ce0),
    .q0(buf_V_5_q0),
    .address1(buf_V_5_address1),
    .ce1(buf_V_5_ce1),
    .we1(buf_V_5_we1),
    .d1(buf_V_5_d1)
);

color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_6_address0),
    .ce0(buf_V_6_ce0),
    .q0(buf_V_6_q0),
    .address1(buf_V_6_address1),
    .ce1(buf_V_6_ce1),
    .we1(buf_V_6_we1),
    .d1(buf_V_6_d1)
);

color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1 grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_start),
    .ap_done(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_done),
    .ap_idle(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_idle),
    .ap_ready(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_ready),
    .row_ind_V_14_out(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_14_out),
    .row_ind_V_14_out_ap_vld(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_14_out_ap_vld),
    .row_ind_V_13_out(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_13_out),
    .row_ind_V_13_out_ap_vld(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_13_out_ap_vld),
    .row_ind_V_out(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_out),
    .row_ind_V_out_ap_vld(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_out_ap_vld)
);

color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2 grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_start),
    .ap_done(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_done),
    .ap_idle(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_idle),
    .ap_ready(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_ready),
    .img_0_data163_dout(img_0_data163_dout),
    .img_0_data163_num_data_valid(2'd0),
    .img_0_data163_fifo_cap(2'd0),
    .img_0_data163_empty_n(img_0_data163_empty_n),
    .img_0_data163_read(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_img_0_data163_read),
    .img_width(img_width),
    .buf_V_6_address1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_address1),
    .buf_V_6_ce1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_ce1),
    .buf_V_6_we1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_we1),
    .buf_V_6_d1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_d1),
    .buf_V_5_address1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_address1),
    .buf_V_5_ce1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_ce1),
    .buf_V_5_we1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_we1),
    .buf_V_5_d1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_d1),
    .buf_V_address1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_address1),
    .buf_V_ce1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_ce1),
    .buf_V_we1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_we1),
    .buf_V_d1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_d1),
    .init_buf_cast(empty_reg_478)
);

color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3 grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_start),
    .ap_done(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_done),
    .ap_idle(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_idle),
    .ap_ready(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_ready),
    .img_width(img_width),
    .buf_V_address0(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_address0),
    .buf_V_ce0(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_ce0),
    .buf_V_q0(buf_V_q0),
    .buf_V_address1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_address1),
    .buf_V_ce1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_ce1),
    .buf_V_we1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_we1),
    .buf_V_d1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_d1),
    .buf_V_5_address0(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_5_address0),
    .buf_V_5_ce0(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_5_ce0),
    .buf_V_5_q0(buf_V_5_q0),
    .buf_V_6_address0(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_6_address0),
    .buf_V_6_ce0(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_6_ce0),
    .buf_V_6_q0(buf_V_6_q0),
    .row_ind_V_13_cast(empty_70_reg_511)
);

color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_start),
    .ap_done(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_done),
    .ap_idle(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_idle),
    .ap_ready(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_ready),
    .img_0_data163_dout(img_0_data163_dout),
    .img_0_data163_num_data_valid(2'd0),
    .img_0_data163_fifo_cap(2'd0),
    .img_0_data163_empty_n(img_0_data163_empty_n),
    .img_0_data163_read(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_img_0_data163_read),
    .img_1_data164_din(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_img_1_data164_din),
    .img_1_data164_num_data_valid(2'd0),
    .img_1_data164_fifo_cap(2'd0),
    .img_1_data164_full_n(img_1_data164_full_n),
    .img_1_data164_write(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_img_1_data164_write),
    .add_ln450(add_ln450_reg_531),
    .buf_V_6_address0(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_address0),
    .buf_V_6_ce0(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_ce0),
    .buf_V_6_q0(buf_V_6_q0),
    .buf_V_6_address1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_address1),
    .buf_V_6_ce1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_ce1),
    .buf_V_6_we1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_we1),
    .buf_V_6_d1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_d1),
    .buf_V_address0(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_address0),
    .buf_V_ce0(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_ce0),
    .buf_V_q0(buf_V_q0),
    .buf_V_address1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_address1),
    .buf_V_ce1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_ce1),
    .buf_V_we1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_we1),
    .buf_V_d1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_d1),
    .buf_V_5_address0(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_address0),
    .buf_V_5_ce0(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_ce0),
    .buf_V_5_q0(buf_V_5_q0),
    .buf_V_5_address1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_address1),
    .buf_V_5_ce1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_ce1),
    .buf_V_5_we1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_we1),
    .buf_V_5_d1(grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_d1),
    .row_ind_V_19(row_ind_V_load_reg_581),
    .row_ind_V_20(row_ind_V_18_reg_541),
    .row_ind_V_21(row_ind_V_19_reg_548),
    .sub_i213_i_cast(sub_i213_i_cast_reg_586),
    .row_ind_V_19_cast(empty_72_reg_591),
    .spec_select47(spec_select47_reg_566),
    .row_ind_V_20_cast(empty_73_reg_596),
    .spec_select51(spec_select51_reg_571),
    .row_ind_V_21_cast(empty_74_reg_601),
    .spec_select55(spec_select55_reg_576),
    .zext_ln419_1(img_width),
    .cmp_i_i321_i(cmp_i_i321_i_reg_556)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_start_reg <= 1'b1;
        end else if ((grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_ready == 1'b1)) begin
            grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_start_reg <= 1'b1;
        end else if ((grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_ready == 1'b1)) begin
            grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1027_fu_214_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_start_reg <= 1'b1;
        end else if ((grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_ready == 1'b1)) begin
            grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1027_fu_214_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_start_reg <= 1'b1;
        end else if ((grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_ready == 1'b1)) begin
            grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        init_buf_fu_78 <= zext_ln541_fu_194_p1;
    end else if (((icmp_ln1027_fu_214_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        init_buf_fu_78 <= add_ln419_fu_224_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_214_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_V_fu_106 <= 11'd1;
    end else if (((icmp_ln450_fu_293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_V_fu_106 <= row_V_7_fu_371_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_214_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_V_16_fu_114 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_13_out;
    end else if (((icmp_ln450_fu_293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        row_ind_V_16_fu_114 <= row_ind_V_17_fu_118;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_214_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_V_17_fu_118 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_14_out;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        row_ind_V_17_fu_118 <= row_ind_V_fu_110;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_214_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_V_fu_110 <= grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_out;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        row_ind_V_fu_110 <= row_ind_V_18_reg_541;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln450_1_reg_536 <= add_ln450_1_fu_274_p2;
        add_ln450_reg_531 <= add_ln450_fu_269_p2;
        img_height_cast_reg_516[9 : 0] <= img_height_cast_fu_256_p1[9 : 0];
        sext_ln450_reg_526 <= sext_ln450_fu_265_p1;
        sub336_i_reg_521 <= sub336_i_fu_259_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln450_fu_293_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        cmp_i_i321_i_reg_556 <= cmp_i_i321_i_fu_298_p2;
        empty_71_reg_561 <= empty_71_fu_313_p1;
        spec_select47_reg_566 <= spec_select47_fu_331_p2;
        spec_select51_reg_571 <= spec_select51_fu_343_p2;
        spec_select55_reg_576 <= spec_select55_fu_365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_214_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_70_reg_511 <= empty_70_fu_235_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        empty_72_reg_591 <= empty_72_fu_397_p1;
        empty_73_reg_596 <= empty_73_fu_402_p1;
        empty_74_reg_601 <= empty_74_fu_406_p1;
        row_ind_V_load_reg_581 <= row_ind_V_fu_110;
        sub_i213_i_cast_reg_586 <= sub_i213_i_cast_fu_391_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_214_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_reg_478 <= empty_fu_219_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        row_ind_V_18_reg_541 <= row_ind_V_16_fu_114;
        row_ind_V_19_reg_548 <= row_ind_V_17_fu_118;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        zext_ln419_1_reg_465[10 : 0] <= zext_ln419_1_fu_198_p1[10 : 0];
        zext_ln419_reg_470[12 : 0] <= zext_ln419_fu_202_p1[12 : 0];
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln450_fu_293_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln450_fu_293_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_V_5_address0 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_5_address0 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_5_address0;
    end else begin
        buf_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_V_5_address1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_5_address1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_address1;
    end else begin
        buf_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_V_5_ce0 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_5_ce0 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_5_ce0;
    end else begin
        buf_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_V_5_ce1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_5_ce1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_ce1;
    end else begin
        buf_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_V_5_d1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_5_d1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_d1;
    end else begin
        buf_V_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_V_5_we1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_5_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_5_we1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_5_we1;
    end else begin
        buf_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_V_6_address0 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_6_address0 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_6_address0;
    end else begin
        buf_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_V_6_address1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_6_address1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_address1;
    end else begin
        buf_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_V_6_ce0 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_6_ce0 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_6_ce0;
    end else begin
        buf_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_V_6_ce1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_6_ce1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_ce1;
    end else begin
        buf_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_V_6_d1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_6_d1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_d1;
    end else begin
        buf_V_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_V_6_we1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_6_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_6_we1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_6_we1;
    end else begin
        buf_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_V_address0 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_address0 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_address0;
    end else begin
        buf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_V_address1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_address1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_address1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_address1;
    end else begin
        buf_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_V_ce0 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_ce0 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_ce0;
    end else begin
        buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_V_ce1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_ce1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_ce1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_ce1;
    end else begin
        buf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_V_d1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_d1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_d1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_d1;
    end else begin
        buf_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_V_we1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_buf_V_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_we1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_buf_V_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_we1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_buf_V_we1;
    end else begin
        buf_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        img_0_data163_read = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_img_0_data163_read;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        img_0_data163_read = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_img_0_data163_read;
    end else begin
        img_0_data163_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        img_1_data164_write = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_img_1_data164_write;
    end else begin
        img_1_data164_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln1027_fu_214_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln450_fu_293_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln419_fu_224_p2 = (init_buf_fu_78 + 64'd1);

assign add_ln450_1_fu_274_p2 = (img_height_cast_fu_256_p1 + 11'd1);

assign add_ln450_fu_269_p2 = (zext_ln419_1_reg_465 + 12'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign cmp_i_i193_i_1_fu_337_p2 = (($signed(sub_i213_i_fu_317_p2) < $signed(11'd1)) ? 1'b1 : 1'b0);

assign cmp_i_i269_i_fu_303_p2 = (($signed(sext_ln450_reg_526) < $signed(zext_ln1027_fu_289_p1)) ? 1'b1 : 1'b0);

assign cmp_i_i321_i_fu_298_p2 = ((row_V_fu_106 < img_height_cast_reg_516) ? 1'b1 : 1'b0);

assign empty_70_fu_235_p1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_13_out[1:0];

assign empty_71_fu_313_p1 = sub_i_i237_i23_fu_308_p2[1:0];

assign empty_72_fu_397_p1 = row_ind_V_fu_110[1:0];

assign empty_73_fu_402_p1 = row_ind_V_18_reg_541[1:0];

assign empty_74_fu_406_p1 = row_ind_V_17_fu_118[1:0];

assign empty_fu_219_p1 = init_buf_fu_78[1:0];

assign grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_start = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_ap_start_reg;

assign grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_start = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_ap_start_reg;

assign grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_start = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_423_2_fu_141_ap_start_reg;

assign grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_start = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_435_3_fu_152_ap_start_reg;

assign icmp_fu_359_p2 = (($signed(tmp_1_fu_349_p4) < $signed(10'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_214_p2 = ((init_buf_fu_78 < zext_ln419_reg_470) ? 1'b1 : 1'b0);

assign icmp_ln450_fu_293_p2 = ((row_V_fu_106 == add_ln450_1_reg_536) ? 1'b1 : 1'b0);

assign img_1_data164_din = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_Col_Loop_fu_161_img_1_data164_din;

assign img_height_cast_fu_256_p1 = img_height;

assign row_V_7_fu_371_p2 = (row_V_fu_106 + 11'd1);

assign sext_ln450_fu_265_p1 = sub336_i_fu_259_p2;

assign spec_select47_fu_331_p2 = (tmp_fu_323_p3 & cmp_i_i269_i_fu_303_p2);

assign spec_select51_fu_343_p2 = (cmp_i_i269_i_fu_303_p2 & cmp_i_i193_i_1_fu_337_p2);

assign spec_select55_fu_365_p2 = (icmp_fu_359_p2 & cmp_i_i269_i_fu_303_p2);

assign sub336_i_fu_259_p2 = ($signed(img_height_cast_fu_256_p1) + $signed(11'd2047));

assign sub_i213_i_cast_fu_391_p2 = (empty_71_reg_561 ^ 2'd2);

assign sub_i213_i_fu_317_p2 = (sub_i_i237_i23_fu_308_p2 + 11'd2);

assign sub_i_i237_i23_fu_308_p2 = ($signed(sub336_i_reg_521) - $signed(row_V_fu_106));

assign tmp_1_fu_349_p4 = {{sub_i213_i_fu_317_p2[10:1]}};

assign tmp_fu_323_p3 = sub_i213_i_fu_317_p2[32'd10];

assign zext_ln1027_fu_289_p1 = row_V_fu_106;

assign zext_ln419_1_fu_198_p1 = img_width;

assign zext_ln419_fu_202_p1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_14_out;

assign zext_ln541_fu_194_p1 = grp_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_Pipeline_VITIS_LOOP_410_1_fu_134_row_ind_V_13_out;

always @ (posedge ap_clk) begin
    zext_ln419_1_reg_465[11] <= 1'b0;
    zext_ln419_reg_470[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    img_height_cast_reg_516[10] <= 1'b0;
end

endmodule //color_analysis_xFMedianNxN_600_1024_3_9_1_2_2_0_1025_3_9_s
