Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 06:23:08 2022
****************************************


  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[12] (in)                                                          7.4530                     3.8667 &   5.8667 r
  la_data_in[12] (net)                                   2   0.4391 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.8667 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.4609   7.4609   0.9500  -4.5093  -4.5928 &   1.2739 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1725   0.9500           -0.0609 &   1.2130 r
  mprj/buf_i[140] (net)                                  1   0.0036 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1725   0.9500   0.0000   0.0000 &   1.2130 r
  data arrival time                                                                                                  1.2130

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8217   1.0500   0.0000   0.8004 &   4.2621 r
  clock reconvergence pessimism                                                                           0.0000     4.2621
  clock uncertainty                                                                                       0.1000     4.3621
  library hold time                                                                     1.0000            0.1482     4.5103
  data required time                                                                                                 4.5103
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5103
  data arrival time                                                                                                 -1.2130
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2030 
  total derate : arrival time                                                                             0.2358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4388 

  slack (with derating applied) (VIOLATED)                                                               -3.2973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8585 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[22] (in)                                                          5.1918                     2.6920 &   4.6920 r
  la_data_in[22] (net)                                   2   0.3053 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6920 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.3341   5.1964   0.9500  -2.4925  -2.5248 &   2.1672 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1444   0.9500            0.0494 &   2.2165 r
  mprj/buf_i[150] (net)                                  1   0.0049 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0066   0.1444   0.9500  -0.0007  -0.0007 &   2.2158 r
  data arrival time                                                                                                  2.2158

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8291   1.0500   0.0000   0.9476 &   4.4093 r
  clock reconvergence pessimism                                                                           0.0000     4.4093
  clock uncertainty                                                                                       0.1000     4.5093
  library hold time                                                                     1.0000            0.1494     4.6587
  data required time                                                                                                 4.6587
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6587
  data arrival time                                                                                                 -2.2158
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4429

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2100 
  total derate : arrival time                                                                             0.1321 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3421 

  slack (with derating applied) (VIOLATED)                                                               -2.4429 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1008 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[20] (in)                                                             5.1434                     2.6681 &   4.6681 r
  la_oenb[20] (net)                                      2   0.3025 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6681 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.2630   5.1479   0.9500  -2.4518  -2.4845 &   2.1836 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1444   0.9500            0.0522 &   2.2359 r
  mprj/buf_i[84] (net)                                   1   0.0052 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1444   0.9500   0.0000   0.0000 &   2.2359 r
  data arrival time                                                                                                  2.2359

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8316   1.0500   0.0000   0.9096 &   4.3713 r
  clock reconvergence pessimism                                                                           0.0000     4.3713
  clock uncertainty                                                                                       0.1000     4.4713
  library hold time                                                                     1.0000            0.1494     4.6207
  data required time                                                                                                 4.6207
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6207
  data arrival time                                                                                                 -2.2359
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3848

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2082 
  total derate : arrival time                                                                             0.1301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3382 

  slack (with derating applied) (VIOLATED)                                                               -2.3848 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0466 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[7] (in)                                                              5.6916                     2.9444 &   4.9444 r
  la_oenb[7] (net)                                       2   0.3344 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.9444 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.6641   5.6980   0.9500  -2.6623  -2.6829 &   2.2615 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1489   0.9500            0.0244 &   2.2860 r
  mprj/buf_i[71] (net)                                   1   0.0037 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1489   0.9500   0.0000   0.0000 &   2.2860 r
  data arrival time                                                                                                  2.2860

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8133   1.0500   0.0000   0.7525 &   4.2142 r
  clock reconvergence pessimism                                                                           0.0000     4.2142
  clock uncertainty                                                                                       0.1000     4.3142
  library hold time                                                                     1.0000            0.1493     4.4635
  data required time                                                                                                 4.4635
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4635
  data arrival time                                                                                                 -2.2860
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1775

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2007 
  total derate : arrival time                                                                             0.1403 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3410 

  slack (with derating applied) (VIOLATED)                                                               -2.1775 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8365 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[11] (in)                                                             5.4043                     2.7972 &   4.7972 r
  la_oenb[11] (net)                                      2   0.3175 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.7972 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.1615   5.4099   0.9500  -2.4210  -2.4390 &   2.3581 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1438   0.9500            0.0362 &   2.3943 r
  mprj/buf_i[75] (net)                                   1   0.0031 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1438   0.9500   0.0000   0.0000 &   2.3943 r
  data arrival time                                                                                                  2.3943

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8273   1.0500   0.0000   0.8365 &   4.2982 r
  clock reconvergence pessimism                                                                           0.0000     4.2982
  clock uncertainty                                                                                       0.1000     4.3982
  library hold time                                                                     1.0000            0.1494     4.5476
  data required time                                                                                                 4.5476
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5476
  data arrival time                                                                                                 -2.3943
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1533

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2047 
  total derate : arrival time                                                                             0.1284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3330 

  slack (with derating applied) (VIOLATED)                                                               -2.1533 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8203 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[4] (in)                                                              6.2437                     3.2241 &   5.2241 r
  la_oenb[4] (net)                                       2   0.3665 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.2241 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.1874   6.2524   0.9500  -2.9106  -2.9217 &   2.3023 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1591   0.9500            0.0025 &   2.3049 r
  mprj/buf_i[68] (net)                                   1   0.0051 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0097   0.1591   0.9500  -0.0040  -0.0041 &   2.3007 r
  data arrival time                                                                                                  2.3007

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8027   1.0500   0.0000   0.7248 &   4.1865 r
  clock reconvergence pessimism                                                                           0.0000     4.1865
  clock uncertainty                                                                                       0.1000     4.2865
  library hold time                                                                     1.0000            0.1489     4.4354
  data required time                                                                                                 4.4354
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4354
  data arrival time                                                                                                 -2.3007
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1347

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.1529 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3523 

  slack (with derating applied) (VIOLATED)                                                               -2.1347 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7824 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[21] (in)                                                             5.0607                     2.6221 &   4.6221 r
  la_oenb[21] (net)                                      2   0.2974 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6221 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5867   5.0654   0.9500  -2.0907  -2.1041 &   2.5180 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1428   0.9500            0.0554 &   2.5735 r
  mprj/buf_i[85] (net)                                   1   0.0050 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0063   0.1428   0.9500  -0.0005  -0.0005 &   2.5730 r
  data arrival time                                                                                                  2.5730

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8291   1.0500   0.0000   0.9477 &   4.4094 r
  clock reconvergence pessimism                                                                           0.0000     4.4094
  clock uncertainty                                                                                       0.1000     4.5094
  library hold time                                                                     1.0000            0.1495     4.6589
  data required time                                                                                                 4.6589
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6589
  data arrival time                                                                                                 -2.5730
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0859

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2100 
  total derate : arrival time                                                                             0.1123 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3222 

  slack (with derating applied) (VIOLATED)                                                               -2.0859 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7636 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[21] (in)                                                          5.0277                     2.6101 &   4.6101 r
  la_data_in[21] (net)                                   2   0.2958 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6101 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5298   5.0317   0.9500  -2.0634  -2.0806 &   2.5295 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1450   0.9500            0.0596 &   2.5891 r
  mprj/buf_i[149] (net)                                  1   0.0063 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1450   0.9500   0.0000   0.0001 &   2.5891 r
  data arrival time                                                                                                  2.5891

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8304   1.0500   0.0000   0.9229 &   4.3846 r
  clock reconvergence pessimism                                                                           0.0000     4.3846
  clock uncertainty                                                                                       0.1000     4.4846
  library hold time                                                                     1.0000            0.1494     4.6339
  data required time                                                                                                 4.6339
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6339
  data arrival time                                                                                                 -2.5891
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0448

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2088 
  total derate : arrival time                                                                             0.1108 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3196 

  slack (with derating applied) (VIOLATED)                                                               -2.0448 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7252 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[26] (in)                                                          5.4940                     2.8492 &   4.8492 r
  la_data_in[26] (net)                                   2   0.3232 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.8492 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.7876   5.4993   0.9500  -2.1924  -2.1997 &   2.6495 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1790   0.9500            0.0658 &   2.7153 r
  mprj/buf_i[154] (net)                                  2   0.0214 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0954   0.1790   0.9500  -0.0429  -0.0448 &   2.6705 r
  data arrival time                                                                                                  2.6705

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   0.9986 &   4.4603 r
  clock reconvergence pessimism                                                                           0.0000     4.4603
  clock uncertainty                                                                                       0.1000     4.5603
  library hold time                                                                     1.0000            0.1478     4.7081
  data required time                                                                                                 4.7081
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7081
  data arrival time                                                                                                 -2.6705
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0376

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2124 
  total derate : arrival time                                                                             0.1206 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3330 

  slack (with derating applied) (VIOLATED)                                                               -2.0376 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7046 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[25] (in)                                                             5.2125                     2.6995 &   4.6995 r
  la_oenb[25] (net)                                      2   0.3063 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6995 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5486   5.2176   0.9500  -2.0647  -2.0703 &   2.6293 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1693   0.9500            0.0728 &   2.7021 r
  mprj/buf_i[89] (net)                                   2   0.0179 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0455   0.1693   0.9500  -0.0215  -0.0223 &   2.6798 r
  data arrival time                                                                                                  2.6798

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8183   1.0500   0.0000   0.9935 &   4.4552 r
  clock reconvergence pessimism                                                                           0.0000     4.4552
  clock uncertainty                                                                                       0.1000     4.5552
  library hold time                                                                     1.0000            0.1484     4.7035
  data required time                                                                                                 4.7035
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7035
  data arrival time                                                                                                 -2.6798
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0237

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2122 
  total derate : arrival time                                                                             0.1133 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3254 

  slack (with derating applied) (VIOLATED)                                                               -2.0237 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6983 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[8] (in)                                                           5.6291                     2.9142 &   4.9142 r
  la_data_in[8] (net)                                    2   0.3308 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.9142 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.0485   5.6351   0.9500  -2.3448  -2.3519 &   2.5623 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1503   0.9500            0.0297 &   2.5920 r
  mprj/buf_i[136] (net)                                  1   0.0049 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1503   0.9500   0.0000   0.0000 &   2.5920 r
  data arrival time                                                                                                  2.5920

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8173   1.0500   0.0000   0.7740 &   4.2357 r
  clock reconvergence pessimism                                                                           0.0000     4.2357
  clock uncertainty                                                                                       0.1000     4.3357
  library hold time                                                                     1.0000            0.1492     4.4849
  data required time                                                                                                 4.4849
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4849
  data arrival time                                                                                                 -2.5920
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8929

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2017 
  total derate : arrival time                                                                             0.1246 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3263 

  slack (with derating applied) (VIOLATED)                                                               -1.8929 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5666 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[0] (in)                                                           6.7597                     3.4902 &   5.4902 r
  la_data_in[0] (net)                                    2   0.3969 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.4902 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.5075   6.7693   0.9500  -3.0629  -3.0643 &   2.4259 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1683   0.9500           -0.0200 &   2.4059 r
  mprj/buf_i[128] (net)                                  1   0.0063 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1683   0.9500   0.0000   0.0001 &   2.4059 r
  data arrival time                                                                                                  2.4059

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7710   1.0500   0.0000   0.5810 &   4.0427 r
  clock reconvergence pessimism                                                                           0.0000     4.0427
  clock uncertainty                                                                                       0.1000     4.1427
  library hold time                                                                     1.0000            0.1487     4.2913
  data required time                                                                                                 4.2913
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2913
  data arrival time                                                                                                 -2.4059
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8854

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1925 
  total derate : arrival time                                                                             0.1621 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3546 

  slack (with derating applied) (VIOLATED)                                                               -1.8854 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5308 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[22] (in)                                                             5.5101                     2.8462 &   4.8462 r
  la_oenb[22] (net)                                      2   0.3234 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.8462 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.6137   5.5170   0.9500  -2.0916  -2.0835 &   2.7627 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1474   0.9500            0.0336 &   2.7963 r
  mprj/buf_i[86] (net)                                   1   0.0042 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1474   0.9500   0.0000   0.0000 &   2.7964 r
  data arrival time                                                                                                  2.7964

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8291   1.0500   0.0000   0.9494 &   4.4110 r
  clock reconvergence pessimism                                                                           0.0000     4.4110
  clock uncertainty                                                                                       0.1000     4.5110
  library hold time                                                                     1.0000            0.1493     4.6603
  data required time                                                                                                 4.6603
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6603
  data arrival time                                                                                                 -2.7964
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8640

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2100 
  total derate : arrival time                                                                             0.1123 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3223 

  slack (with derating applied) (VIOLATED)                                                               -1.8640 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5416 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[13] (in)                                                             5.2425                     2.7136 &   4.7136 r
  la_oenb[13] (net)                                      2   0.3080 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.7136 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5120   5.2479   0.9500  -2.0630  -2.0668 &   2.6469 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1594   0.9500            0.0618 &   2.7086 r
  mprj/buf_i[77] (net)                                   2   0.0121 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1594   0.9500   0.0000   0.0001 &   2.7087 r
  data arrival time                                                                                                  2.7087

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8294   1.0500   0.0000   0.8572 &   4.3189 r
  clock reconvergence pessimism                                                                           0.0000     4.3189
  clock uncertainty                                                                                       0.1000     4.4189
  library hold time                                                                     1.0000            0.1488     4.5677
  data required time                                                                                                 4.5677
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5677
  data arrival time                                                                                                 -2.7087
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8589

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2057 
  total derate : arrival time                                                                             0.1116 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3173 

  slack (with derating applied) (VIOLATED)                                                               -1.8589 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5416 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[26] (in)                                                             5.1693                     2.6722 &   4.6722 r
  la_oenb[26] (net)                                      2   0.3034 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6722 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.2018   5.1751   0.9500  -1.8820  -1.8749 &   2.7974 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1730   0.9500            0.0783 &   2.8757 r
  mprj/buf_i[90] (net)                                   2   0.0204 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0282   0.1730   0.9500  -0.0135  -0.0139 &   2.8618 r
  data arrival time                                                                                                  2.8618

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8422   1.0500   0.0000   1.0043 &   4.4660 r
  clock reconvergence pessimism                                                                           0.0000     4.4660
  clock uncertainty                                                                                       0.1000     4.5660
  library hold time                                                                     1.0000            0.1481     4.7141
  data required time                                                                                                 4.7141
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7141
  data arrival time                                                                                                 -2.8618
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8522

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2127 
  total derate : arrival time                                                                             0.1042 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3169 

  slack (with derating applied) (VIOLATED)                                                               -1.8522 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5353 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[18] (in)                                                             3.4079                     1.7558 &   3.7558 r
  la_oenb[18] (net)                                      2   0.1991 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7558 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0040   3.4114   0.9500  -1.1662  -1.1623 &   2.5935 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1211   0.9500            0.1301 &   2.7236 r
  mprj/buf_i[82] (net)                                   1   0.0052 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1211   0.9500   0.0000   0.0001 &   2.7237 r
  data arrival time                                                                                                  2.7237

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8302   1.0500   0.0000   0.8569 &   4.3186 r
  clock reconvergence pessimism                                                                           0.0000     4.3186
  clock uncertainty                                                                                       0.1000     4.4186
  library hold time                                                                     1.0000            0.1504     4.5690
  data required time                                                                                                 4.5690
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5690
  data arrival time                                                                                                 -2.7237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8453

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2056 
  total derate : arrival time                                                                             0.0684 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2741 

  slack (with derating applied) (VIOLATED)                                                               -1.8453 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5712 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[23] (in)                                                             5.0839                     2.6265 &   4.6265 r
  la_oenb[23] (net)                                      2   0.2983 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6265 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.1875   5.0898   0.9500  -1.8556  -1.8480 &   2.7785 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1491   0.9500            0.0604 &   2.8389 r
  mprj/buf_i[87] (net)                                   1   0.0080 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0273   0.1491   0.9500  -0.0124  -0.0130 &   2.8259 r
  data arrival time                                                                                                  2.8259

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8279   1.0500   0.0000   0.9597 &   4.4214 r
  clock reconvergence pessimism                                                                           0.0000     4.4214
  clock uncertainty                                                                                       0.1000     4.5214
  library hold time                                                                     1.0000            0.1492     4.6706
  data required time                                                                                                 4.6706
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6706
  data arrival time                                                                                                 -2.8259
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8446

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2105 
  total derate : arrival time                                                                             0.1019 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3124 

  slack (with derating applied) (VIOLATED)                                                               -1.8446 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5322 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[17] (in)                                                          5.0336                     2.6085 &   4.6085 r
  la_data_in[17] (net)                                   2   0.2959 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6085 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.0822   5.0382   0.9500  -1.9178  -1.9230 &   2.6855 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1414   0.9500            0.0556 &   2.7410 r
  mprj/buf_i[145] (net)                                  1   0.0044 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1414   0.9500   0.0000   0.0000 &   2.7411 r
  data arrival time                                                                                                  2.7411

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8286   1.0500   0.0000   0.8454 &   4.3071 r
  clock reconvergence pessimism                                                                           0.0000     4.3071
  clock uncertainty                                                                                       0.1000     4.4071
  library hold time                                                                     1.0000            0.1495     4.5567
  data required time                                                                                                 4.5567
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5567
  data arrival time                                                                                                 -2.7411
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8156

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2051 
  total derate : arrival time                                                                             0.1036 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3087 

  slack (with derating applied) (VIOLATED)                                                               -1.8156 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5069 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[35] (in)                                                             5.4598                     2.8149 &   4.8149 r
  la_oenb[35] (net)                                      2   0.3200 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.8149 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.4541   5.4672   0.9500  -2.0115  -1.9952 &   2.8197 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1514   0.9500            0.0408 &   2.8604 r
  mprj/buf_i[99] (net)                                   1   0.0066 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0271   0.1514   0.9500  -0.0124  -0.0130 &   2.8475 r
  data arrival time                                                                                                  2.8475

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8292   1.0500   0.0000   0.9442 &   4.4059 r
  clock reconvergence pessimism                                                                           0.0000     4.4059
  clock uncertainty                                                                                       0.1000     4.5059
  library hold time                                                                     1.0000            0.1491     4.6550
  data required time                                                                                                 4.6550
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6550
  data arrival time                                                                                                 -2.8475
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8076

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2098 
  total derate : arrival time                                                                             0.1095 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3193 

  slack (with derating applied) (VIOLATED)                                                               -1.8076 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4883 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[25] (in)                                                          5.0220                     2.5977 &   4.5977 r
  la_data_in[25] (net)                                   2   0.2948 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.5977 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.9945   5.0273   0.9500  -1.7881  -1.7824 &   2.8152 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1659   0.9500            0.0803 &   2.8956 r
  mprj/buf_i[153] (net)                                  2   0.0174 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0257   0.1659   0.9500  -0.0118  -0.0121 &   2.8835 r
  data arrival time                                                                                                  2.8835

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8243   1.0500   0.0000   0.9806 &   4.4422 r
  clock reconvergence pessimism                                                                           0.0000     4.4422
  clock uncertainty                                                                                       0.1000     4.5422
  library hold time                                                                     1.0000            0.1485     4.6907
  data required time                                                                                                 4.6907
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6907
  data arrival time                                                                                                 -2.8835
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8073

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2115 
  total derate : arrival time                                                                             0.0992 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3108 

  slack (with derating applied) (VIOLATED)                                                               -1.8073 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4965 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[23] (in)                                                          5.0193                     2.6017 &   4.6017 r
  la_data_in[23] (net)                                   2   0.2951 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6017 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.0207   5.0238   0.9500  -1.7960  -1.7958 &   2.8059 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1428   0.9500            0.0579 &   2.8638 r
  mprj/buf_i[151] (net)                                  1   0.0053 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1428   0.9500   0.0000   0.0001 &   2.8639 r
  data arrival time                                                                                                  2.8639

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8292   1.0500   0.0000   0.9513 &   4.4130 r
  clock reconvergence pessimism                                                                           0.0000     4.4130
  clock uncertainty                                                                                       0.1000     4.5130
  library hold time                                                                     1.0000            0.1495     4.6625
  data required time                                                                                                 4.6625
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6625
  data arrival time                                                                                                 -2.8639
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7986

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2101 
  total derate : arrival time                                                                             0.0976 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3077 

  slack (with derating applied) (VIOLATED)                                                               -1.7986 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4909 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[16] (in)                                                          5.3200                     2.7545 &   4.7545 r
  la_data_in[16] (net)                                   2   0.3126 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.7545 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.1551   5.3255   0.9500  -1.9605  -1.9568 &   2.7977 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1470   0.9500            0.0445 &   2.8422 r
  mprj/buf_i[144] (net)                                  1   0.0053 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0214   0.1470   0.9500  -0.0093  -0.0098 &   2.8325 r
  data arrival time                                                                                                  2.8325

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8308   1.0500   0.0000   0.9186 &   4.3803 r
  clock reconvergence pessimism                                                                           0.0000     4.3803
  clock uncertainty                                                                                       0.1000     4.4803
  library hold time                                                                     1.0000            0.1493     4.6296
  data required time                                                                                                 4.6296
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6296
  data arrival time                                                                                                 -2.8325
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7971

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2086 
  total derate : arrival time                                                                             0.1062 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3148 

  slack (with derating applied) (VIOLATED)                                                               -1.7971 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4823 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[24] (in)                                                          5.2300                     2.7093 &   4.7093 r
  la_data_in[24] (net)                                   2   0.3074 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.7093 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.1759   5.2351   0.9500  -1.8668  -1.8630 &   2.8463 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1620   0.9500            0.0652 &   2.9115 r
  mprj/buf_i[152] (net)                                  2   0.0135 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0533   0.1620   0.9500  -0.0244  -0.0255 &   2.8860 r
  data arrival time                                                                                                  2.8860

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8275   1.0500   0.0000   0.9613 &   4.4230 r
  clock reconvergence pessimism                                                                           0.0000     4.4230
  clock uncertainty                                                                                       0.1000     4.5230
  library hold time                                                                     1.0000            0.1487     4.6717
  data required time                                                                                                 4.6717
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6717
  data arrival time                                                                                                 -2.8860
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7857

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2106 
  total derate : arrival time                                                                             0.1031 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3137 

  slack (with derating applied) (VIOLATED)                                                               -1.7857 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4719 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[15] (in)                                                          5.2609                     2.7229 &   4.7229 r
  la_data_in[15] (net)                                   2   0.3091 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.7229 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.2519   5.2664   0.9500  -1.9698  -1.9676 &   2.7554 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1471   0.9500            0.0481 &   2.8034 r
  mprj/buf_i[143] (net)                                  1   0.0058 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1471   0.9500   0.0000   0.0001 &   2.8035 r
  data arrival time                                                                                                  2.8035

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8295   1.0500   0.0000   0.8568 &   4.3185 r
  clock reconvergence pessimism                                                                           0.0000     4.3185
  clock uncertainty                                                                                       0.1000     4.4185
  library hold time                                                                     1.0000            0.1493     4.5678
  data required time                                                                                                 4.5678
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5678
  data arrival time                                                                                                 -2.8035
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7643

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2056 
  total derate : arrival time                                                                             0.1063 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3120 

  slack (with derating applied) (VIOLATED)                                                               -1.7643 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4523 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[13] (in)                                                          5.4084                     2.8026 &   4.8026 r
  la_data_in[13] (net)                                   2   0.3180 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.8026 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.2819   5.4136   0.9500  -2.0235  -2.0234 &   2.7792 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1441   0.9500            0.0363 &   2.8154 r
  mprj/buf_i[141] (net)                                  1   0.0033 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1441   0.9500   0.0000   0.0000 &   2.8154 r
  data arrival time                                                                                                  2.8154

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8295   1.0500   0.0000   0.8570 &   4.3187 r
  clock reconvergence pessimism                                                                           0.0000     4.3187
  clock uncertainty                                                                                       0.1000     4.4187
  library hold time                                                                     1.0000            0.1494     4.5681
  data required time                                                                                                 4.5681
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5681
  data arrival time                                                                                                 -2.8154
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7527

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2057 
  total derate : arrival time                                                                             0.1084 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3141 

  slack (with derating applied) (VIOLATED)                                                               -1.7527 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4386 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[41] (in)                                                             5.4034                     2.7822 &   4.7822 r
  la_oenb[41] (net)                                      2   0.3165 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.7822 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.3404   5.4110   0.9500  -1.9065  -1.8826 &   2.8996 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1650   0.9500            0.0581 &   2.9577 r
  mprj/buf_i[105] (net)                                  2   0.0139 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0297   0.1650   0.9500  -0.0141  -0.0147 &   2.9431 r
  data arrival time                                                                                                  2.9431

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8233   1.0500   0.0000   0.9839 &   4.4456 r
  clock reconvergence pessimism                                                                           0.0000     4.4456
  clock uncertainty                                                                                       0.1000     4.5456
  library hold time                                                                     1.0000            0.1485     4.6941
  data required time                                                                                                 4.6941
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6941
  data arrival time                                                                                                 -2.9431
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7510

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2117 
  total derate : arrival time                                                                             0.1054 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3171 

  slack (with derating applied) (VIOLATED)                                                               -1.7510 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4340 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[27] (in)                                                          5.1841                     2.6773 &   4.6773 r
  la_data_in[27] (net)                                   2   0.3041 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6773 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.1013   5.1904   0.9500  -1.7808  -1.7655 &   2.9118 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1716   0.9500            0.0763 &   2.9881 r
  mprj/buf_i[155] (net)                                  2   0.0195 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0338   0.1716   0.9500  -0.0167  -0.0172 &   2.9708 r
  data arrival time                                                                                                  2.9708

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0117 &   4.4734 r
  clock reconvergence pessimism                                                                           0.0000     4.4734
  clock uncertainty                                                                                       0.1000     4.5734
  library hold time                                                                     1.0000            0.1482     4.7215
  data required time                                                                                                 4.7215
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7215
  data arrival time                                                                                                 -2.9708
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7507

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2130 
  total derate : arrival time                                                                             0.0994 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3124 

  slack (with derating applied) (VIOLATED)                                                               -1.7507 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4383 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[16] (in)                                                             5.0018                     2.5887 &   4.5887 r
  la_oenb[16] (net)                                      2   0.2937 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5887 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.9351   5.0068   0.9500  -1.8278  -1.8262 &   2.7625 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1410   0.9500            0.0571 &   2.8196 r
  mprj/buf_i[80] (net)                                   1   0.0045 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1410   0.9500   0.0000   0.0001 &   2.8196 r
  data arrival time                                                                                                  2.8196

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8296   1.0500   0.0000   0.8562 &   4.3179 r
  clock reconvergence pessimism                                                                           0.0000     4.3179
  clock uncertainty                                                                                       0.1000     4.4179
  library hold time                                                                     1.0000            0.1495     4.5674
  data required time                                                                                                 4.5674
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5674
  data arrival time                                                                                                 -2.8196
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7478

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2056 
  total derate : arrival time                                                                             0.0993 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3049 

  slack (with derating applied) (VIOLATED)                                                               -1.7478 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4429 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[36] (in)                                                             5.5417                     2.8551 &   4.8551 r
  la_oenb[36] (net)                                      2   0.3247 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.8551 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.4210   5.5496   0.9500  -1.9874  -1.9648 &   2.8903 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1472   0.9500            0.0315 &   2.9219 r
  mprj/buf_i[100] (net)                                  1   0.0039 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1472   0.9500   0.0000   0.0000 &   2.9219 r
  data arrival time                                                                                                  2.9219

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8255   1.0500   0.0000   0.9442 &   4.4059 r
  clock reconvergence pessimism                                                                           0.0000     4.4059
  clock uncertainty                                                                                       0.1000     4.5059
  library hold time                                                                     1.0000            0.1493     4.6552
  data required time                                                                                                 4.6552
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6552
  data arrival time                                                                                                 -2.9219
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7333

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2098 
  total derate : arrival time                                                                             0.1075 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3173 

  slack (with derating applied) (VIOLATED)                                                               -1.7333 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4161 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[37] (in)                                                             5.3742                     2.7634 &   4.7634 r
  la_oenb[37] (net)                                      2   0.3145 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.7634 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.4168   5.3827   0.9500  -1.9076  -1.8803 &   2.8831 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1585   0.9500            0.0531 &   2.9361 r
  mprj/buf_i[101] (net)                                  2   0.0108 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1585   0.9500   0.0000   0.0001 &   2.9362 r
  data arrival time                                                                                                  2.9362

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8257   1.0500   0.0000   0.9435 &   4.4052 r
  clock reconvergence pessimism                                                                           0.0000     4.4052
  clock uncertainty                                                                                       0.1000     4.5052
  library hold time                                                                     1.0000            0.1488     4.6540
  data required time                                                                                                 4.6540
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6540
  data arrival time                                                                                                 -2.9362
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7178

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2098 
  total derate : arrival time                                                                             0.1046 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3144 

  slack (with derating applied) (VIOLATED)                                                               -1.7178 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4034 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[15] (in)                                                             5.0702                     2.6206 &   4.6206 r
  la_oenb[15] (net)                                      2   0.2975 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6206 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.9429   5.0759   0.9500  -1.8226  -1.8151 &   2.8055 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1541   0.9500            0.0663 &   2.8718 r
  mprj/buf_i[79] (net)                                   1   0.0106 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0396   0.1541   0.9500  -0.0195  -0.0203 &   2.8515 r
  data arrival time                                                                                                  2.8515

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8295   1.0500   0.0000   0.8570 &   4.3187 r
  clock reconvergence pessimism                                                                           0.0000     4.3187
  clock uncertainty                                                                                       0.1000     4.4187
  library hold time                                                                     1.0000            0.1490     4.5676
  data required time                                                                                                 4.5676
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5676
  data arrival time                                                                                                 -2.8515
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7161

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2057 
  total derate : arrival time                                                                             0.1008 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3064 

  slack (with derating applied) (VIOLATED)                                                               -1.7161 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4097 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[19] (in)                                                             5.2350                     2.7150 &   4.7150 r
  la_oenb[19] (net)                                      2   0.3079 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.7150 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.1389   5.2397   0.9500  -1.8532  -1.8532 &   2.8618 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1462   0.9500            0.0487 &   2.9105 r
  mprj/buf_i[83] (net)                                   1   0.0055 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1462   0.9500   0.0000   0.0001 &   2.9106 r
  data arrival time                                                                                                  2.9106

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8328   1.0500   0.0000   0.8874 &   4.3491 r
  clock reconvergence pessimism                                                                           0.0000     4.3491
  clock uncertainty                                                                                       0.1000     4.4491
  library hold time                                                                     1.0000            0.1493     4.5984
  data required time                                                                                                 4.5984
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5984
  data arrival time                                                                                                 -2.9106
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6879

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2071 
  total derate : arrival time                                                                             0.1001 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3072 

  slack (with derating applied) (VIOLATED)                                                               -1.6879 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3807 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[12] (in)                                                             5.1749                     2.6761 &   4.6761 r
  la_oenb[12] (net)                                      2   0.3038 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6761 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.9381   5.1804   0.9500  -1.8623  -1.8560 &   2.8202 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1449   0.9500            0.0508 &   2.8710 r
  mprj/buf_i[76] (net)                                   1   0.0052 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1449   0.9500   0.0000   0.0001 &   2.8710 r
  data arrival time                                                                                                  2.8710

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8252   1.0500   0.0000   0.8217 &   4.2834 r
  clock reconvergence pessimism                                                                           0.0000     4.2834
  clock uncertainty                                                                                       0.1000     4.3834
  library hold time                                                                     1.0000            0.1494     4.5328
  data required time                                                                                                 4.5328
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5328
  data arrival time                                                                                                 -2.8710
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6618

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2040 
  total derate : arrival time                                                                             0.1010 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3050 

  slack (with derating applied) (VIOLATED)                                                               -1.6618 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3568 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[14] (in)                                                             5.0999                     2.6303 &   4.6303 r
  la_oenb[14] (net)                                      2   0.2989 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6303 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.8666   5.1062   0.9500  -1.7780  -1.7629 &   2.8674 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1485   0.9500            0.0588 &   2.9262 r
  mprj/buf_i[78] (net)                                   1   0.0076 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1485   0.9500   0.0000   0.0001 &   2.9264 r
  data arrival time                                                                                                  2.9264

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8296   1.0500   0.0000   0.8562 &   4.3178 r
  clock reconvergence pessimism                                                                           0.0000     4.3178
  clock uncertainty                                                                                       0.1000     4.4178
  library hold time                                                                     1.0000            0.1492     4.5671
  data required time                                                                                                 4.5671
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5671
  data arrival time                                                                                                 -2.9264
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6407

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2056 
  total derate : arrival time                                                                             0.0975 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3031 

  slack (with derating applied) (VIOLATED)                                                               -1.6407 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3376 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[10] (in)                                                          4.2203                     2.1865 &   4.1865 r
  la_data_in[10] (net)                                   2   0.2478 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1865 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.5261   4.2237   0.9500  -1.4406  -1.4376 &   2.7489 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1328   0.9500            0.0945 &   2.8434 r
  mprj/buf_i[138] (net)                                  1   0.0057 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1328   0.9500   0.0000   0.0001 &   2.8435 r
  data arrival time                                                                                                  2.8435

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8100   1.0500   0.0000   0.7356 &   4.1973 r
  clock reconvergence pessimism                                                                           0.0000     4.1973
  clock uncertainty                                                                                       0.1000     4.2973
  library hold time                                                                     1.0000            0.1500     4.4473
  data required time                                                                                                 4.4473
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4473
  data arrival time                                                                                                 -2.8435
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6038

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1999 
  total derate : arrival time                                                                             0.0810 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2808 

  slack (with derating applied) (VIOLATED)                                                               -1.6038 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3229 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[10] (in)                                                               6.6607                     3.4551 &   5.4551 r
  io_in[10] (net)                                        2   0.3922 
  mprj/io_in[10] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.4551 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.5972   6.6679   0.9500  -2.6962  -2.7020 &   2.7531 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2077   0.9500            0.0272 &   2.7803 r
  mprj/buf_i[202] (net)                                  2   0.0290 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2077   0.9500   0.0000   0.0007 &   2.7810 r
  data arrival time                                                                                                  2.7810

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7813   1.0500   0.0000   0.6718 &   4.1335 r
  clock reconvergence pessimism                                                                           0.0000     4.1335
  clock uncertainty                                                                                       0.1000     4.2335
  library hold time                                                                     1.0000            0.1469     4.3804
  data required time                                                                                                 4.3804
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3804
  data arrival time                                                                                                 -2.7810
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5994

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1968 
  total derate : arrival time                                                                             0.1431 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3399 

  slack (with derating applied) (VIOLATED)                                                               -1.5994 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2595 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[19] (in)                                                               1.0258                     0.5558 &   2.5558 f
  io_in[19] (net)                                        2   0.0995 
  mprj/io_in[19] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.5558 f
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0102   1.0270   0.9500  -0.0011   0.0176 &   2.5734 f
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1139   0.9500            0.4040 &   2.9775 f
  mprj/buf_i[211] (net)                                  2   0.0277 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1139   0.9500   0.0000   0.0006 &   2.9780 f
  data arrival time                                                                                                  2.9780

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8049   1.0500   0.0000   0.7771 &   4.2388 r
  clock reconvergence pessimism                                                                           0.0000     4.2388
  clock uncertainty                                                                                       0.1000     4.3388
  library hold time                                                                     1.0000            0.2239     4.5627
  data required time                                                                                                 4.5627
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5627
  data arrival time                                                                                                 -2.9780
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5847

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2018 
  total derate : arrival time                                                                             0.0223 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2242 

  slack (with derating applied) (VIOLATED)                                                               -1.5847 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3605 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[0] (in)                                                              6.0958                     3.1501 &   5.1501 r
  la_oenb[0] (net)                                       2   0.3580 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.1501 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.9614   6.1036   0.9500  -2.3010  -2.2848 &   2.8654 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1548   0.9500            0.0067 &   2.8721 r
  mprj/buf_i[64] (net)                                   1   0.0040 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1548   0.9500   0.0000   0.0000 &   2.8721 r
  data arrival time                                                                                                  2.8721

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8016   1.0500   0.0000   0.7266 &   4.1883 r
  clock reconvergence pessimism                                                                           0.0000     4.1883
  clock uncertainty                                                                                       0.1000     4.2883
  library hold time                                                                     1.0000            0.1491     4.4374
  data required time                                                                                                 4.4374
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4374
  data arrival time                                                                                                 -2.8721
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5653

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.1223 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3218 

  slack (with derating applied) (VIOLATED)                                                               -1.5653 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2435 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[22] (in)                                                               5.0935                     2.6492 &   4.6492 r
  io_in[22] (net)                                        2   0.3001 
  mprj/io_in[22] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.6492 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.0606   5.0969   0.9500  -1.7748  -1.7808 &   2.8684 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1938   0.9500            0.1010 &   2.9695 r
  mprj/buf_i[214] (net)                                  2   0.0336 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0126   0.1939   0.9500  -0.0010  -0.0003 &   2.9691 r
  data arrival time                                                                                                  2.9691

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.7980 &   4.2597 r
  clock reconvergence pessimism                                                                           0.0000     4.2597
  clock uncertainty                                                                                       0.1000     4.3597
  library hold time                                                                     1.0000            0.1474     4.5071
  data required time                                                                                                 4.5071
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5071
  data arrival time                                                                                                 -2.9691
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5380

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2028 
  total derate : arrival time                                                                             0.0985 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3013 

  slack (with derating applied) (VIOLATED)                                                               -1.5380 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2366 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[20] (in)                                                          1.8272                     0.9789 &   2.9789 f
  la_data_in[20] (net)                                   2   0.1793 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9789 f
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5689   1.8330   0.9500  -0.3444  -0.3013 &   2.6775 f
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1079   0.9500            0.5167 &   3.1943 f
  mprj/buf_i[148] (net)                                  1   0.0050 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1079   0.9500   0.0000   0.0000 &   3.1943 f
  data arrival time                                                                                                  3.1943

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8325   1.0500   0.0000   0.8959 &   4.3576 r
  clock reconvergence pessimism                                                                           0.0000     4.3576
  clock uncertainty                                                                                       0.1000     4.4576
  library hold time                                                                     1.0000            0.2248     4.6824
  data required time                                                                                                 4.6824
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6824
  data arrival time                                                                                                 -3.1943
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4881

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2075 
  total derate : arrival time                                                                             0.0476 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2551 

  slack (with derating applied) (VIOLATED)                                                               -1.4881 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2330 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[19] (in)                                                          1.8580                     0.9949 &   2.9949 f
  la_data_in[19] (net)                                   2   0.1823 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9949 f
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6491   1.8640   0.9500  -0.3833  -0.3407 &   2.6542 f
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1095   0.9500            0.5226 &   3.1768 f
  mprj/buf_i[147] (net)                                  1   0.0055 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1095   0.9500   0.0000   0.0001 &   3.1769 f
  data arrival time                                                                                                  3.1769

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8319   1.0500   0.0000   0.8685 &   4.3301 r
  clock reconvergence pessimism                                                                           0.0000     4.3301
  clock uncertainty                                                                                       0.1000     4.4301
  library hold time                                                                     1.0000            0.2245     4.6547
  data required time                                                                                                 4.6547
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6547
  data arrival time                                                                                                 -3.1769
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4778

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2062 
  total derate : arrival time                                                                             0.0499 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2561 

  slack (with derating applied) (VIOLATED)                                                               -1.4778 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2217 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[51] (in)                                                          4.8957                     2.4898 &   4.4898 r
  la_data_in[51] (net)                                   2   0.2873 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4898 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.3277   4.9080   0.9500  -1.3410  -1.2779 &   3.2119 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1437   0.9500            0.0655 &   3.2773 r
  mprj/buf_i[179] (net)                                  1   0.0065 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0446   0.1437   0.9500  -0.0196  -0.0205 &   3.2569 r
  data arrival time                                                                                                  3.2569

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   0.9994 &   4.4611 r
  clock reconvergence pessimism                                                                           0.0000     4.4611
  clock uncertainty                                                                                       0.1000     4.5611
  library hold time                                                                     1.0000            0.1494     4.7105
  data required time                                                                                                 4.7105
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7105
  data arrival time                                                                                                 -3.2569
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4536

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2124 
  total derate : arrival time                                                                             0.0783 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2908 

  slack (with derating applied) (VIOLATED)                                                               -1.4536 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1629 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[30] (in)                                                               6.0516                     3.0595 &   5.0595 r
  io_in[30] (net)                                        2   0.3549 
  mprj/io_in[30] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.0595 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5865   6.0710   0.9500  -2.0815  -1.9998 &   3.0597 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1888   0.9500            0.0430 &   3.1027 r
  mprj/buf_i[222] (net)                                  2   0.0227 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1888   0.9500   0.0000   0.0004 &   3.1031 r
  data arrival time                                                                                                  3.1031

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8051   1.0500   0.0000   0.8220 &   4.2837 r
  clock reconvergence pessimism                                                                           0.0000     4.2837
  clock uncertainty                                                                                       0.1000     4.3837
  library hold time                                                                     1.0000            0.1476     4.5313
  data required time                                                                                                 4.5313
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5313
  data arrival time                                                                                                 -3.1031
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4281

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2040 
  total derate : arrival time                                                                             0.1161 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3201 

  slack (with derating applied) (VIOLATED)                                                               -1.4281 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1080 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[21] (in)                                                               3.9126                     2.0367 &   4.0367 r
  io_in[21] (net)                                        2   0.2303 
  mprj/io_in[21] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0367 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8335   3.9142   0.9500  -1.1105  -1.1134 &   2.9233 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1669   0.9500            0.1422 &   3.0655 r
  mprj/buf_i[213] (net)                                  2   0.0271 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1669   0.9500   0.0000   0.0007 &   3.0662 r
  data arrival time                                                                                                  3.0662

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8051   1.0500   0.0000   0.7838 &   4.2455 r
  clock reconvergence pessimism                                                                           0.0000     4.2455
  clock uncertainty                                                                                       0.1000     4.3455
  library hold time                                                                     1.0000            0.1486     4.4941
  data required time                                                                                                 4.4941
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4941
  data arrival time                                                                                                 -3.0662
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4279

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2022 
  total derate : arrival time                                                                             0.0658 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2680 

  slack (with derating applied) (VIOLATED)                                                               -1.4279 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1599 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[20] (in)                                                               1.2565                     0.6778 &   2.6778 f
  io_in[20] (net)                                        2   0.1219 
  mprj/io_in[20] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6778 f
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.2587   0.9500   0.0000   0.0305 &   2.7082 f
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1204   0.9500            0.4461 &   3.1543 f
  mprj/buf_i[212] (net)                                  2   0.0271 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1204   0.9500   0.0000   0.0006 &   3.1549 f
  data arrival time                                                                                                  3.1549

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8049   1.0500   0.0000   0.7767 &   4.2384 r
  clock reconvergence pessimism                                                                           0.0000     4.2384
  clock uncertainty                                                                                       0.1000     4.3384
  library hold time                                                                     1.0000            0.2228     4.5612
  data required time                                                                                                 4.5612
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5612
  data arrival time                                                                                                 -3.1549
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4063

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2018 
  total derate : arrival time                                                                             0.0251 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2269 

  slack (with derating applied) (VIOLATED)                                                               -1.4063 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1793 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[7] (in)                                                            5.9925                     3.0289 &   5.0289 r
  wbs_dat_i[7] (net)                                     2   0.3514 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.0289 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -5.3646   6.0126   0.9500  -2.7721  -2.7252 &   2.3038 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1786   0.9500            0.0370 &   2.3408 r
  mprj/buf_i[7] (net)                                    2   0.0171 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0169   0.1786   0.9500  -0.0071  -0.0072 &   2.3335 r
  data arrival time                                                                                                  2.3335

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5817   1.0500   0.0000   0.0205 &   3.4822 r
  clock reconvergence pessimism                                                                           0.0000     3.4822
  clock uncertainty                                                                                       0.1000     3.5822
  library hold time                                                                     1.0000            0.1492     3.7314
  data required time                                                                                                 3.7314
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7314
  data arrival time                                                                                                 -2.3335
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3978

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1658 
  total derate : arrival time                                                                             0.1507 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3165 

  slack (with derating applied) (VIOLATED)                                                               -1.3978 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0813 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[52] (in)                                                          4.8785                     2.4792 &   4.4792 r
  la_data_in[52] (net)                                   2   0.2862 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4792 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.1686   4.8912   0.9500  -1.2447  -1.1744 &   3.3048 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1390   0.9500            0.0618 &   3.3666 r
  mprj/buf_i[180] (net)                                  1   0.0043 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0108   0.1390   0.9500  -0.0027  -0.0028 &   3.3638 r
  data arrival time                                                                                                  3.3638

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0162 &   4.4778 r
  clock reconvergence pessimism                                                                           0.0000     4.4778
  clock uncertainty                                                                                       0.1000     4.5778
  library hold time                                                                     1.0000            0.1496     4.7274
  data required time                                                                                                 4.7274
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7274
  data arrival time                                                                                                 -3.3638
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3637

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2132 
  total derate : arrival time                                                                             0.0726 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2858 

  slack (with derating applied) (VIOLATED)                                                               -1.3637 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0778 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[60] (in)                                                          5.3121                     2.6916 &   4.6916 r
  la_data_in[60] (net)                                   2   0.3115 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6916 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.7064   5.3282   0.9500  -1.5252  -1.4453 &   3.2463 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2180   0.9500            0.1098 &   3.3561 r
  mprj/buf_i[188] (net)                                  2   0.0461 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1068   0.2180   0.9500  -0.0565  -0.0581 &   3.2980 r
  data arrival time                                                                                                  3.2980

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8292   1.0500   0.0000   0.9522 &   4.4138 r
  clock reconvergence pessimism                                                                           0.0000     4.4138
  clock uncertainty                                                                                       0.1000     4.5138
  library hold time                                                                     1.0000            0.1462     4.6601
  data required time                                                                                                 4.6601
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6601
  data arrival time                                                                                                 -3.2980
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3621

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2102 
  total derate : arrival time                                                                             0.0931 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3033 

  slack (with derating applied) (VIOLATED)                                                               -1.3621 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0588 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[3] (in)                                                           5.8049                     3.0032 &   5.0032 r
  la_data_in[3] (net)                                    2   0.3411 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.0032 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.2581   5.8116   0.9500  -1.9760  -1.9560 &   3.0472 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1625   0.9500            0.0323 &   3.0795 r
  mprj/buf_i[131] (net)                                  2   0.0099 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0111   0.1625   0.9500  -0.0046  -0.0047 &   3.0748 r
  data arrival time                                                                                                  3.0748

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8024   1.0500   0.0000   0.7254 &   4.1871 r
  clock reconvergence pessimism                                                                           0.0000     4.1871
  clock uncertainty                                                                                       0.1000     4.2871
  library hold time                                                                     1.0000            0.1488     4.4359
  data required time                                                                                                 4.4359
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4359
  data arrival time                                                                                                 -3.0748
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3611

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.1070 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3064 

  slack (with derating applied) (VIOLATED)                                                               -1.3611 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0547 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[18] (in)                                                               1.3705                     0.7459 &   2.7459 f
  io_in[18] (net)                                        2   0.1338 
  mprj/io_in[18] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7459 f
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0554   1.3722   0.9500  -0.0349  -0.0073 &   2.7385 f
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1259   0.9500            0.4689 &   3.2075 f
  mprj/buf_i[210] (net)                                  2   0.0288 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1259   0.9500   0.0000   0.0006 &   3.2081 f
  data arrival time                                                                                                  3.2081

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8049   1.0500   0.0000   0.7772 &   4.2389 r
  clock reconvergence pessimism                                                                           0.0000     4.2389
  clock uncertainty                                                                                       0.1000     4.3389
  library hold time                                                                     1.0000            0.2218     4.5607
  data required time                                                                                                 4.5607
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5607
  data arrival time                                                                                                 -3.2081
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3526

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2019 
  total derate : arrival time                                                                             0.0280 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2299 

  slack (with derating applied) (VIOLATED)                                                               -1.3526 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1228 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[28] (in)                                                               5.0253                     2.5585 &   4.5585 r
  io_in[28] (net)                                        2   0.2951 
  mprj/io_in[28] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.5585 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.5549   5.0369   0.9500  -1.5153  -1.4631 &   3.0954 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1736   0.9500            0.0865 &   3.1819 r
  mprj/buf_i[220] (net)                                  2   0.0219 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1736   0.9500   0.0000   0.0004 &   3.1823 r
  data arrival time                                                                                                  3.1823

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.8113 &   4.2730 r
  clock reconvergence pessimism                                                                           0.0000     4.2730
  clock uncertainty                                                                                       0.1000     4.3730
  library hold time                                                                     1.0000            0.1483     4.5213
  data required time                                                                                                 4.5213
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5213
  data arrival time                                                                                                 -3.1823
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3390

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2035 
  total derate : arrival time                                                                             0.0871 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2906 

  slack (with derating applied) (VIOLATED)                                                               -1.3390 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0484 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[54] (in)                                                          5.2460                     2.6631 &   4.6631 r
  la_data_in[54] (net)                                   2   0.3078 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6631 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.4336   5.2605   0.9500  -1.3825  -1.3037 &   3.3594 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1650   0.9500            0.0666 &   3.4260 r
  mprj/buf_i[182] (net)                                  2   0.0150 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0545   0.1650   0.9500  -0.0251  -0.0261 &   3.3999 r
  data arrival time                                                                                                  3.3999

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0167 &   4.4784 r
  clock reconvergence pessimism                                                                           0.0000     4.4784
  clock uncertainty                                                                                       0.1000     4.5784
  library hold time                                                                     1.0000            0.1484     4.7269
  data required time                                                                                                 4.7269
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7269
  data arrival time                                                                                                 -3.3999
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3269

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2133 
  total derate : arrival time                                                                             0.0817 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2949 

  slack (with derating applied) (VIOLATED)                                                               -1.3269 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0320 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[15] (in)                                                               5.7427                     2.9708 &   4.9708 r
  io_in[15] (net)                                        2   0.3374 
  mprj/io_in[15] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9708 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.3642   5.7484   0.9500  -1.9225  -1.9023 &   3.0685 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1910   0.9500            0.0628 &   3.1313 r
  mprj/buf_i[207] (net)                                  2   0.0266 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1910   0.9500   0.0000   0.0006 &   3.1318 r
  data arrival time                                                                                                  3.1318

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7837   1.0500   0.0000   0.7303 &   4.1920 r
  clock reconvergence pessimism                                                                           0.0000     4.1920
  clock uncertainty                                                                                       0.1000     4.2920
  library hold time                                                                     1.0000            0.1476     4.4396
  data required time                                                                                                 4.4396
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4396
  data arrival time                                                                                                 -3.1318
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3078

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1996 
  total derate : arrival time                                                                             0.1056 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3052 

  slack (with derating applied) (VIOLATED)                                                               -1.3078 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0026 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[50] (in)                                                          4.7819                     2.4299 &   4.4299 r
  la_data_in[50] (net)                                   2   0.2805 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4299 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0167   4.7942   0.9500  -1.1582  -1.0874 &   3.3425 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1537   0.9500            0.0821 &   3.4246 r
  mprj/buf_i[178] (net)                                  2   0.0123 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0359   0.1537   0.9500  -0.0167  -0.0174 &   3.4072 r
  data arrival time                                                                                                  3.4072

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0005 &   4.4622 r
  clock reconvergence pessimism                                                                           0.0000     4.4622
  clock uncertainty                                                                                       0.1000     4.5622
  library hold time                                                                     1.0000            0.1489     4.7112
  data required time                                                                                                 4.7112
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7112
  data arrival time                                                                                                 -3.4072
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3040

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2125 
  total derate : arrival time                                                                             0.0699 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2823 

  slack (with derating applied) (VIOLATED)                                                               -1.3040 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0216 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[28] (in)                                                             1.8456                     0.9850 &   2.9850 f
  la_oenb[28] (net)                                      2   0.1809 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9850 f
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2151   1.8524   0.9500  -0.1105  -0.0512 &   2.9337 f
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1390   0.9500            0.5511 &   3.4848 f
  mprj/buf_i[92] (net)                                   2   0.0280 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0605   0.1390   0.9500  -0.0067  -0.0066 &   3.4782 f
  data arrival time                                                                                                  3.4782

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8169   1.0500   0.0000   0.9959 &   4.4576 r
  clock reconvergence pessimism                                                                           0.0000     4.4576
  clock uncertainty                                                                                       0.1000     4.5576
  library hold time                                                                     1.0000            0.2194     4.7770
  data required time                                                                                                 4.7770
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7770
  data arrival time                                                                                                 -3.4782
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2988

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2123 
  total derate : arrival time                                                                             0.0383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2506 

  slack (with derating applied) (VIOLATED)                                                               -1.2988 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0483 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[48] (in)                                                          4.4088                     2.2439 &   4.2439 r
  la_data_in[48] (net)                                   2   0.2586 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2439 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6205   4.4191   0.9500  -0.9532  -0.8870 &   3.3569 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1479   0.9500            0.0978 &   3.4547 r
  mprj/buf_i[176] (net)                                  2   0.0119 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0332   0.1479   0.9500  -0.0160  -0.0166 &   3.4381 r
  data arrival time                                                                                                  3.4381

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0161 &   4.4778 r
  clock reconvergence pessimism                                                                           0.0000     4.4778
  clock uncertainty                                                                                       0.1000     4.5778
  library hold time                                                                     1.0000            0.1492     4.7270
  data required time                                                                                                 4.7270
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7270
  data arrival time                                                                                                 -3.4381
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2889

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2132 
  total derate : arrival time                                                                             0.0596 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2728 

  slack (with derating applied) (VIOLATED)                                                               -1.2889 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0161 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[39] (in)                                                          4.1268                     2.1088 &   4.1088 r
  la_data_in[39] (net)                                   2   0.2403 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1088 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5529   4.1354   0.9500  -0.8780  -0.8205 &   3.2884 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1349   0.9500            0.1016 &   3.3899 r
  mprj/buf_i[167] (net)                                  1   0.0073 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1349   0.9500   0.0000   0.0001 &   3.3900 r
  data arrival time                                                                                                  3.3900

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8219   1.0500   0.0000   0.9616 &   4.4233 r
  clock reconvergence pessimism                                                                           0.0000     4.4233
  clock uncertainty                                                                                       0.1000     4.5233
  library hold time                                                                     1.0000            0.1498     4.6731
  data required time                                                                                                 4.6731
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6731
  data arrival time                                                                                                 -3.3900
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2106 
  total derate : arrival time                                                                             0.0546 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2652 

  slack (with derating applied) (VIOLATED)                                                               -1.2831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0179 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[28] (in)                                                          1.8967                     1.0084 &   3.0084 f
  la_data_in[28] (net)                                   2   0.1858 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0084 f
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1917   1.9046   0.9500  -0.1111  -0.0451 &   2.9634 f
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1442   0.9500            0.5636 &   3.5270 f
  mprj/buf_i[156] (net)                                  2   0.0313 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0654   0.1442   0.9500  -0.0115  -0.0116 &   3.5154 f
  data arrival time                                                                                                  3.5154

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0066 &   4.4683 r
  clock reconvergence pessimism                                                                           0.0000     4.4683
  clock uncertainty                                                                                       0.1000     4.5683
  library hold time                                                                     1.0000            0.2184     4.7866
  data required time                                                                                                 4.7866
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7866
  data arrival time                                                                                                 -3.5154
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2713

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2128 
  total derate : arrival time                                                                             0.0396 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2524 

  slack (with derating applied) (VIOLATED)                                                               -1.2713 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0189 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[47] (in)                                                          4.3730                     2.2263 &   4.2263 r
  la_data_in[47] (net)                                   2   0.2565 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2263 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5371   4.3830   0.9500  -0.9055  -0.8387 &   3.3876 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1650   0.9500            0.1149 &   3.5025 r
  mprj/buf_i[175] (net)                                  2   0.0220 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0624   0.1650   0.9500  -0.0303  -0.0315 &   3.4711 r
  data arrival time                                                                                                  3.4711

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0179 &   4.4796 r
  clock reconvergence pessimism                                                                           0.0000     4.4796
  clock uncertainty                                                                                       0.1000     4.5796
  library hold time                                                                     1.0000            0.1484     4.7280
  data required time                                                                                                 4.7280
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7280
  data arrival time                                                                                                 -3.4711
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2569

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2133 
  total derate : arrival time                                                                             0.0588 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2721 

  slack (with derating applied) (VIOLATED)                                                               -1.2569 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9849 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[55] (in)                                                          5.1549                     2.6147 &   4.6147 r
  la_data_in[55] (net)                                   2   0.3024 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.6147 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.1872   5.1694   0.9500  -1.2714  -1.1877 &   3.4270 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1795   0.9500            0.0844 &   3.5114 r
  mprj/buf_i[183] (net)                                  2   0.0244 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0805   0.1795   0.9500  -0.0381  -0.0396 &   3.4718 r
  data arrival time                                                                                                  3.4718

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0168 &   4.4785 r
  clock reconvergence pessimism                                                                           0.0000     4.4785
  clock uncertainty                                                                                       0.1000     4.5785
  library hold time                                                                     1.0000            0.1478     4.7263
  data required time                                                                                                 4.7263
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7263
  data arrival time                                                                                                 -3.4718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2545

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2133 
  total derate : arrival time                                                                             0.0777 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2909 

  slack (with derating applied) (VIOLATED)                                                               -1.2545 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9636 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[11] (in)                                                          1.9622                     1.0579 &   3.0579 f
  la_data_in[11] (net)                                   2   0.1931 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0579 f
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5284   1.9671   0.9500  -0.3136  -0.2673 &   2.7906 f
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1099   0.9500            0.5373 &   3.3279 f
  mprj/buf_i[139] (net)                                  1   0.0043 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1099   0.9500   0.0000   0.0000 &   3.3279 f
  data arrival time                                                                                                  3.3279

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8209   1.0500   0.0000   0.7954 &   4.2571 r
  clock reconvergence pessimism                                                                           0.0000     4.2571
  clock uncertainty                                                                                       0.1000     4.3571
  library hold time                                                                     1.0000            0.2245     4.5816
  data required time                                                                                                 4.5816
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5816
  data arrival time                                                                                                 -3.3279
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2537

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2027 
  total derate : arrival time                                                                             0.0472 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2499 

  slack (with derating applied) (VIOLATED)                                                               -1.2537 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0038 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[49] (in)                                                          4.5723                     2.3225 &   4.3225 r
  la_data_in[49] (net)                                   2   0.2681 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3225 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7566   4.5840   0.9500  -1.0009  -0.9280 &   3.3945 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1554   0.9500            0.0956 &   3.4901 r
  mprj/buf_i[177] (net)                                  2   0.0146 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0242   0.1554   0.9500  -0.0114  -0.0118 &   3.4784 r
  data arrival time                                                                                                  3.4784

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0174 &   4.4790 r
  clock reconvergence pessimism                                                                           0.0000     4.4790
  clock uncertainty                                                                                       0.1000     4.5790
  library hold time                                                                     1.0000            0.1489     4.7279
  data required time                                                                                                 4.7279
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7279
  data arrival time                                                                                                 -3.4784
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2495

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2133 
  total derate : arrival time                                                                             0.0621 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2754 

  slack (with derating applied) (VIOLATED)                                                               -1.2495 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9741 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[10] (in)                                                             3.8019                     1.9550 &   3.9550 r
  la_oenb[10] (net)                                      2   0.2221 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9550 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3240   3.8069   0.9500  -0.8424  -0.8065 &   3.1485 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1228   0.9500            0.1091 &   3.2576 r
  mprj/buf_i[74] (net)                                   1   0.0035 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1228   0.9500   0.0000   0.0000 &   3.2576 r
  data arrival time                                                                                                  3.2576

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8208   1.0500   0.0000   0.7947 &   4.2564 r
  clock reconvergence pessimism                                                                           0.0000     4.2564
  clock uncertainty                                                                                       0.1000     4.3564
  library hold time                                                                     1.0000            0.1503     4.5068
  data required time                                                                                                 4.5068
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5068
  data arrival time                                                                                                 -3.2576
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2492

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2027 
  total derate : arrival time                                                                             0.0520 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2546 

  slack (with derating applied) (VIOLATED)                                                               -1.2492 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9945 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[30] (in)                                                          2.0200                     1.0738 &   3.0738 f
  la_data_in[30] (net)                                   2   0.1980 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0738 f
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2903   2.0286   0.9500  -0.1731  -0.1063 &   2.9675 f
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1246   0.9500            0.5605 &   3.5280 f
  mprj/buf_i[158] (net)                                  1   0.0122 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0717   0.1246   0.9500  -0.0140  -0.0145 &   3.5135 f
  data arrival time                                                                                                  3.5135

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8251   1.0500   0.0000   0.9778 &   4.4395 r
  clock reconvergence pessimism                                                                           0.0000     4.4395
  clock uncertainty                                                                                       0.1000     4.5395
  library hold time                                                                     1.0000            0.2219     4.7614
  data required time                                                                                                 4.7614
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7614
  data arrival time                                                                                                 -3.5135
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2479

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2114 
  total derate : arrival time                                                                             0.0428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2542 

  slack (with derating applied) (VIOLATED)                                                               -1.2479 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9937 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[44] (in)                                                          2.4644                     1.2986 &   3.2986 f
  la_data_in[44] (net)                                   2   0.2411 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2986 f
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8069   2.4789   0.9500  -0.4698  -0.3863 &   2.9124 f
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1352   0.9500            0.6308 &   3.5432 f
  mprj/buf_i[172] (net)                                  2   0.0121 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0094   0.1352   0.9500  -0.0008  -0.0007 &   3.5425 f
  data arrival time                                                                                                  3.5425

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0063 &   4.4679 r
  clock reconvergence pessimism                                                                           0.0000     4.4679
  clock uncertainty                                                                                       0.1000     4.5679
  library hold time                                                                     1.0000            0.2200     4.7879
  data required time                                                                                                 4.7879
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7879
  data arrival time                                                                                                 -3.5425
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2454

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2128 
  total derate : arrival time                                                                             0.0624 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2751 

  slack (with derating applied) (VIOLATED)                                                               -1.2454 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9702 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[24] (in)                                                               6.3421                     3.2572 &   5.2572 r
  io_in[24] (net)                                        2   0.3711 
  mprj/io_in[24] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.2572 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.6368   6.3525   0.9500  -2.0661  -2.0106 &   3.2466 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2130   0.9500            0.0495 &   3.2961 r
  mprj/buf_i[216] (net)                                  2   0.0346 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0491   0.2130   0.9500  -0.0266  -0.0271 &   3.2689 r
  data arrival time                                                                                                  3.2689

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.7987 &   4.2604 r
  clock reconvergence pessimism                                                                           0.0000     4.2604
  clock uncertainty                                                                                       0.1000     4.3604
  library hold time                                                                     1.0000            0.1466     4.5069
  data required time                                                                                                 4.5069
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5069
  data arrival time                                                                                                 -3.2689
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2380

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2029 
  total derate : arrival time                                                                             0.1156 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3185 

  slack (with derating applied) (VIOLATED)                                                               -1.2380 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9195 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[42] (in)                                                          2.4299                     1.2814 &   3.2814 f
  la_data_in[42] (net)                                   2   0.2377 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2814 f
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7842   2.4439   0.9500  -0.4558  -0.3744 &   2.9070 f
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1352   0.9500            0.6262 &   3.5332 f
  mprj/buf_i[170] (net)                                  2   0.0125 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0077   0.1352   0.9500  -0.0006  -0.0005 &   3.5327 f
  data arrival time                                                                                                  3.5327

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8242   1.0500   0.0000   0.9811 &   4.4427 r
  clock reconvergence pessimism                                                                           0.0000     4.4427
  clock uncertainty                                                                                       0.1000     4.5427
  library hold time                                                                     1.0000            0.2201     4.7628
  data required time                                                                                                 4.7628
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7628
  data arrival time                                                                                                 -3.5327
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2301

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2116 
  total derate : arrival time                                                                             0.0613 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2728 

  slack (with derating applied) (VIOLATED)                                                               -1.2301 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9573 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[29] (in)                                                          2.0949                     1.1239 &   3.1239 f
  la_data_in[29] (net)                                   2   0.2060 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1239 f
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3962   2.1018   0.9500  -0.2187  -0.1577 &   2.9662 f
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1295   0.9500            0.5754 &   3.5416 f
  mprj/buf_i[157] (net)                                  2   0.0139 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0252   0.1295   0.9500  -0.0025  -0.0024 &   3.5392 f
  data arrival time                                                                                                  3.5392

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8222   1.0500   0.0000   0.9860 &   4.4476 r
  clock reconvergence pessimism                                                                           0.0000     4.4476
  clock uncertainty                                                                                       0.1000     4.5476
  library hold time                                                                     1.0000            0.2211     4.7687
  data required time                                                                                                 4.7687
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7687
  data arrival time                                                                                                 -3.5392
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2295

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2118 
  total derate : arrival time                                                                             0.0451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2569 

  slack (with derating applied) (VIOLATED)                                                               -1.2295 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9726 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[46] (in)                                                          4.4154                     2.2476 &   4.2476 r
  la_data_in[46] (net)                                   2   0.2590 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2476 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5726   4.4255   0.9500  -0.9180  -0.8515 &   3.3961 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1517   0.9500            0.1011 &   3.4971 r
  mprj/buf_i[174] (net)                                  2   0.0137 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1517   0.9500   0.0000   0.0002 &   3.4973 r
  data arrival time                                                                                                  3.4973

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0150 &   4.4767 r
  clock reconvergence pessimism                                                                           0.0000     4.4767
  clock uncertainty                                                                                       0.1000     4.5767
  library hold time                                                                     1.0000            0.1490     4.7257
  data required time                                                                                                 4.7257
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7257
  data arrival time                                                                                                 -3.4973
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2284

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2132 
  total derate : arrival time                                                                             0.0571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2703 

  slack (with derating applied) (VIOLATED)                                                               -1.2284 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9581 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[29] (in)                                                             1.7966                     0.9565 &   2.9565 f
  la_oenb[29] (net)                                      2   0.1760 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9565 f
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.8038   0.9500   0.0000   0.0656 &   3.0220 f
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1220   0.9500            0.5271 &   3.5491 f
  mprj/buf_i[93] (net)                                   2   0.0144 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0311   0.1220   0.9500  -0.0030  -0.0030 &   3.5461 f
  data arrival time                                                                                                  3.5461

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8244   1.0500   0.0000   0.9803 &   4.4420 r
  clock reconvergence pessimism                                                                           0.0000     4.4420
  clock uncertainty                                                                                       0.1000     4.5420
  library hold time                                                                     1.0000            0.2224     4.7644
  data required time                                                                                                 4.7644
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7644
  data arrival time                                                                                                 -3.5461
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2182

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2115 
  total derate : arrival time                                                                             0.0314 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2429 

  slack (with derating applied) (VIOLATED)                                                               -1.2182 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9754 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[45] (in)                                                          4.2961                     2.1847 &   4.1847 r
  la_data_in[45] (net)                                   2   0.2518 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1847 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4079   4.3062   0.9500  -0.8466  -0.7785 &   3.4062 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1573   0.9500            0.1126 &   3.5188 r
  mprj/buf_i[173] (net)                                  2   0.0180 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0060   0.1573   0.9500  -0.0005  -0.0002 &   3.5185 r
  data arrival time                                                                                                  3.5185

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0154 &   4.4771 r
  clock reconvergence pessimism                                                                           0.0000     4.4771
  clock uncertainty                                                                                       0.1000     4.5771
  library hold time                                                                     1.0000            0.1488     4.7258
  data required time                                                                                                 4.7258
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7258
  data arrival time                                                                                                 -3.5185
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2073

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2132 
  total derate : arrival time                                                                             0.0541 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2673 

  slack (with derating applied) (VIOLATED)                                                               -1.2073 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9400 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[33] (in)                                                          2.1313                     1.1340 &   3.1340 f
  la_data_in[33] (net)                                   2   0.2090 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1340 f
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3306   2.1400   0.9500  -0.2369  -0.1693 &   2.9647 f
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1186   0.9500            0.5699 &   3.5347 f
  mprj/buf_i[161] (net)                                  1   0.0069 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1186   0.9500   0.0000   0.0001 &   3.5347 f
  data arrival time                                                                                                  3.5347

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8238   1.0500   0.0000   0.9566 &   4.4183 r
  clock reconvergence pessimism                                                                           0.0000     4.4183
  clock uncertainty                                                                                       0.1000     4.5183
  library hold time                                                                     1.0000            0.2230     4.7413
  data required time                                                                                                 4.7413
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7413
  data arrival time                                                                                                 -3.5347
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2065

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2104 
  total derate : arrival time                                                                             0.0460 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2564 

  slack (with derating applied) (VIOLATED)                                                               -1.2065 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9501 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[27] (in)                                                             1.9515                     1.0377 &   3.0377 f
  la_oenb[27] (net)                                      2   0.1912 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0377 f
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1855   1.9597   0.9500  -0.0753  -0.0065 &   3.0311 f
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1306   0.9500            0.5571 &   3.5883 f
  mprj/buf_i[91] (net)                                   2   0.0181 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0221   0.1306   0.9500  -0.0021  -0.0020 &   3.5863 f
  data arrival time                                                                                                  3.5863

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8422   1.0500   0.0000   1.0066 &   4.4683 r
  clock reconvergence pessimism                                                                           0.0000     4.4683
  clock uncertainty                                                                                       0.1000     4.5683
  library hold time                                                                     1.0000            0.2208     4.7890
  data required time                                                                                                 4.7890
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7890
  data arrival time                                                                                                 -3.5863
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2028

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2128 
  total derate : arrival time                                                                             0.0370 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2498 

  slack (with derating applied) (VIOLATED)                                                               -1.2028 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9530 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[32] (in)                                                             1.8287                     0.9751 &   2.9751 f
  la_oenb[32] (net)                                      2   0.1792 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9751 f
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0772   1.8355   0.9500  -0.0130   0.0526 &   3.0277 f
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1080   0.9500            0.5172 &   3.5449 f
  mprj/buf_i[96] (net)                                   1   0.0051 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0059   0.1080   0.9500  -0.0005  -0.0005 &   3.5445 f
  data arrival time                                                                                                  3.5445

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8238   1.0500   0.0000   0.9568 &   4.4185 r
  clock reconvergence pessimism                                                                           0.0000     4.4185
  clock uncertainty                                                                                       0.1000     4.5185
  library hold time                                                                     1.0000            0.2248     4.7434
  data required time                                                                                                 4.7434
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7434
  data arrival time                                                                                                 -3.5445
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1989

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2104 
  total derate : arrival time                                                                             0.0314 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2418 

  slack (with derating applied) (VIOLATED)                                                               -1.1989 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9571 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[14] (in)                                                          1.9671                     1.0558 &   3.0558 f
  la_data_in[14] (net)                                   2   0.1933 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0558 f
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3040   1.9733   0.9500  -0.2071  -0.1512 &   2.9046 f
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1129   0.9500            0.5412 &   3.4458 f
  mprj/buf_i[142] (net)                                  1   0.0060 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1129   0.9500   0.0000   0.0001 &   3.4458 f
  data arrival time                                                                                                  3.4458

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8295   1.0500   0.0000   0.8570 &   4.3187 r
  clock reconvergence pessimism                                                                           0.0000     4.3187
  clock uncertainty                                                                                       0.1000     4.4187
  library hold time                                                                     1.0000            0.2240     4.6426
  data required time                                                                                                 4.6426
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6426
  data arrival time                                                                                                 -3.4458
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1968

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2057 
  total derate : arrival time                                                                             0.0423 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2480 

  slack (with derating applied) (VIOLATED)                                                               -1.1968 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9488 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[57] (in)                                                          5.0893                     2.5832 &   4.5832 r
  la_data_in[57] (net)                                   2   0.2986 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.5832 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.1907   5.1032   0.9500  -1.2488  -1.1665 &   3.4167 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1856   0.9500            0.0934 &   3.5101 r
  mprj/buf_i[185] (net)                                  2   0.0286 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0571   0.1856   0.9500  -0.0283  -0.0291 &   3.4810 r
  data arrival time                                                                                                  3.4810

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8273   1.0500   0.0000   0.9621 &   4.4238 r
  clock reconvergence pessimism                                                                           0.0000     4.4238
  clock uncertainty                                                                                       0.1000     4.5238
  library hold time                                                                     1.0000            0.1476     4.6715
  data required time                                                                                                 4.6715
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6715
  data arrival time                                                                                                 -3.4810
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1904

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2107 
  total derate : arrival time                                                                             0.0764 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2871 

  slack (with derating applied) (VIOLATED)                                                               -1.1904 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9033 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[31] (in)                                                             1.8748                     0.9987 &   2.9987 f
  la_oenb[31] (net)                                      2   0.1837 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9987 f
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1155   1.8821   0.9500  -0.0478   0.0186 &   3.0173 f
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1227   0.9500            0.5384 &   3.5557 f
  mprj/buf_i[95] (net)                                   2   0.0134 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1227   0.9500   0.0000   0.0002 &   3.5559 f
  data arrival time                                                                                                  3.5559

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8236   1.0500   0.0000   0.9572 &   4.4189 r
  clock reconvergence pessimism                                                                           0.0000     4.4189
  clock uncertainty                                                                                       0.1000     4.5189
  library hold time                                                                     1.0000            0.2223     4.7412
  data required time                                                                                                 4.7412
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7412
  data arrival time                                                                                                 -3.5559
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1853

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2104 
  total derate : arrival time                                                                             0.0344 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2448 

  slack (with derating applied) (VIOLATED)                                                               -1.1853 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9405 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[38] (in)                                                             2.2594                     1.1959 &   3.1959 f
  la_oenb[38] (net)                                      2   0.2214 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1959 f
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5195   2.2707   0.9500  -0.3017  -0.2246 &   2.9713 f
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1235   0.9500            0.5924 &   3.5636 f
  mprj/buf_i[102] (net)                                  1   0.0080 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0491   0.1235   0.9500  -0.0044  -0.0045 &   3.5591 f
  data arrival time                                                                                                  3.5591

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8237   1.0500   0.0000   0.9570 &   4.4187 r
  clock reconvergence pessimism                                                                           0.0000     4.4187
  clock uncertainty                                                                                       0.1000     4.5187
  library hold time                                                                     1.0000            0.2221     4.7408
  data required time                                                                                                 4.7408
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7408
  data arrival time                                                                                                 -3.5591
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1817

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2104 
  total derate : arrival time                                                                             0.0513 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2618 

  slack (with derating applied) (VIOLATED)                                                               -1.1817 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9199 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[43] (in)                                                             2.3810                     1.2585 &   3.2585 f
  la_oenb[43] (net)                                      2   0.2331 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2585 f
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5943   2.3939   0.9500  -0.3512  -0.2680 &   2.9905 f
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1408   0.9500            0.6255 &   3.6160 f
  mprj/buf_i[107] (net)                                  2   0.0174 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0072   0.1408   0.9500  -0.0006  -0.0004 &   3.6156 f
  data arrival time                                                                                                  3.6156

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0064 &   4.4681 r
  clock reconvergence pessimism                                                                           0.0000     4.4681
  clock uncertainty                                                                                       0.1000     4.5681
  library hold time                                                                     1.0000            0.2190     4.7871
  data required time                                                                                                 4.7871
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7871
  data arrival time                                                                                                 -3.6156
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1714

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2128 
  total derate : arrival time                                                                             0.0558 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2686 

  slack (with derating applied) (VIOLATED)                                                               -1.1714 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9028 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[17] (in)                                                               1.8378                     1.0000 &   3.0000 f
  io_in[17] (net)                                        2   0.1799 
  mprj/io_in[17] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0000 f
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2884   1.8410   0.9500  -0.1866  -0.1477 &   2.8523 f
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1405   0.9500            0.5511 &   3.4034 f
  mprj/buf_i[209] (net)                                  2   0.0297 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1405   0.9500   0.0000   0.0007 &   3.4041 f
  data arrival time                                                                                                  3.4041

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8049   1.0500   0.0000   0.7774 &   4.2390 r
  clock reconvergence pessimism                                                                           0.0000     4.2390
  clock uncertainty                                                                                       0.1000     4.3390
  library hold time                                                                     1.0000            0.2193     4.5583
  data required time                                                                                                 4.5583
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5583
  data arrival time                                                                                                 -3.4041
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1542

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2019 
  total derate : arrival time                                                                             0.0409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2428 

  slack (with derating applied) (VIOLATED)                                                               -1.1542 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9115 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[31] (in)                                                          1.9834                     1.0553 &   3.0553 f
  la_data_in[31] (net)                                   2   0.1944 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0553 f
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1353   1.9918   0.9500  -0.0760  -0.0054 &   3.0499 f
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1219   0.9500            0.5527 &   3.6027 f
  mprj/buf_i[159] (net)                                  2   0.0111 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0172   0.1219   0.9500  -0.0017  -0.0016 &   3.6010 f
  data arrival time                                                                                                  3.6010

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8273   1.0500   0.0000   0.9622 &   4.4238 r
  clock reconvergence pessimism                                                                           0.0000     4.4238
  clock uncertainty                                                                                       0.1000     4.5238
  library hold time                                                                     1.0000            0.2224     4.7462
  data required time                                                                                                 4.7462
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7462
  data arrival time                                                                                                 -3.6010
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1452

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2107 
  total derate : arrival time                                                                             0.0369 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2476 

  slack (with derating applied) (VIOLATED)                                                               -1.1452 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8976 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[43] (in)                                                          2.1880                     1.1580 &   3.1580 f
  la_data_in[43] (net)                                   2   0.2143 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1580 f
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2915   2.1990   0.9500  -0.1789  -0.0987 &   3.0593 f
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1447   0.9500            0.6046 &   3.6639 f
  mprj/buf_i[171] (net)                                  2   0.0246 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0832   0.1447   0.9500  -0.0212  -0.0218 &   3.6420 f
  data arrival time                                                                                                  3.6420

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0065 &   4.4681 r
  clock reconvergence pessimism                                                                           0.0000     4.4681
  clock uncertainty                                                                                       0.1000     4.5681
  library hold time                                                                     1.0000            0.2182     4.7864
  data required time                                                                                                 4.7864
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7864
  data arrival time                                                                                                 -3.6420
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1443

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2128 
  total derate : arrival time                                                                             0.0465 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2593 

  slack (with derating applied) (VIOLATED)                                                               -1.1443 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8850 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[18] (in)                                                          1.7393                     0.9274 &   2.9274 f
  la_data_in[18] (net)                                   2   0.1703 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9274 f
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7456   0.9500   0.0000   0.0618 &   2.9892 f
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1052   0.9500            0.5019 &   3.4910 f
  mprj/buf_i[146] (net)                                  1   0.0047 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1052   0.9500   0.0000   0.0001 &   3.4911 f
  data arrival time                                                                                                  3.4911

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8286   1.0500   0.0000   0.8454 &   4.3071 r
  clock reconvergence pessimism                                                                           0.0000     4.3071
  clock uncertainty                                                                                       0.1000     4.4071
  library hold time                                                                     1.0000            0.2253     4.6324
  data required time                                                                                                 4.6324
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6324
  data arrival time                                                                                                 -3.4911
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1413

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2051 
  total derate : arrival time                                                                             0.0297 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2348 

  slack (with derating applied) (VIOLATED)                                                               -1.1413 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9065 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[30] (in)                                                             2.1632                     1.1478 &   3.1478 f
  la_oenb[30] (net)                                      2   0.2121 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1478 f
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3047   2.1729   0.9500  -0.1930  -0.1195 &   3.0283 f
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1277   0.9500            0.5834 &   3.6117 f
  mprj/buf_i[94] (net)                                   2   0.0117 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0166   0.1277   0.9500  -0.0016  -0.0015 &   3.6102 f
  data arrival time                                                                                                  3.6102

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8270   1.0500   0.0000   0.9632 &   4.4249 r
  clock reconvergence pessimism                                                                           0.0000     4.4249
  clock uncertainty                                                                                       0.1000     4.5249
  library hold time                                                                     1.0000            0.2214     4.7463
  data required time                                                                                                 4.7463
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7463
  data arrival time                                                                                                 -3.6102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1360

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2107 
  total derate : arrival time                                                                             0.0448 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2555 

  slack (with derating applied) (VIOLATED)                                                               -1.1360 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8805 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[17] (in)                                                             1.7663                     0.9476 &   2.9476 f
  la_oenb[17] (net)                                      2   0.1733 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9476 f
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.7715   0.9500   0.0000   0.0569 &   3.0044 f
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1058   0.9500            0.5061 &   3.5105 f
  mprj/buf_i[81] (net)                                   1   0.0047 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1058   0.9500   0.0000   0.0000 &   3.5105 f
  data arrival time                                                                                                  3.5105

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8297   1.0500   0.0000   0.8550 &   4.3166 r
  clock reconvergence pessimism                                                                           0.0000     4.3166
  clock uncertainty                                                                                       0.1000     4.4166
  library hold time                                                                     1.0000            0.2252     4.6418
  data required time                                                                                                 4.6418
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6418
  data arrival time                                                                                                 -3.5105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1313

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2056 
  total derate : arrival time                                                                             0.0296 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2352 

  slack (with derating applied) (VIOLATED)                                                               -1.1313 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8961 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[8] (in)                                                              1.9748                     1.0586 &   3.0586 f
  la_oenb[8] (net)                                       2   0.1940 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.0586 f
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4341   1.9811   0.9500  -0.2567  -0.2013 &   2.8573 f
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1098   0.9500            0.5392 &   3.3965 f
  mprj/buf_i[72] (net)                                   1   0.0040 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1098   0.9500   0.0000   0.0000 &   3.3965 f
  data arrival time                                                                                                  3.3965

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8100   1.0500   0.0000   0.7356 &   4.1973 r
  clock reconvergence pessimism                                                                           0.0000     4.1973
  clock uncertainty                                                                                       0.1000     4.2973
  library hold time                                                                     1.0000            0.2246     4.5219
  data required time                                                                                                 4.5219
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5219
  data arrival time                                                                                                 -3.3965
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1254

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1999 
  total derate : arrival time                                                                             0.0448 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2447 

  slack (with derating applied) (VIOLATED)                                                               -1.1254 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8807 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[49] (in)                                                             2.4498                     1.2886 &   3.2886 f
  la_oenb[49] (net)                                      2   0.2395 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2886 f
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5669   2.4649   0.9500  -0.3324  -0.2393 &   3.0493 f
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1425   0.9500            0.6364 &   3.6856 f
  mprj/buf_i[113] (net)                                  2   0.0174 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0370   0.1425   0.9500  -0.0035  -0.0035 &   3.6822 f
  data arrival time                                                                                                  3.6822

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0117 &   4.4734 r
  clock reconvergence pessimism                                                                           0.0000     4.4734
  clock uncertainty                                                                                       0.1000     4.5734
  library hold time                                                                     1.0000            0.2187     4.7920
  data required time                                                                                                 4.7920
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7920
  data arrival time                                                                                                 -3.6822
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1099

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2130 
  total derate : arrival time                                                                             0.0561 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2691 

  slack (with derating applied) (VIOLATED)                                                               -1.1099 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8408 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[34] (in)                                                             2.1987                     1.1824 &   3.1824 f
  la_oenb[34] (net)                                      2   0.2165 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1824 f
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3572   2.2056   0.9500  -0.2159  -0.1502 &   3.0321 f
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1193   0.9500            0.5797 &   3.6119 f
  mprj/buf_i[98] (net)                                   1   0.0064 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1193   0.9500   0.0000   0.0001 &   3.6119 f
  data arrival time                                                                                                  3.6119

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8287   1.0500   0.0000   0.9355 &   4.3972 r
  clock reconvergence pessimism                                                                           0.0000     4.3972
  clock uncertainty                                                                                       0.1000     4.4972
  library hold time                                                                     1.0000            0.2228     4.7201
  data required time                                                                                                 4.7201
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7201
  data arrival time                                                                                                 -3.6119
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2094 
  total derate : arrival time                                                                             0.0453 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2547 

  slack (with derating applied) (VIOLATED)                                                               -1.1081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8534 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[42] (in)                                                             1.9641                     1.0404 &   3.0404 f
  la_oenb[42] (net)                                      2   0.1923 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0404 f
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.9734   0.9500   0.0000   0.0793 &   3.1198 f
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1272   0.9500            0.5555 &   3.6752 f
  mprj/buf_i[106] (net)                                  2   0.0148 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0055   0.1272   0.9500  -0.0005  -0.0003 &   3.6750 f
  data arrival time                                                                                                  3.6750

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   0.9993 &   4.4609 r
  clock reconvergence pessimism                                                                           0.0000     4.4609
  clock uncertainty                                                                                       0.1000     4.5609
  library hold time                                                                     1.0000            0.2214     4.7823
  data required time                                                                                                 4.7823
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7823
  data arrival time                                                                                                 -3.6750
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1074

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2124 
  total derate : arrival time                                                                             0.0334 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2459 

  slack (with derating applied) (VIOLATED)                                                               -1.1074 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8615 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[6] (in)                                                              3.8774                     1.9988 &   3.9988 r
  la_oenb[6] (net)                                       2   0.2268 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.9988 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3157   3.8817   0.9500  -0.8086  -0.7716 &   3.2272 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1258   0.9500            0.1075 &   3.3347 r
  mprj/buf_i[70] (net)                                   1   0.0044 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1258   0.9500   0.0000   0.0001 &   3.3348 r
  data arrival time                                                                                                  3.3348

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8004   1.0500   0.0000   0.7286 &   4.1903 r
  clock reconvergence pessimism                                                                           0.0000     4.1903
  clock uncertainty                                                                                       0.1000     4.2903
  library hold time                                                                     1.0000            0.1503     4.4406
  data required time                                                                                                 4.4406
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4406
  data arrival time                                                                                                 -3.3348
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1058

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1995 
  total derate : arrival time                                                                             0.0502 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2497 

  slack (with derating applied) (VIOLATED)                                                               -1.1058 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8561 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[38] (in)                                                          2.2553                     1.1924 &   3.1924 f
  la_data_in[38] (net)                                   2   0.2207 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1924 f
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3950   2.2672   0.9500  -0.2357  -0.1529 &   3.0395 f
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1297   0.9500            0.5980 &   3.6375 f
  mprj/buf_i[166] (net)                                  2   0.0116 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0091   0.1297   0.9500  -0.0007  -0.0006 &   3.6369 f
  data arrival time                                                                                                  3.6369

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8238   1.0500   0.0000   0.9567 &   4.4183 r
  clock reconvergence pessimism                                                                           0.0000     4.4183
  clock uncertainty                                                                                       0.1000     4.5183
  library hold time                                                                     1.0000            0.2210     4.7394
  data required time                                                                                                 4.7394
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7394
  data arrival time                                                                                                 -3.6369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1025

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2104 
  total derate : arrival time                                                                             0.0483 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2587 

  slack (with derating applied) (VIOLATED)                                                               -1.1025 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8438 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[41] (in)                                                          2.2751                     1.2024 &   3.2024 f
  la_data_in[41] (net)                                   2   0.2226 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2024 f
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3756   2.2873   0.9500  -0.2353  -0.1516 &   3.0508 f
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1312   0.9500            0.6020 &   3.6528 f
  mprj/buf_i[169] (net)                                  2   0.0122 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0213   0.1312   0.9500  -0.0020  -0.0020 &   3.6508 f
  data arrival time                                                                                                  3.6508

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8207   1.0500   0.0000   0.9644 &   4.4261 r
  clock reconvergence pessimism                                                                           0.0000     4.4261
  clock uncertainty                                                                                       0.1000     4.5261
  library hold time                                                                     1.0000            0.2208     4.7469
  data required time                                                                                                 4.7469
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7469
  data arrival time                                                                                                 -3.6508
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0961

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2108 
  total derate : arrival time                                                                             0.0486 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2593 

  slack (with derating applied) (VIOLATED)                                                               -1.0961 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8367 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[32] (in)                                                          2.0642                     1.0956 &   3.0956 f
  la_data_in[32] (net)                                   2   0.2023 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0956 f
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1709   2.0731   0.9500  -0.0815  -0.0058 &   3.0897 f
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1202   0.9500            0.5623 &   3.6520 f
  mprj/buf_i[160] (net)                                  1   0.0089 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0537   0.1202   0.9500  -0.0048  -0.0050 &   3.6470 f
  data arrival time                                                                                                  3.6470

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8237   1.0500   0.0000   0.9570 &   4.4187 r
  clock reconvergence pessimism                                                                           0.0000     4.4187
  clock uncertainty                                                                                       0.1000     4.5187
  library hold time                                                                     1.0000            0.2227     4.7414
  data required time                                                                                                 4.7414
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7414
  data arrival time                                                                                                 -3.6470
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0943

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2104 
  total derate : arrival time                                                                             0.0381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2485 

  slack (with derating applied) (VIOLATED)                                                               -1.0943 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8458 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[33] (in)                                                             1.9746                     1.0506 &   3.0506 f
  la_oenb[33] (net)                                      2   0.1935 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0506 f
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1017   1.9828   0.9500  -0.0411   0.0316 &   3.0822 f
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1270   0.9500            0.5566 &   3.6389 f
  mprj/buf_i[97] (net)                                   2   0.0145 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0047   0.1270   0.9500  -0.0004  -0.0002 &   3.6387 f
  data arrival time                                                                                                  3.6387

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8249   1.0500   0.0000   0.9454 &   4.4070 r
  clock reconvergence pessimism                                                                           0.0000     4.4070
  clock uncertainty                                                                                       0.1000     4.5070
  library hold time                                                                     1.0000            0.2215     4.7285
  data required time                                                                                                 4.7285
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7285
  data arrival time                                                                                                 -3.6387
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0899

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2099 
  total derate : arrival time                                                                             0.0353 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2452 

  slack (with derating applied) (VIOLATED)                                                               -1.0899 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8447 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[53] (in)                                                          4.5970                     2.3379 &   4.3379 r
  la_data_in[53] (net)                                   2   0.2696 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3379 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4685   4.6082   0.9500  -0.8567  -0.7761 &   3.5618 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1377   0.9500            0.0770 &   3.6388 r
  mprj/buf_i[181] (net)                                  1   0.0055 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1377   0.9500   0.0000   0.0000 &   3.6388 r
  data arrival time                                                                                                  3.6388

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0166 &   4.4783 r
  clock reconvergence pessimism                                                                           0.0000     4.4783
  clock uncertainty                                                                                       0.1000     4.5783
  library hold time                                                                     1.0000            0.1496     4.7279
  data required time                                                                                                 4.7279
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7279
  data arrival time                                                                                                 -3.6388
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0890

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2133 
  total derate : arrival time                                                                             0.0534 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2666 

  slack (with derating applied) (VIOLATED)                                                               -1.0890 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8224 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[44] (in)                                                             2.0262                     1.0768 &   3.0768 f
  la_oenb[44] (net)                                      2   0.1986 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0768 f
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0737   2.0349   0.9500  -0.0060   0.0737 &   3.1505 f
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1277   0.9500            0.5644 &   3.7149 f
  mprj/buf_i[108] (net)                                  2   0.0139 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0363   0.1277   0.9500  -0.0035  -0.0035 &   3.7115 f
  data arrival time                                                                                                  3.7115

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0117 &   4.4734 r
  clock reconvergence pessimism                                                                           0.0000     4.4734
  clock uncertainty                                                                                       0.1000     4.5734
  library hold time                                                                     1.0000            0.2213     4.7947
  data required time                                                                                                 4.7947
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7947
  data arrival time                                                                                                 -3.7115
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0832

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2130 
  total derate : arrival time                                                                             0.0344 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2474 

  slack (with derating applied) (VIOLATED)                                                               -1.0832 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8358 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[9] (in)                                                              1.9127                     1.0216 &   3.0216 f
  la_oenb[9] (net)                                       2   0.1876 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.0216 f
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3083   1.9195   0.9500  -0.1950  -0.1367 &   2.8848 f
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1075   0.9500            0.5283 &   3.4132 f
  mprj/buf_i[73] (net)                                   1   0.0035 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1075   0.9500   0.0000   0.0000 &   3.4132 f
  data arrival time                                                                                                  3.4132

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8041   1.0500   0.0000   0.7028 &   4.1645 r
  clock reconvergence pessimism                                                                           0.0000     4.1645
  clock uncertainty                                                                                       0.1000     4.2645
  library hold time                                                                     1.0000            0.2250     4.4895
  data required time                                                                                                 4.4895
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4895
  data arrival time                                                                                                 -3.4132
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0763

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1983 
  total derate : arrival time                                                                             0.0411 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2394 

  slack (with derating applied) (VIOLATED)                                                               -1.0763 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8369 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[24] (in)                                                             2.0822                     1.1107 &   3.1107 f
  la_oenb[24] (net)                                      2   0.2044 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1107 f
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1662   2.0904   0.9500  -0.0793  -0.0069 &   3.1037 f
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1307   0.9500            0.5750 &   3.6787 f
  mprj/buf_i[88] (net)                                   2   0.0150 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0213   0.1307   0.9500  -0.0021  -0.0020 &   3.6767 f
  data arrival time                                                                                                  3.6767

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8267   1.0500   0.0000   0.9640 &   4.4256 r
  clock reconvergence pessimism                                                                           0.0000     4.4256
  clock uncertainty                                                                                       0.1000     4.5256
  library hold time                                                                     1.0000            0.2209     4.7465
  data required time                                                                                                 4.7465
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7465
  data arrival time                                                                                                 -3.6767
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0698

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2107 
  total derate : arrival time                                                                             0.0384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2491 

  slack (with derating applied) (VIOLATED)                                                               -1.0698 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8206 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[45] (in)                                                             4.1530                     2.1339 &   4.1339 r
  la_oenb[45] (net)                                      2   0.2426 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1339 r
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0560   4.1591   0.9500  -0.6270  -0.5654 &   3.5686 r
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1585   0.9500            0.1217 &   3.6902 r
  mprj/buf_i[109] (net)                                  2   0.0199 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0649   0.1585   0.9500  -0.0308  -0.0320 &   3.6582 r
  data arrival time                                                                                                  3.6582

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0156 &   4.4773 r
  clock reconvergence pessimism                                                                           0.0000     4.4773
  clock uncertainty                                                                                       0.1000     4.5773
  library hold time                                                                     1.0000            0.1487     4.7261
  data required time                                                                                                 4.7261
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7261
  data arrival time                                                                                                 -3.6582
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0678

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2132 
  total derate : arrival time                                                                             0.0442 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2574 

  slack (with derating applied) (VIOLATED)                                                               -1.0678 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8104 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[37] (in)                                                          2.2381                     1.1803 &   3.1803 f
  la_data_in[37] (net)                                   2   0.2188 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1803 f
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3205   2.2507   0.9500  -0.1926  -0.1065 &   3.0738 f
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1228   0.9500            0.5891 &   3.6629 f
  mprj/buf_i[165] (net)                                  1   0.0079 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1228   0.9500   0.0000   0.0001 &   3.6630 f
  data arrival time                                                                                                  3.6630

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8255   1.0500   0.0000   0.9441 &   4.4058 r
  clock reconvergence pessimism                                                                           0.0000     4.4058
  clock uncertainty                                                                                       0.1000     4.5058
  library hold time                                                                     1.0000            0.2222     4.7280
  data required time                                                                                                 4.7280
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7280
  data arrival time                                                                                                 -3.6630
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0650

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2098 
  total derate : arrival time                                                                             0.0457 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2555 

  slack (with derating applied) (VIOLATED)                                                               -1.0650 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8095 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[40] (in)                                                          2.1904                     1.1579 &   3.1579 f
  la_data_in[40] (net)                                   2   0.2145 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1579 f
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2207   2.2018   0.9500  -0.1428  -0.0600 &   3.0979 f
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1298   0.9500            0.5895 &   3.6874 f
  mprj/buf_i[168] (net)                                  2   0.0125 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0068   0.1298   0.9500  -0.0007  -0.0006 &   3.6868 f
  data arrival time                                                                                                  3.6868

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8210   1.0500   0.0000   0.9637 &   4.4254 r
  clock reconvergence pessimism                                                                           0.0000     4.4254
  clock uncertainty                                                                                       0.1000     4.5254
  library hold time                                                                     1.0000            0.2210     4.7464
  data required time                                                                                                 4.7464
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7464
  data arrival time                                                                                                 -3.6868
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0596

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2107 
  total derate : arrival time                                                                             0.0429 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2537 

  slack (with derating applied) (VIOLATED)                                                               -1.0596 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8059 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[48] (in)                                                             2.0735                     1.0957 &   3.0957 f
  la_oenb[48] (net)                                      2   0.2027 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0957 f
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.0844   0.9500   0.0000   0.0891 &   3.1847 f
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1288   0.9500            0.5724 &   3.7571 f
  mprj/buf_i[112] (net)                                  2   0.0138 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0169   0.1288   0.9500  -0.0016  -0.0015 &   3.7556 f
  data arrival time                                                                                                  3.7556

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0175 &   4.4792 r
  clock reconvergence pessimism                                                                           0.0000     4.4792
  clock uncertainty                                                                                       0.1000     4.5792
  library hold time                                                                     1.0000            0.2211     4.8003
  data required time                                                                                                 4.8003
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8003
  data arrival time                                                                                                 -3.7556
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0446

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2133 
  total derate : arrival time                                                                             0.0349 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2482 

  slack (with derating applied) (VIOLATED)                                                               -1.0446 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7964 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[36] (in)                                                          2.2685                     1.1970 &   3.1970 f
  la_data_in[36] (net)                                   2   0.2219 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1970 f
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3391   2.2811   0.9500  -0.1984  -0.1112 &   3.0858 f
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1204   0.9500            0.5907 &   3.6765 f
  mprj/buf_i[164] (net)                                  1   0.0061 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0098   0.1204   0.9500  -0.0008  -0.0008 &   3.6757 f
  data arrival time                                                                                                  3.6757

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8292   1.0500   0.0000   0.9342 &   4.3958 r
  clock reconvergence pessimism                                                                           0.0000     4.3958
  clock uncertainty                                                                                       0.1000     4.4958
  library hold time                                                                     1.0000            0.2226     4.7185
  data required time                                                                                                 4.7185
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7185
  data arrival time                                                                                                 -3.6757
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0428

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2093 
  total derate : arrival time                                                                             0.0462 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2555 

  slack (with derating applied) (VIOLATED)                                                               -1.0428 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7873 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[35] (in)                                                          2.2985                     1.2123 &   3.2123 f
  la_data_in[35] (net)                                   2   0.2248 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2123 f
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3594   2.3115   0.9500  -0.2156  -0.1273 &   3.0850 f
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1232   0.9500            0.5974 &   3.6824 f
  mprj/buf_i[163] (net)                                  1   0.0074 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1232   0.9500   0.0000   0.0001 &   3.6825 f
  data arrival time                                                                                                  3.6825

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8292   1.0500   0.0000   0.9411 &   4.4028 r
  clock reconvergence pessimism                                                                           0.0000     4.4028
  clock uncertainty                                                                                       0.1000     4.5028
  library hold time                                                                     1.0000            0.2221     4.7249
  data required time                                                                                                 4.7249
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7249
  data arrival time                                                                                                 -3.6825
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0424

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2097 
  total derate : arrival time                                                                             0.0474 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2571 

  slack (with derating applied) (VIOLATED)                                                               -1.0424 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7853 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[40] (in)                                                             2.1026                     1.1264 &   3.1264 f
  la_oenb[40] (net)                                      2   0.2067 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1264 f
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1544   2.1098   0.9500  -0.0646   0.0089 &   3.1353 f
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1237   0.9500            0.5708 &   3.7060 f
  mprj/buf_i[104] (net)                                  2   0.0104 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1237   0.9500   0.0000   0.0001 &   3.7062 f
  data arrival time                                                                                                  3.7062

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8210   1.0500   0.0000   0.9638 &   4.4255 r
  clock reconvergence pessimism                                                                           0.0000     4.4255
  clock uncertainty                                                                                       0.1000     4.5255
  library hold time                                                                     1.0000            0.2221     4.7476
  data required time                                                                                                 4.7476
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7476
  data arrival time                                                                                                 -3.7062
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0414

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2107 
  total derate : arrival time                                                                             0.0373 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2481 

  slack (with derating applied) (VIOLATED)                                                               -1.0414 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7934 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[9] (in)                                                           1.8067                     0.9646 &   2.9646 f
  la_data_in[9] (net)                                    2   0.1771 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9646 f
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0548   1.8131   0.9500  -0.0045   0.0591 &   3.0238 f
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1042   0.9500            0.5102 &   3.5340 f
  mprj/buf_i[137] (net)                                  1   0.0030 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1042   0.9500   0.0000   0.0000 &   3.5340 f
  data arrival time                                                                                                  3.5340

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8189   1.0500   0.0000   0.7832 &   4.2448 r
  clock reconvergence pessimism                                                                           0.0000     4.2448
  clock uncertainty                                                                                       0.1000     4.3448
  library hold time                                                                     1.0000            0.2255     4.5704
  data required time                                                                                                 4.5704
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5704
  data arrival time                                                                                                 -3.5340
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0364

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2021 
  total derate : arrival time                                                                             0.0304 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2326 

  slack (with derating applied) (VIOLATED)                                                               -1.0364 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8038 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[39] (in)                                                             2.6158                     1.3833 &   3.3833 f
  la_oenb[39] (net)                                      2   0.2563 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3833 f
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6825   2.6303   0.9500  -0.4107  -0.3183 &   3.0650 f
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1400   0.9500            0.6550 &   3.7200 f
  mprj/buf_i[103] (net)                                  2   0.0129 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0088   0.1400   0.9500  -0.0009  -0.0008 &   3.7192 f
  data arrival time                                                                                                  3.7192

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8214   1.0500   0.0000   0.9629 &   4.4245 r
  clock reconvergence pessimism                                                                           0.0000     4.4245
  clock uncertainty                                                                                       0.1000     4.5245
  library hold time                                                                     1.0000            0.2193     4.7438
  data required time                                                                                                 4.7438
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7438
  data arrival time                                                                                                 -3.7192
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0246

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2107 
  total derate : arrival time                                                                             0.0610 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2717 

  slack (with derating applied) (VIOLATED)                                                               -1.0246 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7529 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[9] (in)                                                                5.6065                     2.8849 &   4.8849 r
  io_in[9] (net)                                         2   0.3283 
  mprj/io_in[9] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.8849 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.0057   5.6163   0.9500  -1.6460  -1.5981 &   3.2868 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1938   0.9500            0.0726 &   3.3594 r
  mprj/buf_i[201] (net)                                  2   0.0293 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1938   0.9500   0.0000   0.0007 &   3.3601 r
  data arrival time                                                                                                  3.3601

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7804   1.0500   0.0000   0.6730 &   4.1347 r
  clock reconvergence pessimism                                                                           0.0000     4.1347
  clock uncertainty                                                                                       0.1000     4.2347
  library hold time                                                                     1.0000            0.1475     4.3822
  data required time                                                                                                 4.3822
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3822
  data arrival time                                                                                                 -3.3601
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0221

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1969 
  total derate : arrival time                                                                             0.0930 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2899 

  slack (with derating applied) (VIOLATED)                                                               -1.0221 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7322 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[50] (in)                                                             2.1134                     1.1184 &   3.1184 f
  la_oenb[50] (net)                                      2   0.2068 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1184 f
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0740   2.1244   0.9500  -0.0061   0.0835 &   3.2019 f
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1209   0.9500            0.5701 &   3.7719 f
  mprj/buf_i[114] (net)                                  1   0.0085 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0629   0.1209   0.9500  -0.0057  -0.0059 &   3.7660 f
  data arrival time                                                                                                  3.7660

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   0.9993 &   4.4610 r
  clock reconvergence pessimism                                                                           0.0000     4.4610
  clock uncertainty                                                                                       0.1000     4.5610
  library hold time                                                                     1.0000            0.2225     4.7835
  data required time                                                                                                 4.7835
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7835
  data arrival time                                                                                                 -3.7660
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0175

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2124 
  total derate : arrival time                                                                             0.0353 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2478 

  slack (with derating applied) (VIOLATED)                                                               -1.0175 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7697 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[46] (in)                                                             2.1506                     1.1348 &   3.1348 f
  la_oenb[46] (net)                                      2   0.2103 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1348 f
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1819   2.1625   0.9500  -0.0309   0.0611 &   3.1959 f
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1442   0.9500            0.5990 &   3.7949 f
  mprj/buf_i[110] (net)                                  2   0.0250 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0476   0.1442   0.9500  -0.0060  -0.0059 &   3.7890 f
  data arrival time                                                                                                  3.7890

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0177 &   4.4793 r
  clock reconvergence pessimism                                                                           0.0000     4.4793
  clock uncertainty                                                                                       0.1000     4.5793
  library hold time                                                                     1.0000            0.2184     4.7977
  data required time                                                                                                 4.7977
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7977
  data arrival time                                                                                                 -3.7890
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0087

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2133 
  total derate : arrival time                                                                             0.0383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2516 

  slack (with derating applied) (VIOLATED)                                                               -1.0087 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7571 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[47] (in)                                                             2.1377                     1.1310 &   3.1310 f
  la_oenb[47] (net)                                      2   0.2093 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1310 f
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0632   2.1482   0.9500  -0.0052   0.0841 &   3.2151 f
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1329   0.9500            0.5852 &   3.8003 f
  mprj/buf_i[111] (net)                                  2   0.0156 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0435   0.1329   0.9500  -0.0041  -0.0040 &   3.7963 f
  data arrival time                                                                                                  3.7963

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0176 &   4.4792 r
  clock reconvergence pessimism                                                                           0.0000     4.4792
  clock uncertainty                                                                                       0.1000     4.5792
  library hold time                                                                     1.0000            0.2204     4.7996
  data required time                                                                                                 4.7996
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7996
  data arrival time                                                                                                 -3.7963
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0033

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2133 
  total derate : arrival time                                                                             0.0360 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2493 

  slack (with derating applied) (VIOLATED)                                                               -1.0033 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7540 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[3] (in)                                                              3.9442                     2.0286 &   4.0286 r
  la_oenb[3] (net)                                       2   0.2305 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.0286 r
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1884   3.9495   0.9500  -0.7380  -0.6901 &   3.3385 r
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1269   0.9500            0.1047 &   3.4432 r
  mprj/buf_i[67] (net)                                   1   0.0045 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1269   0.9500   0.0000   0.0000 &   3.4432 r
  data arrival time                                                                                                  3.4432

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8026   1.0500   0.0000   0.7251 &   4.1868 r
  clock reconvergence pessimism                                                                           0.0000     4.1868
  clock uncertainty                                                                                       0.1000     4.2868
  library hold time                                                                     1.0000            0.1503     4.4370
  data required time                                                                                                 4.4370
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4370
  data arrival time                                                                                                 -3.4432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9938

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0469 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2462 

  slack (with derating applied) (VIOLATED)                                                               -0.9938 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7476 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[52] (in)                                                             2.2662                     1.1938 &   3.1938 f
  la_oenb[52] (net)                                      2   0.2216 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1938 f
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2245   2.2797   0.9500  -0.0715   0.0271 &   3.2209 f
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1195   0.9500            0.5897 &   3.8106 f
  mprj/buf_i[116] (net)                                  1   0.0056 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0291   0.1195   0.9500  -0.0026  -0.0026 &   3.8079 f
  data arrival time                                                                                                  3.8079

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0163 &   4.4779 r
  clock reconvergence pessimism                                                                           0.0000     4.4779
  clock uncertainty                                                                                       0.1000     4.5779
  library hold time                                                                     1.0000            0.2227     4.8007
  data required time                                                                                                 4.8007
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8007
  data arrival time                                                                                                 -3.8079
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9927

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2132 
  total derate : arrival time                                                                             0.0401 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2534 

  slack (with derating applied) (VIOLATED)                                                               -0.9927 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7394 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[13] (in)                                                               4.2043                     2.1778 &   4.1778 r
  io_in[13] (net)                                        2   0.2468 
  mprj/io_in[13] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1778 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6227   4.2085   0.9500  -0.9198  -0.8882 &   3.2897 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1857   0.9500            0.1422 &   3.4318 r
  mprj/buf_i[205] (net)                                  2   0.0360 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1857   0.9500   0.0000   0.0009 &   3.4327 r
  data arrival time                                                                                                  3.4327

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7895   1.0500   0.0000   0.6991 &   4.1607 r
  clock reconvergence pessimism                                                                           0.0000     4.1607
  clock uncertainty                                                                                       0.1000     4.2607
  library hold time                                                                     1.0000            0.1478     4.4086
  data required time                                                                                                 4.4086
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4086
  data arrival time                                                                                                 -3.4327
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9759

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1981 
  total derate : arrival time                                                                             0.0576 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2557 

  slack (with derating applied) (VIOLATED)                                                               -0.9759 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7202 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[51] (in)                                                             2.2072                     1.1721 &   3.1721 f
  la_oenb[51] (net)                                      2   0.2165 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1721 f
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1670   2.2169   0.9500  -0.0171   0.0719 &   3.2440 f
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1208   0.9500            0.5827 &   3.8267 f
  mprj/buf_i[115] (net)                                  1   0.0071 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0183   0.1208   0.9500  -0.0017  -0.0017 &   3.8250 f
  data arrival time                                                                                                  3.8250

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0143 &   4.4760 r
  clock reconvergence pessimism                                                                           0.0000     4.4760
  clock uncertainty                                                                                       0.1000     4.5760
  library hold time                                                                     1.0000            0.2225     4.7985
  data required time                                                                                                 4.7985
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7985
  data arrival time                                                                                                 -3.8250
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9735

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2131 
  total derate : arrival time                                                                             0.0363 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2495 

  slack (with derating applied) (VIOLATED)                                                               -0.9735 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7241 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[16] (in)                                                               2.1441                     1.1513 &   3.1513 f
  io_in[16] (net)                                        2   0.2109 
  mprj/io_in[16] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1513 f
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3914   2.1503   0.9500  -0.2366  -0.1776 &   2.9737 f
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1424   0.9500            0.5956 &   3.5693 f
  mprj/buf_i[208] (net)                                  2   0.0239 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1424   0.9500   0.0000   0.0005 &   3.5698 f
  data arrival time                                                                                                  3.5698

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7807   1.0500   0.0000   0.7403 &   4.2020 r
  clock reconvergence pessimism                                                                           0.0000     4.2020
  clock uncertainty                                                                                       0.1000     4.3020
  library hold time                                                                     1.0000            0.2191     4.5211
  data required time                                                                                                 4.5211
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5211
  data arrival time                                                                                                 -3.5698
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9513

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2001 
  total derate : arrival time                                                                             0.0469 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2470 

  slack (with derating applied) (VIOLATED)                                                               -0.9513 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7043 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[26] (in)                                                               1.8812                     0.9967 &   2.9967 f
  io_in[26] (net)                                        2   0.1841 
  mprj/io_in[26] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9967 f
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.8900   0.9500   0.0000   0.0758 &   3.0725 f
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1415   0.9500            0.5588 &   3.6314 f
  mprj/buf_i[218] (net)                                  2   0.0293 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1415   0.9500   0.0000   0.0006 &   3.6320 f
  data arrival time                                                                                                  3.6320

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.8013 &   4.2629 r
  clock reconvergence pessimism                                                                           0.0000     4.2629
  clock uncertainty                                                                                       0.1000     4.3629
  library hold time                                                                     1.0000            0.2191     4.5820
  data required time                                                                                                 4.5820
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5820
  data arrival time                                                                                                 -3.6320
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9501

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2030 
  total derate : arrival time                                                                             0.0334 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2364 

  slack (with derating applied) (VIOLATED)                                                               -0.9501 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7136 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[27] (in)                                                               3.9741                     2.0403 &   4.0403 r
  io_in[27] (net)                                        2   0.2320 
  mprj/io_in[27] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0403 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0928   3.9800   0.9500  -0.6585  -0.6055 &   3.4348 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1631   0.9500            0.1353 &   3.5701 r
  mprj/buf_i[219] (net)                                  2   0.0241 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1631   0.9500   0.0000   0.0004 &   3.5705 r
  data arrival time                                                                                                  3.5705

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.8091 &   4.2708 r
  clock reconvergence pessimism                                                                           0.0000     4.2708
  clock uncertainty                                                                                       0.1000     4.3708
  library hold time                                                                     1.0000            0.1487     4.5195
  data required time                                                                                                 4.5195
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5195
  data arrival time                                                                                                 -3.5705
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9490

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2034 
  total derate : arrival time                                                                             0.0446 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2480 

  slack (with derating applied) (VIOLATED)                                                               -0.9490 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7011 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[59] (in)                                                             2.6080                     1.3684 &   3.3684 f
  la_oenb[59] (net)                                      2   0.2547 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3684 f
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5994   2.6262   0.9500  -0.3603  -0.2543 &   3.1141 f
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1588   0.9500            0.6744 &   3.7885 f
  mprj/buf_i[123] (net)                                  2   0.0282 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0451   0.1588   0.9500  -0.0046  -0.0041 &   3.7844 f
  data arrival time                                                                                                  3.7844

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8290   1.0500   0.0000   0.9555 &   4.4172 r
  clock reconvergence pessimism                                                                           0.0000     4.4172
  clock uncertainty                                                                                       0.1000     4.5172
  library hold time                                                                     1.0000            0.2147     4.7319
  data required time                                                                                                 4.7319
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7319
  data arrival time                                                                                                 -3.7844
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9475

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2103 
  total derate : arrival time                                                                             0.0603 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2706 

  slack (with derating applied) (VIOLATED)                                                               -0.9475 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6769 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[34] (in)                                                          2.7704                     1.4633 &   3.4633 f
  la_data_in[34] (net)                                   2   0.2715 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4633 f
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8689   2.7861   0.9500  -0.4644  -0.3675 &   3.0959 f
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1432   0.9500            0.6785 &   3.7743 f
  mprj/buf_i[162] (net)                                  2   0.0128 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0094   0.1432   0.9500  -0.0008  -0.0006 &   3.7737 f
  data arrival time                                                                                                  3.7737

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8269   1.0500   0.0000   0.9405 &   4.4022 r
  clock reconvergence pessimism                                                                           0.0000     4.4022
  clock uncertainty                                                                                       0.1000     4.5022
  library hold time                                                                     1.0000            0.2186     4.7209
  data required time                                                                                                 4.7209
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7209
  data arrival time                                                                                                 -3.7737
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9472

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2096 
  total derate : arrival time                                                                             0.0653 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2749 

  slack (with derating applied) (VIOLATED)                                                               -0.9472 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6723 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[56] (in)                                                          2.5561                     1.3467 &   3.3467 f
  la_data_in[56] (net)                                   2   0.2502 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3467 f
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5108   2.5718   0.9500  -0.2926  -0.1888 &   3.1579 f
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1523   0.9500            0.6604 &   3.8184 f
  mprj/buf_i[184] (net)                                  2   0.0237 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0428   0.1523   0.9500  -0.0041  -0.0038 &   3.8145 f
  data arrival time                                                                                                  3.8145

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8251   1.0500   0.0000   0.9778 &   4.4395 r
  clock reconvergence pessimism                                                                           0.0000     4.4395
  clock uncertainty                                                                                       0.1000     4.5395
  library hold time                                                                     1.0000            0.2164     4.7559
  data required time                                                                                                 4.7559
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7559
  data arrival time                                                                                                 -3.8145
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9413

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2114 
  total derate : arrival time                                                                             0.0558 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2673 

  slack (with derating applied) (VIOLATED)                                                               -0.9413 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6741 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[7] (in)                                                           1.8996                     1.0108 &   3.0108 f
  la_data_in[7] (net)                                    2   0.1861 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.0108 f
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.9070   0.9500   0.0000   0.0709 &   3.0818 f
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1083   0.9500            0.5274 &   3.6092 f
  mprj/buf_i[135] (net)                                  1   0.0042 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1083   0.9500   0.0000   0.0000 &   3.6092 f
  data arrival time                                                                                                  3.6092

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8135   1.0500   0.0000   0.7537 &   4.2154 r
  clock reconvergence pessimism                                                                           0.0000     4.2154
  clock uncertainty                                                                                       0.1000     4.3154
  library hold time                                                                     1.0000            0.2249     4.5402
  data required time                                                                                                 4.5402
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5402
  data arrival time                                                                                                 -3.6092
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9310

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2007 
  total derate : arrival time                                                                             0.0315 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2322 

  slack (with derating applied) (VIOLATED)                                                               -0.9310 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6988 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[53] (in)                                                             2.2737                     1.1978 &   3.1978 f
  la_oenb[53] (net)                                      2   0.2223 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1978 f
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0885   2.2870   0.9500  -0.0230   0.0797 &   3.2775 f
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1255   0.9500            0.5964 &   3.8739 f
  mprj/buf_i[117] (net)                                  1   0.0089 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1255   0.9500   0.0000   0.0001 &   3.8741 f
  data arrival time                                                                                                  3.8741

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8422   1.0500   0.0000   1.0176 &   4.4793 r
  clock reconvergence pessimism                                                                           0.0000     4.4793
  clock uncertainty                                                                                       0.1000     4.5793
  library hold time                                                                     1.0000            0.2217     4.8010
  data required time                                                                                                 4.8010
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8010
  data arrival time                                                                                                 -3.8741
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9269

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2133 
  total derate : arrival time                                                                             0.0380 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2513 

  slack (with derating applied) (VIOLATED)                                                               -0.9269 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6756 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[5] (in)                                                           2.2006                     1.1675 &   3.1675 f
  la_data_in[5] (net)                                    2   0.2158 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1675 f
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3612   2.2113   0.9500  -0.2360  -0.1600 &   3.0075 f
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1146   0.9500            0.5759 &   3.5834 f
  mprj/buf_i[133] (net)                                  1   0.0036 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1146   0.9500   0.0000   0.0000 &   3.5835 f
  data arrival time                                                                                                  3.5835

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8030   1.0500   0.0000   0.7244 &   4.1861 r
  clock reconvergence pessimism                                                                           0.0000     4.1861
  clock uncertainty                                                                                       0.1000     4.2861
  library hold time                                                                     1.0000            0.2238     4.5099
  data required time                                                                                                 4.5099
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5099
  data arrival time                                                                                                 -3.5835
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9264

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1993 
  total derate : arrival time                                                                             0.0467 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2461 

  slack (with derating applied) (VIOLATED)                                                               -0.9264 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6804 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[55] (in)                                                             2.5800                     1.3611 &   3.3611 f
  la_oenb[55] (net)                                      2   0.2525 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3611 f
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4978   2.5959   0.9500  -0.2933  -0.1911 &   3.1700 f
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1525   0.9500            0.6637 &   3.8337 f
  mprj/buf_i[119] (net)                                  2   0.0234 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0122   0.1525   0.9500  -0.0013  -0.0009 &   3.8328 f
  data arrival time                                                                                                  3.8328

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8244   1.0500   0.0000   0.9803 &   4.4420 r
  clock reconvergence pessimism                                                                           0.0000     4.4420
  clock uncertainty                                                                                       0.1000     4.5420
  library hold time                                                                     1.0000            0.2163     4.7583
  data required time                                                                                                 4.7583
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7583
  data arrival time                                                                                                 -3.8328
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9255

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2115 
  total derate : arrival time                                                                             0.0558 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2674 

  slack (with derating applied) (VIOLATED)                                                               -0.9255 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6582 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[1] (in)                                                           2.2496                     1.2051 &   3.2051 f
  la_data_in[1] (net)                                    2   0.2213 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2051 f
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4832   2.2579   0.9500  -0.2717  -0.2021 &   3.0030 f
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1168   0.9500            0.5842 &   3.5872 f
  mprj/buf_i[129] (net)                                  1   0.0043 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1168   0.9500   0.0000   0.0000 &   3.5872 f
  data arrival time                                                                                                  3.5872

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8017   1.0500   0.0000   0.7265 &   4.1882 r
  clock reconvergence pessimism                                                                           0.0000     4.1882
  clock uncertainty                                                                                       0.1000     4.2882
  library hold time                                                                     1.0000            0.2234     4.5117
  data required time                                                                                                 4.5117
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5117
  data arrival time                                                                                                 -3.5872
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9244

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0487 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2481 

  slack (with derating applied) (VIOLATED)                                                               -0.9244 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6763 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[58] (in)                                                          2.7409                     1.4401 &   3.4401 f
  la_data_in[58] (net)                                   2   0.2680 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4401 f
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7222   2.7596   0.9500  -0.4173  -0.3084 &   3.1317 f
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1549   0.9500            0.6873 &   3.8190 f
  mprj/buf_i[186] (net)                                  2   0.0224 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0255   0.1549   0.9500  -0.0024  -0.0020 &   3.8170 f
  data arrival time                                                                                                  3.8170

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8219   1.0500   0.0000   0.9615 &   4.4232 r
  clock reconvergence pessimism                                                                           0.0000     4.4232
  clock uncertainty                                                                                       0.1000     4.5232
  library hold time                                                                     1.0000            0.2157     4.7389
  data required time                                                                                                 4.7389
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7389
  data arrival time                                                                                                 -3.8170
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9219

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2106 
  total derate : arrival time                                                                             0.0640 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2746 

  slack (with derating applied) (VIOLATED)                                                               -0.9219 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6473 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[12] (in)                                                               1.7811                     0.9568 &   2.9568 f
  io_in[12] (net)                                        2   0.1749 
  mprj/io_in[12] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9568 f
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1015   1.7866   0.9500  -0.0083   0.0483 &   3.0051 f
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1354   0.9500            0.5384 &   3.5435 f
  mprj/buf_i[204] (net)                                  2   0.0266 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1354   0.9500   0.0000   0.0006 &   3.5441 f
  data arrival time                                                                                                  3.5441

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7894   1.0500   0.0000   0.6789 &   4.1406 r
  clock reconvergence pessimism                                                                           0.0000     4.1406
  clock uncertainty                                                                                       0.1000     4.2406
  library hold time                                                                     1.0000            0.2203     4.4609
  data required time                                                                                                 4.4609
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4609
  data arrival time                                                                                                 -3.5441
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9168

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1972 
  total derate : arrival time                                                                             0.0318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2290 

  slack (with derating applied) (VIOLATED)                                                               -0.9168 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6878 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[31] (in)                                                           5.6265                     2.8850 &   4.8850 r
  wbs_dat_i[31] (net)                                    2   0.3288 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.8850 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.8429   5.6370   0.9500  -1.6602  -1.6057 &   3.2793 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1490   0.9500            0.0282 &   3.3075 r
  mprj/buf_i[31] (net)                                   1   0.0042 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1490   0.9500   0.0000   0.0000 &   3.3075 r
  data arrival time                                                                                                  3.3075

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7717   1.0500   0.0000   0.4904 &   3.9521 r
  clock reconvergence pessimism                                                                           0.0000     3.9521
  clock uncertainty                                                                                       0.1000     4.0521
  library hold time                                                                     1.0000            0.1495     4.2016
  data required time                                                                                                 4.2016
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2016
  data arrival time                                                                                                 -3.3075
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8941

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1882 
  total derate : arrival time                                                                             0.0917 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2799 

  slack (with derating applied) (VIOLATED)                                                               -0.8941 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6142 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[1] (in)                                                              2.5355                     1.3336 &   3.3336 f
  la_oenb[1] (net)                                       2   0.2479 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.3336 f
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7573   2.5512   0.9500  -0.4400  -0.3490 &   2.9846 f
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1281   0.9500            0.6333 &   3.6180 f
  mprj/buf_i[65] (net)                                   1   0.0073 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1281   0.9500   0.0000   0.0001 &   3.6180 f
  data arrival time                                                                                                  3.6180

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8020   1.0500   0.0000   0.7261 &   4.1878 r
  clock reconvergence pessimism                                                                           0.0000     4.1878
  clock uncertainty                                                                                       0.1000     4.2878
  library hold time                                                                     1.0000            0.2215     4.5092
  data required time                                                                                                 4.5092
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5092
  data arrival time                                                                                                 -3.6180
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8912

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0613 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2607 

  slack (with derating applied) (VIOLATED)                                                               -0.8912 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6305 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[28] (in)                                                           4.3839                     2.2322 &   4.2322 r
  wbs_dat_i[28] (net)                                    2   0.2571 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2322 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5071   4.3938   0.9500  -0.8824  -0.8151 &   3.4171 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1314   0.9500            0.0833 &   3.5003 r
  mprj/buf_i[28] (net)                                   1   0.0038 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1314   0.9500   0.0000   0.0000 &   3.5004 r
  data arrival time                                                                                                  3.5004

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8003   1.0500   0.0000   0.6791 &   4.1408 r
  clock reconvergence pessimism                                                                           0.0000     4.1408
  clock uncertainty                                                                                       0.1000     4.2408
  library hold time                                                                     1.0000            0.1501     4.3909
  data required time                                                                                                 4.3909
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3909
  data arrival time                                                                                                 -3.5004
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8906

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1972 
  total derate : arrival time                                                                             0.0544 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2515 

  slack (with derating applied) (VIOLATED)                                                               -0.8906 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6390 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[2] (in)                                                           2.2274                     1.1759 &   3.1759 f
  la_data_in[2] (net)                                    2   0.2178 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1759 f
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3857   2.2396   0.9500  -0.2275  -0.1452 &   3.0308 f
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1268   0.9500            0.5916 &   3.6223 f
  mprj/buf_i[130] (net)                                  1   0.0103 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1268   0.9500   0.0000   0.0001 &   3.6224 f
  data arrival time                                                                                                  3.6224

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8020   1.0500   0.0000   0.7260 &   4.1877 r
  clock reconvergence pessimism                                                                           0.0000     4.1877
  clock uncertainty                                                                                       0.1000     4.2877
  library hold time                                                                     1.0000            0.2217     4.5093
  data required time                                                                                                 4.5093
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5093
  data arrival time                                                                                                 -3.6224
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8869

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0474 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2469 

  slack (with derating applied) (VIOLATED)                                                               -0.8869 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6401 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[14] (in)                                                               2.3689                     1.2743 &   3.2743 f
  io_in[14] (net)                                        2   0.2334 
  mprj/io_in[14] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2743 f
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6419   2.3764   0.9500  -0.3630  -0.2985 &   2.9757 f
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1525   0.9500            0.6357 &   3.6115 f
  mprj/buf_i[206] (net)                                  2   0.0279 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1525   0.9500   0.0000   0.0006 &   3.6121 f
  data arrival time                                                                                                  3.6121

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7868   1.0500   0.0000   0.7185 &   4.1801 r
  clock reconvergence pessimism                                                                           0.0000     4.1801
  clock uncertainty                                                                                       0.1000     4.2801
  library hold time                                                                     1.0000            0.2166     4.4967
  data required time                                                                                                 4.4967
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4967
  data arrival time                                                                                                 -3.6121
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1991 
  total derate : arrival time                                                                             0.0560 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2551 

  slack (with derating applied) (VIOLATED)                                                               -0.8846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6296 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[4] (in)                                                           2.0948                     1.1172 &   3.1172 f
  la_data_in[4] (net)                                    2   0.2056 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1172 f
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1910   2.1035   0.9500  -0.1173  -0.0435 &   3.0737 f
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1190   0.9500            0.5653 &   3.6390 f
  mprj/buf_i[132] (net)                                  1   0.0077 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0038   0.1190   0.9500  -0.0003  -0.0003 &   3.6387 f
  data arrival time                                                                                                  3.6387

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8017   1.0500   0.0000   0.7265 &   4.1882 r
  clock reconvergence pessimism                                                                           0.0000     4.1882
  clock uncertainty                                                                                       0.1000     4.2882
  library hold time                                                                     1.0000            0.2230     4.5113
  data required time                                                                                                 4.5113
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5113
  data arrival time                                                                                                 -3.6387
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8725

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0398 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2393 

  slack (with derating applied) (VIOLATED)                                                               -0.8725 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6333 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[5] (in)                                                              2.4272                     1.2888 &   3.2888 f
  la_oenb[5] (net)                                       2   0.2383 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.2888 f
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5407   2.4389   0.9500  -0.3252  -0.2421 &   3.0467 f
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1238   0.9500            0.6146 &   3.6613 f
  mprj/buf_i[69] (net)                                   1   0.0062 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1238   0.9500   0.0000   0.0001 &   3.6614 f
  data arrival time                                                                                                  3.6614

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8009   1.0500   0.0000   0.7277 &   4.1894 r
  clock reconvergence pessimism                                                                           0.0000     4.1894
  clock uncertainty                                                                                       0.1000     4.2894
  library hold time                                                                     1.0000            0.2222     4.5116
  data required time                                                                                                 4.5116
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5116
  data arrival time                                                                                                 -3.6614
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8502

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1995 
  total derate : arrival time                                                                             0.0538 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2533 

  slack (with derating applied) (VIOLATED)                                                               -0.8502 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5968 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[60] (in)                                                             2.2041                     1.1633 &   3.1633 f
  la_oenb[60] (net)                                      2   0.2156 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1633 f
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2164   0.9500   0.0000   0.0992 &   3.2625 f
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1528   0.9500            0.6156 &   3.8782 f
  mprj/buf_i[124] (net)                                  2   0.0315 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0111   0.1528   0.9500  -0.0009  -0.0001 &   3.8781 f
  data arrival time                                                                                                  3.8781

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8291   1.0500   0.0000   0.9502 &   4.4118 r
  clock reconvergence pessimism                                                                           0.0000     4.4118
  clock uncertainty                                                                                       0.1000     4.5118
  library hold time                                                                     1.0000            0.2162     4.7281
  data required time                                                                                                 4.7281
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7281
  data arrival time                                                                                                 -3.8781
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8500

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2101 
  total derate : arrival time                                                                             0.0377 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2478 

  slack (with derating applied) (VIOLATED)                                                               -0.8500 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6022 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[59] (in)                                                          4.7443                     2.4113 &   4.4113 r
  la_data_in[59] (net)                                   2   0.2783 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4113 r
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2886   4.7564   0.9500  -0.7741  -0.6812 &   3.7300 r
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1884   0.9500            0.1148 &   3.8449 r
  mprj/buf_i[187] (net)                                  2   0.0332 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0546   0.1884   0.9500  -0.0278  -0.0283 &   3.8165 r
  data arrival time                                                                                                  3.8165

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8238   1.0500   0.0000   0.9567 &   4.4183 r
  clock reconvergence pessimism                                                                           0.0000     4.4183
  clock uncertainty                                                                                       0.1000     4.5183
  library hold time                                                                     1.0000            0.1475     4.6659
  data required time                                                                                                 4.6659
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6659
  data arrival time                                                                                                 -3.8165
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8493

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2104 
  total derate : arrival time                                                                             0.0531 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2635 

  slack (with derating applied) (VIOLATED)                                                               -0.8493 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5858 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[30] (in)                                                           2.5286                     1.3305 &   3.3305 f
  wbs_adr_i[30] (net)                                    2   0.2471 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3305 f
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8120   2.5448   0.9500  -0.4706  -0.3826 &   2.9479 f
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1237   0.9500            0.6284 &   3.5763 f
  mprj/buf_i[62] (net)                                   1   0.0050 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1237   0.9500   0.0000   0.0000 &   3.5763 f
  data arrival time                                                                                                  3.5763

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7890   1.0500   0.0000   0.6415 &   4.1032 r
  clock reconvergence pessimism                                                                           0.0000     4.1032
  clock uncertainty                                                                                       0.1000     4.2032
  library hold time                                                                     1.0000            0.2223     4.4255
  data required time                                                                                                 4.4255
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4255
  data arrival time                                                                                                 -3.5763
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8492

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1954 
  total derate : arrival time                                                                             0.0625 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2579 

  slack (with derating applied) (VIOLATED)                                                               -0.8492 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5913 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[56] (in)                                                             2.2426                     1.1825 &   3.1825 f
  la_oenb[56] (net)                                      2   0.2193 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1825 f
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2556   0.9500   0.0000   0.1016 &   3.2841 f
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1564   0.9500            0.6244 &   3.9084 f
  mprj/buf_i[120] (net)                                  2   0.0336 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0685   0.1564   0.9500  -0.0102  -0.0100 &   3.8985 f
  data arrival time                                                                                                  3.8985

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8259   1.0500   0.0000   0.9666 &   4.4283 r
  clock reconvergence pessimism                                                                           0.0000     4.4283
  clock uncertainty                                                                                       0.1000     4.5283
  library hold time                                                                     1.0000            0.2153     4.7436
  data required time                                                                                                 4.7436
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7436
  data arrival time                                                                                                 -3.8985
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8451

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2109 
  total derate : arrival time                                                                             0.0388 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2496 

  slack (with derating applied) (VIOLATED)                                                               -0.8451 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5955 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[11] (in)                                                               2.1494                     1.1443 &   3.1443 f
  io_in[11] (net)                                        2   0.2108 
  mprj/io_in[11] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1443 f
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3314   2.1575   0.9500  -0.2154  -0.1503 &   2.9940 f
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1474   0.9500            0.6019 &   3.5959 f
  mprj/buf_i[203] (net)                                  2   0.0282 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1475   0.9500   0.0000   0.0007 &   3.5966 f
  data arrival time                                                                                                  3.5966

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7842   1.0500   0.0000   0.6608 &   4.1225 r
  clock reconvergence pessimism                                                                           0.0000     4.1225
  clock uncertainty                                                                                       0.1000     4.2225
  library hold time                                                                     1.0000            0.2179     4.4404
  data required time                                                                                                 4.4404
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4404
  data arrival time                                                                                                 -3.5966
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8438

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1963 
  total derate : arrival time                                                                             0.0465 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2428 

  slack (with derating applied) (VIOLATED)                                                               -0.8438 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6010 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[27] (in)                                                           2.4098                     1.2694 &   3.2694 f
  wbs_adr_i[27] (net)                                    2   0.2357 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2694 f
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6029   2.4240   0.9500  -0.3761  -0.2897 &   2.9797 f
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1279   0.9500            0.6166 &   3.5963 f
  mprj/buf_i[59] (net)                                   1   0.0087 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1279   0.9500   0.0000   0.0001 &   3.5964 f
  data arrival time                                                                                                  3.5964

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7935   1.0500   0.0000   0.6512 &   4.1129 r
  clock reconvergence pessimism                                                                           0.0000     4.1129
  clock uncertainty                                                                                       0.1000     4.2129
  library hold time                                                                     1.0000            0.2215     4.4344
  data required time                                                                                                 4.4344
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4344
  data arrival time                                                                                                 -3.5964
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8380

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1959 
  total derate : arrival time                                                                             0.0568 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2527 

  slack (with derating applied) (VIOLATED)                                                               -0.8380 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5853 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[23] (in)                                                               2.5731                     1.3686 &   3.3686 f
  io_in[23] (net)                                        2   0.2527 
  mprj/io_in[23] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.3686 f
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6457   2.5838   0.9500  -0.3779  -0.2953 &   3.0733 f
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1630   0.9500            0.6734 &   3.7466 f
  mprj/buf_i[215] (net)                                  2   0.0326 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1630   0.9500   0.0000   0.0008 &   3.7475 f
  data arrival time                                                                                                  3.7475

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.7986 &   4.2603 r
  clock reconvergence pessimism                                                                           0.0000     4.2603
  clock uncertainty                                                                                       0.1000     4.3603
  library hold time                                                                     1.0000            0.2138     4.5741
  data required time                                                                                                 4.5741
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5741
  data arrival time                                                                                                 -3.7475
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8266

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2029 
  total derate : arrival time                                                                             0.0597 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2626 

  slack (with derating applied) (VIOLATED)                                                               -0.8266 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5640 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[25] (in)                                                               2.0838                     1.0998 &   3.0998 f
  io_in[25] (net)                                        2   0.2037 
  mprj/io_in[25] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0998 f
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.0952   0.9500   0.0000   0.0916 &   3.1914 f
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1416   0.9500            0.5872 &   3.7786 f
  mprj/buf_i[217] (net)                                  2   0.0245 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1416   0.9500   0.0000   0.0005 &   3.7791 f
  data arrival time                                                                                                  3.7791

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.8050 &   4.2666 r
  clock reconvergence pessimism                                                                           0.0000     4.2666
  clock uncertainty                                                                                       0.1000     4.3666
  library hold time                                                                     1.0000            0.2191     4.5857
  data required time                                                                                                 4.5857
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5857
  data arrival time                                                                                                 -3.7791
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8066

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2032 
  total derate : arrival time                                                                             0.0358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2389 

  slack (with derating applied) (VIOLATED)                                                               -0.8066 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5677 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[58] (in)                                                             2.3078                     1.2138 &   3.2138 f
  la_oenb[58] (net)                                      2   0.2254 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2138 f
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3224   0.9500   0.0000   0.1081 &   3.3219 f
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1447   0.9500            0.6206 &   3.9425 f
  mprj/buf_i[122] (net)                                  2   0.0223 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0189   0.1447   0.9500  -0.0018  -0.0014 &   3.9411 f
  data arrival time                                                                                                  3.9411

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8222   1.0500   0.0000   0.9608 &   4.4225 r
  clock reconvergence pessimism                                                                           0.0000     4.4225
  clock uncertainty                                                                                       0.1000     4.5225
  library hold time                                                                     1.0000            0.2183     4.7408
  data required time                                                                                                 4.7408
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7408
  data arrival time                                                                                                 -3.9411
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7997

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2106 
  total derate : arrival time                                                                             0.0385 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2491 

  slack (with derating applied) (VIOLATED)                                                               -0.7997 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5507 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[6] (in)                                                           2.3566                     1.2490 &   3.2490 f
  la_data_in[6] (net)                                    2   0.2311 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2490 f
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3392   2.3677   0.9500  -0.2171  -0.1319 &   3.1171 f
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1180   0.9500            0.5997 &   3.7168 f
  mprj/buf_i[134] (net)                                  1   0.0038 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1180   0.9500   0.0000   0.0000 &   3.7169 f
  data arrival time                                                                                                  3.7169

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8000   1.0500   0.0000   0.7292 &   4.1909 r
  clock reconvergence pessimism                                                                           0.0000     4.1909
  clock uncertainty                                                                                       0.1000     4.2909
  library hold time                                                                     1.0000            0.2232     4.5141
  data required time                                                                                                 4.5141
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5141
  data arrival time                                                                                                 -3.7169
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7972

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1996 
  total derate : arrival time                                                                             0.0475 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2470 

  slack (with derating applied) (VIOLATED)                                                               -0.7972 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5502 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[28] (in)                                                           2.3067                     1.2185 &   3.2185 f
  wbs_adr_i[28] (net)                                    2   0.2257 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2185 f
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3551   2.3193   0.9500  -0.2201  -0.1331 &   3.0855 f
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1225   0.9500            0.5978 &   3.6832 f
  mprj/buf_i[60] (net)                                   1   0.0069 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1225   0.9500   0.0000   0.0001 &   3.6833 f
  data arrival time                                                                                                  3.6833

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8024   1.0500   0.0000   0.6910 &   4.1526 r
  clock reconvergence pessimism                                                                           0.0000     4.1526
  clock uncertainty                                                                                       0.1000     4.2526
  library hold time                                                                     1.0000            0.2224     4.4751
  data required time                                                                                                 4.4751
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4751
  data arrival time                                                                                                 -3.6833
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7917

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1977 
  total derate : arrival time                                                                             0.0476 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2454 

  slack (with derating applied) (VIOLATED)                                                               -0.7917 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5464 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[61] (in)                                                             2.7160                     1.4195 &   3.4195 f
  la_oenb[61] (net)                                      2   0.2651 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.4195 f
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5806   2.7371   0.9500  -0.3379  -0.2186 &   3.2009 f
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1753   0.9500            0.7062 &   3.9071 f
  mprj/buf_i[125] (net)                                  2   0.0400 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0150   0.1754   0.9500  -0.0012   0.0000 &   3.9071 f
  data arrival time                                                                                                  3.9071

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8309   1.0500   0.0000   0.9183 &   4.3800 r
  clock reconvergence pessimism                                                                           0.0000     4.3800
  clock uncertainty                                                                                       0.1000     4.4800
  library hold time                                                                     1.0000            0.2104     4.6904
  data required time                                                                                                 4.6904
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6904
  data arrival time                                                                                                 -3.9071
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7833

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2086 
  total derate : arrival time                                                                             0.0614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2699 

  slack (with derating applied) (VIOLATED)                                                               -0.7833 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5134 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[29] (in)                                                           2.3112                     1.2211 &   3.2211 f
  wbs_adr_i[29] (net)                                    2   0.2262 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2211 f
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3952   2.3237   0.9500  -0.2450  -0.1597 &   3.0614 f
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1161   0.9500            0.5921 &   3.6535 f
  mprj/buf_i[61] (net)                                   1   0.0031 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1161   0.9500   0.0000   0.0000 &   3.6535 f
  data arrival time                                                                                                  3.6535

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7929   1.0500   0.0000   0.6491 &   4.1108 r
  clock reconvergence pessimism                                                                           0.0000     4.1108
  clock uncertainty                                                                                       0.1000     4.2108
  library hold time                                                                     1.0000            0.2236     4.4344
  data required time                                                                                                 4.4344
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4344
  data arrival time                                                                                                 -3.6535
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7809

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1958 
  total derate : arrival time                                                                             0.0486 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2443 

  slack (with derating applied) (VIOLATED)                                                               -0.7809 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5366 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[2] (in)                                                              2.2811                     1.2042 &   3.2042 f
  la_oenb[2] (net)                                       2   0.2231 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.2042 f
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2384   2.2936   0.9500  -0.1513  -0.0623 &   3.1419 f
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1206   0.9500            0.5925 &   3.7344 f
  mprj/buf_i[66] (net)                                   1   0.0061 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0100   0.1206   0.9500  -0.0008  -0.0008 &   3.7336 f
  data arrival time                                                                                                  3.7336

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8022   1.0500   0.0000   0.7258 &   4.1874 r
  clock reconvergence pessimism                                                                           0.0000     4.1874
  clock uncertainty                                                                                       0.1000     4.2874
  library hold time                                                                     1.0000            0.2228     4.5102
  data required time                                                                                                 4.5102
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5102
  data arrival time                                                                                                 -3.7336
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7766

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1994 
  total derate : arrival time                                                                             0.0439 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2433 

  slack (with derating applied) (VIOLATED)                                                               -0.7766 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5333 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[27] (in)                                                           2.3813                     1.2540 &   3.2540 f
  wbs_dat_i[27] (net)                                    2   0.2328 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2540 f
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5001   2.3953   0.9500  -0.2943  -0.2043 &   3.0497 f
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1367   0.9500            0.6214 &   3.6711 f
  mprj/buf_i[27] (net)                                   2   0.0140 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1367   0.9500   0.0000   0.0002 &   3.6712 f
  data arrival time                                                                                                  3.6712

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7968   1.0500   0.0000   0.6646 &   4.1263 r
  clock reconvergence pessimism                                                                           0.0000     4.1263
  clock uncertainty                                                                                       0.1000     4.2263
  library hold time                                                                     1.0000            0.2200     4.4463
  data required time                                                                                                 4.4463
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4463
  data arrival time                                                                                                 -3.6712
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7751

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1965 
  total derate : arrival time                                                                             0.0529 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2494 

  slack (with derating applied) (VIOLATED)                                                               -0.7751 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5256 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[31] (in)                                                           2.5568                     1.3455 &   3.3455 f
  wbs_adr_i[31] (net)                                    2   0.2501 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3455 f
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8284   2.5725   0.9500  -0.4815  -0.3921 &   2.9534 f
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1250   0.9500            0.6332 &   3.5865 f
  mprj/buf_i[63] (net)                                   1   0.0053 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1250   0.9500   0.0000   0.0001 &   3.5866 f
  data arrival time                                                                                                  3.5866

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7706   1.0500   0.0000   0.5757 &   4.0374 r
  clock reconvergence pessimism                                                                           0.0000     4.0374
  clock uncertainty                                                                                       0.1000     4.1374
  library hold time                                                                     1.0000            0.2222     4.3596
  data required time                                                                                                 4.3596
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3596
  data arrival time                                                                                                 -3.5866
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7730

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1923 
  total derate : arrival time                                                                             0.0634 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2556 

  slack (with derating applied) (VIOLATED)                                                               -0.7730 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5174 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[63] (in)                                                             4.7226                     2.3983 &   4.3983 r
  la_oenb[63] (net)                                      2   0.2769 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3983 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5284   4.7351   0.9500  -0.9083  -0.8201 &   3.5781 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2422   0.9500            0.1568 &   3.7350 r
  mprj/buf_i[127] (net)                                  2   0.0627 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2425   0.9500   0.0000   0.0052 &   3.7402 r
  data arrival time                                                                                                  3.7402

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8217   1.0500   0.0000   0.8004 &   4.2621 r
  clock reconvergence pessimism                                                                           0.0000     4.2621
  clock uncertainty                                                                                       0.1000     4.3621
  library hold time                                                                     1.0000            0.1452     4.5073
  data required time                                                                                                 4.5073
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5073
  data arrival time                                                                                                 -3.7402
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7671

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2030 
  total derate : arrival time                                                                             0.0610 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2639 

  slack (with derating applied) (VIOLATED)                                                               -0.7671 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5032 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[57] (in)                                                             2.3683                     1.2457 &   3.2457 f
  la_oenb[57] (net)                                      2   0.2314 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2457 f
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3835   0.9500   0.0000   0.1099 &   3.3556 f
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1425   0.9500            0.6261 &   3.9817 f
  mprj/buf_i[121] (net)                                  2   0.0191 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1425   0.9500   0.0000   0.0004 &   3.9821 f
  data arrival time                                                                                                  3.9821

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8212   1.0500   0.0000   0.9633 &   4.4250 r
  clock reconvergence pessimism                                                                           0.0000     4.4250
  clock uncertainty                                                                                       0.1000     4.5250
  library hold time                                                                     1.0000            0.2188     4.7438
  data required time                                                                                                 4.7438
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7438
  data arrival time                                                                                                 -3.9821
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7618

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2107 
  total derate : arrival time                                                                             0.0388 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2495 

  slack (with derating applied) (VIOLATED)                                                               -0.7618 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5123 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[16] (in)                                                           5.4301                     2.7547 &   4.7547 r
  wbs_adr_i[16] (net)                                    2   0.3186 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.7547 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.6712   5.4458   0.9500  -1.5286  -1.4498 &   3.3050 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1539   0.9500            0.0446 &   3.3496 r
  mprj/buf_i[48] (net)                                   1   0.0080 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0618   0.1539   0.9500  -0.0282  -0.0296 &   3.3200 r
  data arrival time                                                                                                  3.3200

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7309   1.0500   0.0000   0.3543 &   3.8160 r
  clock reconvergence pessimism                                                                           0.0000     3.8160
  clock uncertainty                                                                                       0.1000     3.9160
  library hold time                                                                     1.0000            0.1495     4.0655
  data required time                                                                                                 4.0655
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0655
  data arrival time                                                                                                 -3.3200
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7455

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1817 
  total derate : arrival time                                                                             0.0884 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2701 

  slack (with derating applied) (VIOLATED)                                                               -0.7455 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4754 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[13] (in)                                                           5.6960                     2.8851 &   4.8851 r
  wbs_adr_i[13] (net)                                    2   0.3342 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.8851 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.8853   5.7136   0.9500  -1.6438  -1.5558 &   3.3293 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1538   0.9500            0.0288 &   3.3581 r
  mprj/buf_i[45] (net)                                   1   0.0062 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0122   0.1538   0.9500  -0.0050  -0.0052 &   3.3528 r
  data arrival time                                                                                                  3.3528

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7396   1.0500   0.0000   0.3852 &   3.8469 r
  clock reconvergence pessimism                                                                           0.0000     3.8469
  clock uncertainty                                                                                       0.1000     3.9469
  library hold time                                                                     1.0000            0.1495     4.0963
  data required time                                                                                                 4.0963
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0963
  data arrival time                                                                                                 -3.3528
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7435

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1832 
  total derate : arrival time                                                                             0.0929 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2761 

  slack (with derating applied) (VIOLATED)                                                               -0.7435 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4674 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[62] (in)                                                          2.6692                     1.4024 &   3.4024 f
  la_data_in[62] (net)                                   2   0.2609 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4024 f
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5712   2.6876   0.9500  -0.3364  -0.2255 &   3.1769 f
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1942   0.9500            0.7157 &   3.8925 f
  mprj/buf_i[190] (net)                                  2   0.0537 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0344   0.1944   0.9500  -0.0043  -0.0010 &   3.8916 f
  data arrival time                                                                                                  3.8916

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8295   1.0500   0.0000   0.8569 &   4.3186 r
  clock reconvergence pessimism                                                                           0.0000     4.3186
  clock uncertainty                                                                                       0.1000     4.4186
  library hold time                                                                     1.0000            0.2056     4.6241
  data required time                                                                                                 4.6241
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6241
  data arrival time                                                                                                 -3.8916
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7326

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2056 
  total derate : arrival time                                                                             0.0616 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2673 

  slack (with derating applied) (VIOLATED)                                                               -0.7326 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4653 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[54] (in)                                                             2.7602                     1.4562 &   3.4562 f
  la_oenb[54] (net)                                      2   0.2704 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.4562 f
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3505   2.7760   0.9500  -0.2150  -0.1010 &   3.3551 f
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1548   0.9500            0.6891 &   4.0442 f
  mprj/buf_i[118] (net)                                  2   0.0218 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0400   0.1548   0.9500  -0.0039  -0.0038 &   4.0404 f
  data arrival time                                                                                                  4.0404

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8201   1.0500   0.0000   0.9902 &   4.4519 r
  clock reconvergence pessimism                                                                           0.0000     4.4519
  clock uncertainty                                                                                       0.1000     4.5519
  library hold time                                                                     1.0000            0.2158     4.7677
  data required time                                                                                                 4.7677
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7677
  data arrival time                                                                                                 -4.0404
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7272

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2120 
  total derate : arrival time                                                                             0.0538 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2658 

  slack (with derating applied) (VIOLATED)                                                               -0.7272 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4614 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[29] (in)                                                           2.0663                     1.0931 &   3.0931 f
  wbs_dat_i[29] (net)                                    2   0.2023 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.0931 f
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0694   2.0767   0.9500  -0.0057   0.0794 &   3.1725 f
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1142   0.9500            0.5568 &   3.7294 f
  mprj/buf_i[29] (net)                                   1   0.0053 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1142   0.9500   0.0000   0.0000 &   3.7294 f
  data arrival time                                                                                                  3.7294

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7929   1.0500   0.0000   0.6491 &   4.1108 r
  clock reconvergence pessimism                                                                           0.0000     4.1108
  clock uncertainty                                                                                       0.1000     4.2108
  library hold time                                                                     1.0000            0.2239     4.4347
  data required time                                                                                                 4.4347
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4347
  data arrival time                                                                                                 -3.7294
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7053

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1958 
  total derate : arrival time                                                                             0.0341 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2298 

  slack (with derating applied) (VIOLATED)                                                               -0.7053 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4755 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[20] (in)                                                           4.8275                     2.4512 &   4.4512 r
  wbs_dat_i[20] (net)                                    2   0.2831 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4512 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8930   4.8404   0.9500  -1.1142  -1.0365 &   3.4147 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1373   0.9500            0.0631 &   3.4778 r
  mprj/buf_i[20] (net)                                   1   0.0038 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1373   0.9500   0.0000   0.0000 &   3.4779 r
  data arrival time                                                                                                  3.4779

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7620   1.0500   0.0000   0.4542 &   3.9159 r
  clock reconvergence pessimism                                                                           0.0000     3.9159
  clock uncertainty                                                                                       0.1000     4.0159
  library hold time                                                                     1.0000            0.1500     4.1659
  data required time                                                                                                 4.1659
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1659
  data arrival time                                                                                                 -3.4779
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6881

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1865 
  total derate : arrival time                                                                             0.0661 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2525 

  slack (with derating applied) (VIOLATED)                                                               -0.6881 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4355 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[26] (in)                                                           2.3787                     1.2550 &   3.2550 f
  wbs_adr_i[26] (net)                                    2   0.2327 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2550 f
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4199   2.3922   0.9500  -0.2620  -0.1722 &   3.0828 f
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1204   0.9500            0.6052 &   3.6880 f
  mprj/buf_i[58] (net)                                   1   0.0048 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1204   0.9500   0.0000   0.0000 &   3.6881 f
  data arrival time                                                                                                  3.6881

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7747   1.0500   0.0000   0.5897 &   4.0514 r
  clock reconvergence pessimism                                                                           0.0000     4.0514
  clock uncertainty                                                                                       0.1000     4.1514
  library hold time                                                                     1.0000            0.2230     4.3743
  data required time                                                                                                 4.3743
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3743
  data arrival time                                                                                                 -3.6881
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6863

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1929 
  total derate : arrival time                                                                             0.0504 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2433 

  slack (with derating applied) (VIOLATED)                                                               -0.6863 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4430 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[25] (in)                                                           2.3180                     1.2242 &   3.2242 f
  wbs_adr_i[25] (net)                                    2   0.2268 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2242 f
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4154   2.3307   0.9500  -0.2477  -0.1610 &   3.0633 f
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1202   0.9500            0.5970 &   3.6602 f
  mprj/buf_i[57] (net)                                   1   0.0054 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1202   0.9500   0.0000   0.0001 &   3.6603 f
  data arrival time                                                                                                  3.6603

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7655   1.0500   0.0000   0.5550 &   4.0167 r
  clock reconvergence pessimism                                                                           0.0000     4.0167
  clock uncertainty                                                                                       0.1000     4.1167
  library hold time                                                                     1.0000            0.2231     4.3397
  data required time                                                                                                 4.3397
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3397
  data arrival time                                                                                                 -3.6603
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6794

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1913 
  total derate : arrival time                                                                             0.0490 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2403 

  slack (with derating applied) (VIOLATED)                                                               -0.6794 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4391 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[18] (in)                                                           4.8689                     2.4714 &   4.4714 r
  wbs_adr_i[18] (net)                                    2   0.2855 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4714 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0943   4.8819   0.9500  -1.1910  -1.1153 &   3.3561 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1405   0.9500            0.0638 &   3.4199 r
  mprj/buf_i[50] (net)                                   1   0.0051 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1405   0.9500   0.0000   0.0000 &   3.4199 r
  data arrival time                                                                                                  3.4199

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7397   1.0500   0.0000   0.3803 &   3.8420 r
  clock reconvergence pessimism                                                                           0.0000     3.8420
  clock uncertainty                                                                                       0.1000     3.9420
  library hold time                                                                     1.0000            0.1500     4.0920
  data required time                                                                                                 4.0920
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0920
  data arrival time                                                                                                 -3.4199
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6721

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1830 
  total derate : arrival time                                                                             0.0700 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2530 

  slack (with derating applied) (VIOLATED)                                                               -0.6721 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4191 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[25] (in)                                                           2.4638                     1.2987 &   3.2987 f
  wbs_dat_i[25] (net)                                    2   0.2411 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2987 f
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5510   2.4780   0.9500  -0.3272  -0.2357 &   3.0630 f
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1222   0.9500            0.6181 &   3.6811 f
  mprj/buf_i[25] (net)                                   1   0.0048 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1222   0.9500   0.0000   0.0000 &   3.6812 f
  data arrival time                                                                                                  3.6812

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7662   1.0500   0.0000   0.5577 &   4.0194 r
  clock reconvergence pessimism                                                                           0.0000     4.0194
  clock uncertainty                                                                                       0.1000     4.1194
  library hold time                                                                     1.0000            0.2227     4.3421
  data required time                                                                                                 4.3421
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3421
  data arrival time                                                                                                 -3.6812
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6609

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1914 
  total derate : arrival time                                                                             0.0546 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2460 

  slack (with derating applied) (VIOLATED)                                                               -0.6609 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4150 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[10] (in)                                                           5.6920                     2.8813 &   4.8813 r
  wbs_adr_i[10] (net)                                    2   0.3339 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.8813 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.8655   5.7100   0.9500  -1.6396  -1.5494 &   3.3319 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1503   0.9500            0.0253 &   3.3571 r
  mprj/buf_i[42] (net)                                   1   0.0044 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1503   0.9500   0.0000   0.0000 &   3.3571 r
  data arrival time                                                                                                  3.3571

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7051   1.0500   0.0000   0.2770 &   3.7387 r
  clock reconvergence pessimism                                                                           0.0000     3.7387
  clock uncertainty                                                                                       0.1000     3.8387
  library hold time                                                                     1.0000            0.1498     3.9885
  data required time                                                                                                 3.9885
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9885
  data arrival time                                                                                                 -3.3571
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6314

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1780 
  total derate : arrival time                                                                             0.0924 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2704 

  slack (with derating applied) (VIOLATED)                                                               -0.6314 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3610 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[61] (in)                                                          2.4947                     1.3174 &   3.3174 f
  la_data_in[61] (net)                                   2   0.2443 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3174 f
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1857   2.5090   0.9500  -0.0166   0.0964 &   3.4137 f
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1762   0.9500            0.6779 &   4.0917 f
  mprj/buf_i[189] (net)                                  2   0.0455 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0114   0.1763   0.9500  -0.0012  -0.0000 &   4.0916 f
  data arrival time                                                                                                  4.0916

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8291   1.0500   0.0000   0.9475 &   4.4092 r
  clock reconvergence pessimism                                                                           0.0000     4.4092
  clock uncertainty                                                                                       0.1000     4.5092
  library hold time                                                                     1.0000            0.2102     4.7194
  data required time                                                                                                 4.7194
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7194
  data arrival time                                                                                                 -4.0916
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6278

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2100 
  total derate : arrival time                                                                             0.0426 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2526 

  slack (with derating applied) (VIOLATED)                                                               -0.6278 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3752 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[15] (in)                                                           5.3616                     2.7247 &   4.7247 r
  wbs_adr_i[15] (net)                                    2   0.3148 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.7247 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.5616   5.3758   0.9500  -1.4384  -1.3598 &   3.3649 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1450   0.9500            0.0394 &   3.4043 r
  mprj/buf_i[47] (net)                                   1   0.0040 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0102   0.1450   0.9500  -0.0042  -0.0044 &   3.4000 r
  data arrival time                                                                                                  3.4000

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7152   1.0500   0.0000   0.3083 &   3.7700 r
  clock reconvergence pessimism                                                                           0.0000     3.7700
  clock uncertainty                                                                                       0.1000     3.8700
  library hold time                                                                     1.0000            0.1500     4.0200
  data required time                                                                                                 4.0200
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0200
  data arrival time                                                                                                 -3.4000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6201

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1795 
  total derate : arrival time                                                                             0.0821 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2617 

  slack (with derating applied) (VIOLATED)                                                               -0.6201 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3584 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[26] (in)                                                           2.2392                     1.1827 &   3.1827 f
  wbs_dat_i[26] (net)                                    2   0.2191 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1827 f
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1468   2.2514   0.9500  -0.0810   0.0111 &   3.1938 f
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1175   0.9500            0.5841 &   3.7779 f
  mprj/buf_i[26] (net)                                   1   0.0048 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1175   0.9500   0.0000   0.0001 &   3.7779 f
  data arrival time                                                                                                  3.7779

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7813   1.0500   0.0000   0.6129 &   4.0746 r
  clock reconvergence pessimism                                                                           0.0000     4.0746
  clock uncertainty                                                                                       0.1000     4.1746
  library hold time                                                                     1.0000            0.2234     4.3980
  data required time                                                                                                 4.3980
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3980
  data arrival time                                                                                                 -3.7779
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6200

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1940 
  total derate : arrival time                                                                             0.0399 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2339 

  slack (with derating applied) (VIOLATED)                                                               -0.6200 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3862 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[29] (in)                                                               2.7854                     1.4577 &   3.4577 f
  io_in[29] (net)                                        2   0.2719 
  mprj/io_in[29] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.4577 f
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4334   2.8053   0.9500  -0.2918  -0.1739 &   3.2838 f
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1564   0.9500            0.6946 &   3.9784 f
  mprj/buf_i[221] (net)                                  2   0.0226 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1564   0.9500   0.0000   0.0004 &   3.9788 f
  data arrival time                                                                                                  3.9788

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.8172 &   4.2789 r
  clock reconvergence pessimism                                                                           0.0000     4.2789
  clock uncertainty                                                                                       0.1000     4.3789
  library hold time                                                                     1.0000            0.2155     4.5944
  data required time                                                                                                 4.5944
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5944
  data arrival time                                                                                                 -3.9788
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6156

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2038 
  total derate : arrival time                                                                             0.0581 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2619 

  slack (with derating applied) (VIOLATED)                                                               -0.6156 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3537 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[20] (in)                                                           4.8724                     2.4751 &   4.4751 r
  wbs_adr_i[20] (net)                                    2   0.2858 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4751 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9351   4.8852   0.9500  -1.1420  -1.0649 &   3.4102 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1376   0.9500            0.0608 &   3.4709 r
  mprj/buf_i[52] (net)                                   1   0.0036 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1376   0.9500   0.0000   0.0000 &   3.4710 r
  data arrival time                                                                                                  3.4710

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7309   1.0500   0.0000   0.3559 &   3.8176 r
  clock reconvergence pessimism                                                                           0.0000     3.8176
  clock uncertainty                                                                                       0.1000     3.9176
  library hold time                                                                     1.0000            0.1502     4.0677
  data required time                                                                                                 4.0677
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0677
  data arrival time                                                                                                 -3.4710
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5968

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1818 
  total derate : arrival time                                                                             0.0674 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2492 

  slack (with derating applied) (VIOLATED)                                                               -0.5968 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3476 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[12] (in)                                                           5.2650                     2.6680 &   4.6680 r
  wbs_adr_i[12] (net)                                    2   0.3088 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6680 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.3340   5.2806   0.9500  -1.3359  -1.2479 &   3.4201 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1424   0.9500            0.0424 &   3.4624 r
  mprj/buf_i[44] (net)                                   1   0.0033 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1424   0.9500   0.0000   0.0000 &   3.4625 r
  data arrival time                                                                                                  3.4625

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7281   1.0500   0.0000   0.3435 &   3.8051 r
  clock reconvergence pessimism                                                                           0.0000     3.8051
  clock uncertainty                                                                                       0.1000     3.9051
  library hold time                                                                     1.0000            0.1500     4.0552
  data required time                                                                                                 4.0552
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0552
  data arrival time                                                                                                 -3.4625
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5927

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1812 
  total derate : arrival time                                                                             0.0772 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2584 

  slack (with derating applied) (VIOLATED)                                                               -0.5927 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3343 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[17] (in)                                                           4.7377                     2.4043 &   4.4043 r
  wbs_dat_i[17] (net)                                    2   0.2778 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4043 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7930   4.7506   0.9500  -1.0709  -0.9921 &   3.4122 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1362   0.9500            0.0672 &   3.4794 r
  mprj/buf_i[17] (net)                                   1   0.0038 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1362   0.9500   0.0000   0.0000 &   3.4794 r
  data arrival time                                                                                                  3.4794

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7309   1.0500   0.0000   0.3555 &   3.8171 r
  clock reconvergence pessimism                                                                           0.0000     3.8171
  clock uncertainty                                                                                       0.1000     3.9171
  library hold time                                                                     1.0000            0.1502     4.0674
  data required time                                                                                                 4.0674
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0674
  data arrival time                                                                                                 -3.4794
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5880

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1818 
  total derate : arrival time                                                                             0.0641 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2458 

  slack (with derating applied) (VIOLATED)                                                               -0.5880 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3422 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[30] (in)                                                           2.9157                     1.5351 &   3.5351 f
  wbs_dat_i[30] (net)                                    2   0.2855 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5351 f
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8702   2.9334   0.9500  -0.5158  -0.4114 &   3.1238 f
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1313   0.9500            0.6865 &   3.8103 f
  mprj/buf_i[30] (net)                                   1   0.0049 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1313   0.9500   0.0000   0.0000 &   3.8103 f
  data arrival time                                                                                                  3.8103

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7813   1.0500   0.0000   0.6129 &   4.0746 r
  clock reconvergence pessimism                                                                           0.0000     4.0746
  clock uncertainty                                                                                       0.1000     4.1746
  library hold time                                                                     1.0000            0.2210     4.3956
  data required time                                                                                                 4.3956
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.3956
  data arrival time                                                                                                 -3.8103
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5853

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1940 
  total derate : arrival time                                                                             0.0688 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2628 

  slack (with derating applied) (VIOLATED)                                                               -0.5853 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3225 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[63] (in)                                                          2.3656                     1.2460 &   3.2460 f
  la_data_in[63] (net)                                   2   0.2312 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2460 f
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1394   2.3805   0.9500  -0.0114   0.0984 &   3.3444 f
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1913   0.9500            0.6723 &   4.0166 f
  mprj/buf_i[191] (net)                                  2   0.0573 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0225   0.1917   0.9500  -0.0021   0.0024 &   4.0190 f
  data arrival time                                                                                                  4.0190

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8247   1.0500   0.0000   0.8187 &   4.2803 r
  clock reconvergence pessimism                                                                           0.0000     4.2803
  clock uncertainty                                                                                       0.1000     4.3803
  library hold time                                                                     1.0000            0.2063     4.5866
  data required time                                                                                                 4.5866
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5866
  data arrival time                                                                                                 -4.0190
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5676

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2038 
  total derate : arrival time                                                                             0.0421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2459 

  slack (with derating applied) (VIOLATED)                                                               -0.5676 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3217 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[21] (in)                                                           2.5417                     1.3394 &   3.3394 f
  wbs_adr_i[21] (net)                                    2   0.2486 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3394 f
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6212   2.5573   0.9500  -0.3627  -0.2680 &   3.0714 f
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1214   0.9500            0.6278 &   3.6992 f
  mprj/buf_i[53] (net)                                   1   0.0036 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1214   0.9500   0.0000   0.0000 &   3.6992 f
  data arrival time                                                                                                  3.6992

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7620   1.0500   0.0000   0.4541 &   3.9158 r
  clock reconvergence pessimism                                                                           0.0000     3.9158
  clock uncertainty                                                                                       0.1000     4.0158
  library hold time                                                                     1.0000            0.2229     4.2386
  data required time                                                                                                 4.2386
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2386
  data arrival time                                                                                                 -3.6992
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5394

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1865 
  total derate : arrival time                                                                             0.0571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2436 

  slack (with derating applied) (VIOLATED)                                                               -0.5394 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2958 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[62] (in)                                                             2.7234                     1.4269 &   3.4269 f
  la_oenb[62] (net)                                      2   0.2660 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.4269 f
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4018   2.7432   0.9500  -0.2376  -0.1170 &   3.3099 f
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2167   0.9500            0.7431 &   4.0530 f
  mprj/buf_i[126] (net)                                  2   0.0720 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0748   0.2170   0.9500  -0.0078  -0.0029 &   4.0501 f
  data arrival time                                                                                                  4.0501

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8261   1.0500   0.0000   0.8280 &   4.2897 r
  clock reconvergence pessimism                                                                           0.0000     4.2897
  clock uncertainty                                                                                       0.1000     4.3897
  library hold time                                                                     1.0000            0.1998     4.5895
  data required time                                                                                                 4.5895
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5895
  data arrival time                                                                                                 -4.0501
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5394

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2043 
  total derate : arrival time                                                                             0.0586 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2629 

  slack (with derating applied) (VIOLATED)                                                               -0.5394 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2765 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[14] (in)                                                           5.1608                     2.6170 &   4.6170 r
  wbs_adr_i[14] (net)                                    2   0.3027 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6170 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.2825   5.1760   0.9500  -1.2698  -1.1831 &   3.4339 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1419   0.9500            0.0480 &   3.4819 r
  mprj/buf_i[46] (net)                                   1   0.0038 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0061   0.1419   0.9500  -0.0005  -0.0005 &   3.4814 r
  data arrival time                                                                                                  3.4814

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7152   1.0500   0.0000   0.3080 &   3.7696 r
  clock reconvergence pessimism                                                                           0.0000     3.7696
  clock uncertainty                                                                                       0.1000     3.8696
  library hold time                                                                     1.0000            0.1501     4.0197
  data required time                                                                                                 4.0197
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0197
  data arrival time                                                                                                 -3.4814
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5383

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1795 
  total derate : arrival time                                                                             0.0739 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2535 

  slack (with derating applied) (VIOLATED)                                                               -0.5383 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2849 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[16] (in)                                                           4.6615                     2.3709 &   4.3709 r
  wbs_dat_i[16] (net)                                    2   0.2735 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3709 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6700   4.6728   0.9500  -0.9659  -0.8886 &   3.4823 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1444   0.9500            0.0798 &   3.5621 r
  mprj/buf_i[16] (net)                                   1   0.0084 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0435   0.1444   0.9500  -0.0199  -0.0208 &   3.5414 r
  data arrival time                                                                                                  3.5414

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7309   1.0500   0.0000   0.3543 &   3.8160 r
  clock reconvergence pessimism                                                                           0.0000     3.8160
  clock uncertainty                                                                                       0.1000     3.9160
  library hold time                                                                     1.0000            0.1499     4.0659
  data required time                                                                                                 4.0659
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0659
  data arrival time                                                                                                 -3.5414
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5245

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1817 
  total derate : arrival time                                                                             0.0601 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2418 

  slack (with derating applied) (VIOLATED)                                                               -0.5245 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2827 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[24] (in)                                                           2.5593                     1.3523 &   3.3523 f
  wbs_dat_i[24] (net)                                    2   0.2507 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3523 f
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5211   2.5732   0.9500  -0.3078  -0.2131 &   3.1392 f
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1255   0.9500            0.6338 &   3.7730 f
  mprj/buf_i[24] (net)                                   1   0.0056 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1255   0.9500   0.0000   0.0000 &   3.7730 f
  data arrival time                                                                                                  3.7730

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7486   1.0500   0.0000   0.5018 &   3.9635 r
  clock reconvergence pessimism                                                                           0.0000     3.9635
  clock uncertainty                                                                                       0.1000     4.0635
  library hold time                                                                     1.0000            0.2222     4.2857
  data required time                                                                                                 4.2857
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2857
  data arrival time                                                                                                 -3.7730
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5127

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1887 
  total derate : arrival time                                                                             0.0545 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2433 

  slack (with derating applied) (VIOLATED)                                                               -0.5127 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2694 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[22] (in)                                                           2.5679                     1.3519 &   3.3519 f
  wbs_adr_i[22] (net)                                    2   0.2511 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3519 f
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5729   2.5839   0.9500  -0.3372  -0.2399 &   3.1120 f
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1246   0.9500            0.6344 &   3.7463 f
  mprj/buf_i[54] (net)                                   1   0.0050 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1246   0.9500   0.0000   0.0000 &   3.7464 f
  data arrival time                                                                                                  3.7464

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7672   1.0500   0.0000   0.4733 &   3.9350 r
  clock reconvergence pessimism                                                                           0.0000     3.9350
  clock uncertainty                                                                                       0.1000     4.0350
  library hold time                                                                     1.0000            0.2223     4.2573
  data required time                                                                                                 4.2573
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2573
  data arrival time                                                                                                 -3.7464
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5109

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1874 
  total derate : arrival time                                                                             0.0563 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2436 

  slack (with derating applied) (VIOLATED)                                                               -0.5109 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2673 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[17] (in)                                                           4.8767                     2.4754 &   4.4754 r
  wbs_adr_i[17] (net)                                    2   0.2860 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4754 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7889   4.8900   0.9500  -1.0789  -0.9962 &   3.4793 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1370   0.9500            0.0598 &   3.5391 r
  mprj/buf_i[49] (net)                                   1   0.0032 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1370   0.9500   0.0000   0.0000 &   3.5391 r
  data arrival time                                                                                                  3.5391

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7152   1.0500   0.0000   0.3075 &   3.7692 r
  clock reconvergence pessimism                                                                           0.0000     3.7692
  clock uncertainty                                                                                       0.1000     3.8692
  library hold time                                                                     1.0000            0.1503     4.0195
  data required time                                                                                                 4.0195
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0195
  data arrival time                                                                                                 -3.5391
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4804

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1795 
  total derate : arrival time                                                                             0.0643 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2438 

  slack (with derating applied) (VIOLATED)                                                               -0.4804 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2366 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[13] (in)                                                           5.0914                     2.5842 &   4.5842 r
  wbs_dat_i[13] (net)                                    2   0.2987 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5842 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9734   5.1053   0.9500  -1.1245  -1.0347 &   3.5495 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1438   0.9500            0.0541 &   3.6036 r
  mprj/buf_i[13] (net)                                   1   0.0052 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1438   0.9500   0.0000   0.0000 &   3.6036 r
  data arrival time                                                                                                  3.6036

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7310   1.0500   0.0000   0.3537 &   3.8153 r
  clock reconvergence pessimism                                                                           0.0000     3.8153
  clock uncertainty                                                                                       0.1000     3.9153
  library hold time                                                                     1.0000            0.1499     4.0653
  data required time                                                                                                 4.0653
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0653
  data arrival time                                                                                                 -3.6036
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4617

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1817 
  total derate : arrival time                                                                             0.0668 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2484 

  slack (with derating applied) (VIOLATED)                                                               -0.4617 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2132 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[21] (in)                                                           2.2622                     1.1917 &   3.1917 f
  wbs_dat_i[21] (net)                                    2   0.2210 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1917 f
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1394   2.2761   0.9500  -0.0626   0.0359 &   3.2275 f
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1156   0.9500            0.5853 &   3.8129 f
  mprj/buf_i[21] (net)                                   1   0.0034 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1156   0.9500   0.0000   0.0000 &   3.8129 f
  data arrival time                                                                                                  3.8129

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7680   1.0500   0.0000   0.4761 &   3.9378 r
  clock reconvergence pessimism                                                                           0.0000     3.9378
  clock uncertainty                                                                                       0.1000     4.0378
  library hold time                                                                     1.0000            0.2238     4.2617
  data required time                                                                                                 4.2617
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2617
  data arrival time                                                                                                 -3.8129
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4488

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1875 
  total derate : arrival time                                                                             0.0393 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2268 

  slack (with derating applied) (VIOLATED)                                                               -0.4488 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2220 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[23] (in)                                                           2.5171                     1.3246 &   3.3246 f
  wbs_adr_i[23] (net)                                    2   0.2462 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3246 f
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6052   2.5323   0.9500  -0.3538  -0.2583 &   3.0662 f
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1226   0.9500            0.6256 &   3.6918 f
  mprj/buf_i[55] (net)                                   1   0.0045 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1226   0.9500   0.0000   0.0000 &   3.6919 f
  data arrival time                                                                                                  3.6919

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7309   1.0500   0.0000   0.3553 &   3.8169 r
  clock reconvergence pessimism                                                                           0.0000     3.8169
  clock uncertainty                                                                                       0.1000     3.9169
  library hold time                                                                     1.0000            0.2228     4.1398
  data required time                                                                                                 4.1398
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1398
  data arrival time                                                                                                 -3.6919
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4479

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1818 
  total derate : arrival time                                                                             0.0566 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2383 

  slack (with derating applied) (VIOLATED)                                                               -0.4479 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2096 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[23] (in)                                                           2.5079                     1.3198 &   3.3198 f
  wbs_dat_i[23] (net)                                    2   0.2453 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3198 f
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5360   2.5230   0.9500  -0.3270  -0.2303 &   3.0895 f
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1213   0.9500            0.6232 &   3.7127 f
  mprj/buf_i[23] (net)                                   1   0.0039 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1213   0.9500   0.0000   0.0000 &   3.7127 f
  data arrival time                                                                                                  3.7127

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7309   1.0500   0.0000   0.3551 &   3.8168 r
  clock reconvergence pessimism                                                                           0.0000     3.8168
  clock uncertainty                                                                                       0.1000     3.9168
  library hold time                                                                     1.0000            0.2231     4.1399
  data required time                                                                                                 4.1399
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1399
  data arrival time                                                                                                 -3.7127
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4272

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1818 
  total derate : arrival time                                                                             0.0551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2369 

  slack (with derating applied) (VIOLATED)                                                               -0.4272 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1903 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[24] (in)                                                           2.4217                     1.2808 &   3.2808 f
  wbs_adr_i[24] (net)                                    2   0.2372 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2808 f
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4109   2.4344   0.9500  -0.2454  -0.1548 &   3.1261 f
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1197   0.9500            0.6100 &   3.7361 f
  mprj/buf_i[56] (net)                                   1   0.0040 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1197   0.9500   0.0000   0.0000 &   3.7361 f
  data arrival time                                                                                                  3.7361

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7309   1.0500   0.0000   0.3559 &   3.8176 r
  clock reconvergence pessimism                                                                           0.0000     3.8176
  clock uncertainty                                                                                       0.1000     3.9176
  library hold time                                                                     1.0000            0.2233     4.1409
  data required time                                                                                                 4.1409
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1409
  data arrival time                                                                                                 -3.7361
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4048

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1818 
  total derate : arrival time                                                                             0.0498 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2316 

  slack (with derating applied) (VIOLATED)                                                               -0.4048 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1732 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[22] (in)                                                           2.2065                     1.1637 &   3.1637 f
  wbs_dat_i[22] (net)                                    2   0.2157 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1637 f
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1488   2.2189   0.9500  -0.0783   0.0150 &   3.1786 f
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1186   0.9500            0.5808 &   3.7595 f
  mprj/buf_i[22] (net)                                   1   0.0058 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1186   0.9500   0.0000   0.0000 &   3.7595 f
  data arrival time                                                                                                  3.7595

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7309   1.0500   0.0000   0.3558 &   3.8175 r
  clock reconvergence pessimism                                                                           0.0000     3.8175
  clock uncertainty                                                                                       0.1000     3.9175
  library hold time                                                                     1.0000            0.2235     4.1411
  data required time                                                                                                 4.1411
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1411
  data arrival time                                                                                                 -3.7595
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3815

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1818 
  total derate : arrival time                                                                             0.0396 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2214 

  slack (with derating applied) (VIOLATED)                                                               -0.3815 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1602 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[31] (in)                                                               2.7115                     1.4148 &   3.4148 f
  io_in[31] (net)                                        2   0.2646 
  mprj/io_in[31] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.4148 f
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.7332   0.9500   0.0000   0.1409 &   3.5558 f
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1546   0.9500            0.6834 &   4.2392 f
  mprj/buf_i[223] (net)                                  2   0.0225 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0376   0.1546   0.9500  -0.0037  -0.0035 &   4.2358 f
  data arrival time                                                                                                  4.2358

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8050   1.0500   0.0000   0.8251 &   4.2868 r
  clock reconvergence pessimism                                                                           0.0000     4.2868
  clock uncertainty                                                                                       0.1000     4.3868
  library hold time                                                                     1.0000            0.2159     4.6027
  data required time                                                                                                 4.6027
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6027
  data arrival time                                                                                                 -4.2358
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3669

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2041 
  total derate : arrival time                                                                             0.0436 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2477 

  slack (with derating applied) (VIOLATED)                                                               -0.3669 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1192 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[14] (in)                                                           2.7188                     1.4261 &   3.4261 f
  wbs_dat_i[14] (net)                                    2   0.2656 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.4261 f
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7922   2.7380   0.9500  -0.4516  -0.3447 &   3.0814 f
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1266   0.9500            0.6564 &   3.7378 f
  mprj/buf_i[14] (net)                                   1   0.0044 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0241   0.1266   0.9500  -0.0021  -0.0022 &   3.7356 f
  data arrival time                                                                                                  3.7356

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7152   1.0500   0.0000   0.3079 &   3.7696 r
  clock reconvergence pessimism                                                                           0.0000     3.7696
  clock uncertainty                                                                                       0.1000     3.8696
  library hold time                                                                     1.0000            0.2222     4.0918
  data required time                                                                                                 4.0918
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0918
  data arrival time                                                                                                 -3.7356
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3562

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1795 
  total derate : arrival time                                                                             0.0641 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2436 

  slack (with derating applied) (VIOLATED)                                                               -0.3562 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1127 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[8] (in)                                                                2.5507                     1.3429 &   3.3429 f
  io_in[8] (net)                                         2   0.2496 
  mprj/io_in[8] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.3429 f
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0703   2.5660   0.9500  -0.0058   0.1098 &   3.4527 f
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1574   0.9500            0.6651 &   4.1178 f
  mprj/buf_i[200] (net)                                  2   0.0282 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1574   0.9500   0.0000   0.0007 &   4.1185 f
  data arrival time                                                                                                  4.1185

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7769   1.0500   0.0000   0.6772 &   4.1389 r
  clock reconvergence pessimism                                                                           0.0000     4.1389
  clock uncertainty                                                                                       0.1000     4.2389
  library hold time                                                                     1.0000            0.2154     4.4543
  data required time                                                                                                 4.4543
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4543
  data arrival time                                                                                                 -4.1185
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3358

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1971 
  total derate : arrival time                                                                             0.0414 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2385 

  slack (with derating applied) (VIOLATED)                                                               -0.3358 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0973 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[10] (in)                                                           2.6654                     1.3957 &   3.3957 f
  wbs_dat_i[10] (net)                                    2   0.2603 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3957 f
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5142   2.6853   0.9500  -0.3115  -0.1955 &   3.2002 f
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1226   0.9500            0.6457 &   3.8459 f
  mprj/buf_i[10] (net)                                   1   0.0028 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1226   0.9500   0.0000   0.0000 &   3.8459 f
  data arrival time                                                                                                  3.8459

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7396   1.0500   0.0000   0.3852 &   3.8469 r
  clock reconvergence pessimism                                                                           0.0000     3.8469
  clock uncertainty                                                                                       0.1000     3.9469
  library hold time                                                                     1.0000            0.2228     4.1697
  data required time                                                                                                 4.1697
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1697
  data arrival time                                                                                                 -3.8459
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3238

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1832 
  total derate : arrival time                                                                             0.0565 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2397 

  slack (with derating applied) (VIOLATED)                                                               -0.3238 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0841 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[7] (in)                                                                2.5727                     1.3489 &   3.3489 f
  io_in[7] (net)                                         2   0.2513 
  mprj/io_in[7] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.3489 f
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.5905   0.9500   0.0000   0.1246 &   3.4735 f
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1539   0.9500            0.6645 &   4.1380 f
  mprj/buf_i[199] (net)                                  2   0.0247 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1539   0.9500   0.0000   0.0005 &   4.1385 f
  data arrival time                                                                                                  4.1385

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   1.0500   0.0000   0.6837 &   4.1454 r
  clock reconvergence pessimism                                                                           0.0000     4.1454
  clock uncertainty                                                                                       0.1000     4.2454
  library hold time                                                                     1.0000            0.2161     4.4615
  data required time                                                                                                 4.4615
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4615
  data arrival time                                                                                                 -4.1385
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3231

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1974 
  total derate : arrival time                                                                             0.0416 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2390 

  slack (with derating applied) (VIOLATED)                                                               -0.3231 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0841 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[18] (in)                                                           2.2813                     1.2009 &   3.2009 f
  wbs_dat_i[18] (net)                                    2   0.2228 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2009 f
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1294   2.2955   0.9500  -0.0402   0.0616 &   3.2624 f
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1193   0.9500            0.5915 &   3.8539 f
  mprj/buf_i[18] (net)                                   1   0.0053 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1193   0.9500   0.0000   0.0000 &   3.8540 f
  data arrival time                                                                                                  3.8540

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7430   1.0500   0.0000   0.3901 &   3.8518 r
  clock reconvergence pessimism                                                                           0.0000     3.8518
  clock uncertainty                                                                                       0.1000     3.9518
  library hold time                                                                     1.0000            0.2233     4.1752
  data required time                                                                                                 4.1752
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1752
  data arrival time                                                                                                 -3.8540
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3212

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1834 
  total derate : arrival time                                                                             0.0386 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2220 

  slack (with derating applied) (VIOLATED)                                                               -0.3212 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0992 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[1] (in)                                                            5.9286                     2.9914 &   4.9914 r
  wbs_adr_i[1] (net)                                     2   0.3475 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.9914 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.9997   5.9507   0.9500  -1.5805  -1.4639 &   3.5275 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1600   0.9500            0.0214 &   3.5489 r
  mprj/buf_i[33] (net)                                   1   0.0077 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0433   0.1600   0.9500  -0.0191  -0.0200 &   3.5289 r
  data arrival time                                                                                                  3.5289

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6434   1.0500   0.0000   0.1316 &   3.5933 r
  clock reconvergence pessimism                                                                           0.0000     3.5933
  clock uncertainty                                                                                       0.1000     3.6933
  library hold time                                                                     1.0000            0.1497     3.8429
  data required time                                                                                                 3.8429
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8429
  data arrival time                                                                                                 -3.5289
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3141

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1711 
  total derate : arrival time                                                                             0.0914 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2625 

  slack (with derating applied) (VIOLATED)                                                               -0.3141 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0516 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[12] (in)                                                           2.9002                     1.5136 &   3.5136 f
  wbs_dat_i[12] (net)                                    2   0.2832 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5136 f
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8116   2.9233   0.9500  -0.4595  -0.3370 &   3.1767 f
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1344   0.9500            0.6881 &   3.8648 f
  mprj/buf_i[12] (net)                                   1   0.0066 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0302   0.1344   0.9500  -0.0027  -0.0028 &   3.8619 f
  data arrival time                                                                                                  3.8619

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7396   1.0500   0.0000   0.3851 &   3.8468 r
  clock reconvergence pessimism                                                                           0.0000     3.8468
  clock uncertainty                                                                                       0.1000     3.9468
  library hold time                                                                     1.0000            0.2207     4.1675
  data required time                                                                                                 4.1675
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1675
  data arrival time                                                                                                 -3.8619
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3055

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1832 
  total derate : arrival time                                                                             0.0670 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2502 

  slack (with derating applied) (VIOLATED)                                                               -0.3055 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0554 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[15] (in)                                                           4.7639                     2.4215 &   4.4215 r
  wbs_dat_i[15] (net)                                    2   0.2795 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4215 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4441   4.7758   0.9500  -0.8522  -0.7638 &   3.6577 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1389   0.9500            0.0684 &   3.7261 r
  mprj/buf_i[15] (net)                                   1   0.0050 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0247   0.1389   0.9500  -0.0109  -0.0114 &   3.7147 r
  data arrival time                                                                                                  3.7147

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7152   1.0500   0.0000   0.3082 &   3.7699 r
  clock reconvergence pessimism                                                                           0.0000     3.7699
  clock uncertainty                                                                                       0.1000     3.8699
  library hold time                                                                     1.0000            0.1502     4.0201
  data required time                                                                                                 4.0201
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0201
  data arrival time                                                                                                 -3.7147
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3055

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1795 
  total derate : arrival time                                                                             0.0536 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2332 

  slack (with derating applied) (VIOLATED)                                                               -0.3055 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0723 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[19] (in)                                                           2.3324                     1.2282 &   3.2282 f
  wbs_dat_i[19] (net)                                    2   0.2279 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2282 f
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1299   2.3469   0.9500  -0.0535   0.0502 &   3.2783 f
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1198   0.9500            0.5987 &   3.8770 f
  mprj/buf_i[19] (net)                                   1   0.0050 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1198   0.9500   0.0000   0.0000 &   3.8771 f
  data arrival time                                                                                                  3.8771

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7440   1.0500   0.0000   0.3931 &   3.8548 r
  clock reconvergence pessimism                                                                           0.0000     3.8548
  clock uncertainty                                                                                       0.1000     3.9548
  library hold time                                                                     1.0000            0.2232     4.1780
  data required time                                                                                                 4.1780
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1780
  data arrival time                                                                                                 -3.8771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3010

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1836 
  total derate : arrival time                                                                             0.0398 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2233 

  slack (with derating applied) (VIOLATED)                                                               -0.3010 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0776 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[32] (in)                                                               3.4833                     1.7859 &   3.7859 f
  io_in[32] (net)                                        2   0.3376 
  mprj/io_in[32] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.7859 f
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8121   3.5077   0.9500  -0.4596  -0.2751 &   3.5107 f
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1702   0.9500            0.7957 &   4.3064 f
  mprj/buf_i[224] (net)                                  2   0.0217 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0497   0.1702   0.9500  -0.0046  -0.0045 &   4.3020 f
  data arrival time                                                                                                  4.3020

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8050   1.0500   0.0000   0.8269 &   4.2886 r
  clock reconvergence pessimism                                                                           0.0000     4.2886
  clock uncertainty                                                                                       0.1000     4.3886
  library hold time                                                                     1.0000            0.2119     4.6005
  data required time                                                                                                 4.6005
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6005
  data arrival time                                                                                                 -4.3020
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2986

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2042 
  total derate : arrival time                                                                             0.0760 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2802 

  slack (with derating applied) (VIOLATED)                                                               -0.2986 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0183 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[33] (in)                                                               3.6768                     1.9023 &   3.9023 f
  io_in[33] (net)                                        2   0.3581 
  mprj/io_in[33] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.9023 f
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0669   3.7123   0.9500  -0.6044  -0.4186 &   3.4837 f
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1712   0.9500            0.8215 &   4.3052 f
  mprj/buf_i[225] (net)                                  2   0.0192 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1712   0.9500   0.0000   0.0003 &   4.3056 f
  data arrival time                                                                                                  4.3056

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8050   1.0500   0.0000   0.8263 &   4.2880 r
  clock reconvergence pessimism                                                                           0.0000     4.2880
  clock uncertainty                                                                                       0.1000     4.3880
  library hold time                                                                     1.0000            0.2117     4.5996
  data required time                                                                                                 4.5996
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5996
  data arrival time                                                                                                 -4.3056
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2941

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2042 
  total derate : arrival time                                                                             0.0848 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2890 

  slack (with derating applied) (VIOLATED)                                                               -0.2941 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0050 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[19] (in)                                                           4.5368                     2.3074 &   4.3074 r
  wbs_adr_i[19] (net)                                    2   0.2661 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3074 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9996   4.5478   0.9500  -0.6484  -0.5587 &   3.7487 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1408   0.9500            0.0835 &   3.8322 r
  mprj/buf_i[51] (net)                                   1   0.0075 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0360   0.1408   0.9500  -0.0166  -0.0173 &   3.8149 r
  data arrival time                                                                                                  3.8149

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7426   1.0500   0.0000   0.3887 &   3.8504 r
  clock reconvergence pessimism                                                                           0.0000     3.8504
  clock uncertainty                                                                                       0.1000     3.9504
  library hold time                                                                     1.0000            0.1500     4.1004
  data required time                                                                                                 4.1004
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1004
  data arrival time                                                                                                 -3.8149
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2855

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1834 
  total derate : arrival time                                                                             0.0441 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2274 

  slack (with derating applied) (VIOLATED)                                                               -0.2855 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0581 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[11] (in)                                                           5.0879                     2.5780 &   4.5780 r
  wbs_dat_i[11] (net)                                    2   0.2983 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5780 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5565   5.1029   0.9500  -0.9015  -0.7967 &   3.7813 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1415   0.9500            0.0519 &   3.8332 r
  mprj/buf_i[11] (net)                                   1   0.0041 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1415   0.9500   0.0000   0.0000 &   3.8332 r
  data arrival time                                                                                                  3.8332

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7309   1.0500   0.0000   0.3546 &   3.8162 r
  clock reconvergence pessimism                                                                           0.0000     3.8162
  clock uncertainty                                                                                       0.1000     3.9162
  library hold time                                                                     1.0000            0.1500     4.0663
  data required time                                                                                                 4.0663
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0663
  data arrival time                                                                                                 -3.8332
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2331

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1817 
  total derate : arrival time                                                                             0.0557 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2374 

  slack (with derating applied) (VIOLATED)                                                               -0.2331 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0044 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[11] (in)                                                           2.4452                     1.2838 &   3.2838 f
  wbs_adr_i[11] (net)                                    2   0.2388 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2838 f
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2238   2.4621   0.9500  -0.1160  -0.0049 &   3.2789 f
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1186   0.9500            0.6126 &   3.8915 f
  mprj/buf_i[43] (net)                                   1   0.0030 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1186   0.9500   0.0000   0.0000 &   3.8915 f
  data arrival time                                                                                                  3.8915

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7152   1.0500   0.0000   0.3069 &   3.7686 r
  clock reconvergence pessimism                                                                           0.0000     3.7686
  clock uncertainty                                                                                       0.1000     3.8686
  library hold time                                                                     1.0000            0.2236     4.0923
  data required time                                                                                                 4.0923
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0923
  data arrival time                                                                                                 -3.8915
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2008

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1795 
  total derate : arrival time                                                                             0.0442 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2237 

  slack (with derating applied) (VIOLATED)                                                               -0.2008 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0229 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[7] (in)                                                            2.6610                     1.3919 &   3.3919 f
  wbs_adr_i[7] (net)                                     2   0.2597 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3919 f
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4697   2.6814   0.9500  -0.2757  -0.1559 &   3.2359 f
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1402   0.9500            0.6620 &   3.8979 f
  mprj/buf_i[39] (net)                                   2   0.0124 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0098   0.1402   0.9500  -0.0008  -0.0007 &   3.8972 f
  data arrival time                                                                                                  3.8972

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7152   1.0500   0.0000   0.3087 &   3.7704 r
  clock reconvergence pessimism                                                                           0.0000     3.7704
  clock uncertainty                                                                                       0.1000     3.8704
  library hold time                                                                     1.0000            0.2199     4.0902
  data required time                                                                                                 4.0902
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0902
  data arrival time                                                                                                 -3.8972
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1930

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1795 
  total derate : arrival time                                                                             0.0557 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2352 

  slack (with derating applied) (VIOLATED)                                                               -0.1930 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0423 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[5] (in)                                                                3.4345                     1.7896 &   3.7896 f
  io_in[5] (net)                                         2   0.3356 
  mprj/io_in[5] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.7896 f
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7990   3.4617   0.9500  -0.4713  -0.3118 &   3.4779 f
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1750   0.9500            0.7953 &   4.2732 f
  mprj/buf_i[197] (net)                                  2   0.0263 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0227   0.1750   0.9500  -0.0021  -0.0017 &   4.2715 f
  data arrival time                                                                                                  4.2715

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   1.0500   0.0000   0.6870 &   4.1487 r
  clock reconvergence pessimism                                                                           0.0000     4.1487
  clock uncertainty                                                                                       0.1000     4.2487
  library hold time                                                                     1.0000            0.2107     4.4594
  data required time                                                                                                 4.4594
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4594
  data arrival time                                                                                                 -4.2715
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1879

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1976 
  total derate : arrival time                                                                             0.0752 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2728 

  slack (with derating applied) (VIOLATED)                                                               -0.1879 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0848 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[6] (in)                                                                2.7926                     1.4651 &   3.4651 f
  io_in[6] (net)                                         2   0.2730 
  mprj/io_in[6] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.4651 f
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0637   2.8122   0.9500  -0.0052   0.1341 &   3.5991 f
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1589   0.9500            0.6981 &   4.2973 f
  mprj/buf_i[198] (net)                                  2   0.0246 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0058   0.1589   0.9500  -0.0005   0.0000 &   4.2973 f
  data arrival time                                                                                                  4.2973

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   1.0500   0.0000   0.6860 &   4.1477 r
  clock reconvergence pessimism                                                                           0.0000     4.1477
  clock uncertainty                                                                                       0.1000     4.2477
  library hold time                                                                     1.0000            0.2149     4.4625
  data required time                                                                                                 4.4625
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4625
  data arrival time                                                                                                 -4.2973
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1653

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1975 
  total derate : arrival time                                                                             0.0444 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2419 

  slack (with derating applied) (VIOLATED)                                                               -0.1653 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0766 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[5] (in)                                                            5.0418                     2.5542 &   4.5542 r
  wbs_adr_i[5] (net)                                     2   0.2956 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5542 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6136   5.0569   0.9500  -0.9423  -0.8370 &   3.7172 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1490   0.9500            0.0622 &   3.7795 r
  mprj/buf_i[37] (net)                                   1   0.0082 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0099   0.1490   0.9500  -0.0020  -0.0020 &   3.7774 r
  data arrival time                                                                                                  3.7774

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6844   1.0500   0.0000   0.2232 &   3.6849 r
  clock reconvergence pessimism                                                                           0.0000     3.6849
  clock uncertainty                                                                                       0.1000     3.7849
  library hold time                                                                     1.0000            0.1500     3.9349
  data required time                                                                                                 3.9349
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9349
  data arrival time                                                                                                 -3.7774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1574

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1755 
  total derate : arrival time                                                                             0.0585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2340 

  slack (with derating applied) (VIOLATED)                                                               -0.1574 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0765 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[4] (in)                                                            2.7592                     1.4389 &   3.4389 f
  wbs_dat_i[4] (net)                                     2   0.2693 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4389 f
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.6839   2.7817   0.9500  -0.3849  -0.2611 &   3.1778 f
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1307   0.9500            0.6660 &   3.8438 f
  mprj/buf_i[4] (net)                                    1   0.0062 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0102   0.1307   0.9500  -0.0009  -0.0009 &   3.8429 f
  data arrival time                                                                                                  3.8429

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.6816   1.0500   0.0000   0.2168 &   3.6785 r
  clock reconvergence pessimism                                                                           0.0000     3.6785
  clock uncertainty                                                                                       0.1000     3.7785
  library hold time                                                                     1.0000            0.2217     4.0002
  data required time                                                                                                 4.0002
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0002
  data arrival time                                                                                                 -3.8429
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1573

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1752 
  total derate : arrival time                                                                             0.0619 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2370 

  slack (with derating applied) (VIOLATED)                                                               -0.1573 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0798 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[6] (in)                                                            5.0774                     2.5759 &   4.5759 r
  wbs_dat_i[6] (net)                                     2   0.2978 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5759 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.9242   5.0916   0.9500  -1.1189  -1.0270 &   3.5488 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1544   0.9500            0.0657 &   3.6145 r
  mprj/buf_i[6] (net)                                    2   0.0106 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1544   0.9500   0.0000   0.0001 &   3.6146 r
  data arrival time                                                                                                  3.6146

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5863   1.0500   0.0000   0.0263 &   3.4880 r
  clock reconvergence pessimism                                                                           0.0000     3.4880
  clock uncertainty                                                                                       0.1000     3.5880
  library hold time                                                                     1.0000            0.1502     3.7382
  data required time                                                                                                 3.7382
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7382
  data arrival time                                                                                                 -3.6146
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1236

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1661 
  total derate : arrival time                                                                             0.0672 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2333 

  slack (with derating applied) (VIOLATED)                                                               -0.1236 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1097 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[9] (in)                                                            4.7456                     2.4100 &   4.4100 r
  wbs_dat_i[9] (net)                                     2   0.2783 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4100 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.5603   4.7579   0.9500  -0.9068  -0.8189 &   3.5911 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1581   0.9500            0.0883 &   3.6794 r
  mprj/buf_i[9] (net)                                    2   0.0148 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0646   0.1581   0.9500  -0.0301  -0.0314 &   3.6480 r
  data arrival time                                                                                                  3.6480

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5817   1.0500   0.0000   0.0205 &   3.4822 r
  clock reconvergence pessimism                                                                           0.0000     3.4822
  clock uncertainty                                                                                       0.1000     3.5822
  library hold time                                                                     1.0000            0.1501     3.7323
  data required time                                                                                                 3.7323
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7323
  data arrival time                                                                                                 -3.6480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1658 
  total derate : arrival time                                                                             0.0585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2243 

  slack (with derating applied) (VIOLATED)                                                               -0.0843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1401 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[5] (in)                                                            2.4636                     1.2915 &   3.2915 f
  wbs_dat_i[5] (net)                                     2   0.2405 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.2915 f
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.1115   2.4811   0.9500  -0.0199   0.1000 &   3.3915 f
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1246   0.9500            0.6209 &   4.0124 f
  mprj/buf_i[5] (net)                                    1   0.0062 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0148   0.1246   0.9500  -0.0013  -0.0013 &   4.0111 f
  data arrival time                                                                                                  4.0111

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.7152   1.0500   0.0000   0.3086 &   3.7703 r
  clock reconvergence pessimism                                                                           0.0000     3.7703
  clock uncertainty                                                                                       0.1000     3.8703
  library hold time                                                                     1.0000            0.2226     4.0929
  data required time                                                                                                 4.0929
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.0929
  data arrival time                                                                                                 -4.0111
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0817

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1795 
  total derate : arrival time                                                                             0.0401 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2196 

  slack (with derating applied) (VIOLATED)                                                               -0.0817 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1379 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[4] (in)                                                            5.0547                     2.5602 &   4.5602 r
  wbs_adr_i[4] (net)                                     2   0.2963 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5602 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4843   5.0701   0.9500  -0.9037  -0.7949 &   3.7653 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1466   0.9500            0.0590 &   3.8243 r
  mprj/buf_i[36] (net)                                   1   0.0069 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1466   0.9500   0.0000   0.0001 &   3.8243 r
  data arrival time                                                                                                  3.8243

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6718   1.0500   0.0000   0.1930 &   3.6547 r
  clock reconvergence pessimism                                                                           0.0000     3.6547
  clock uncertainty                                                                                       0.1000     3.7547
  library hold time                                                                     1.0000            0.1501     3.9048
  data required time                                                                                                 3.9048
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9048
  data arrival time                                                                                                 -3.8243
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0805

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1740 
  total derate : arrival time                                                                             0.0564 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2304 

  slack (with derating applied) (VIOLATED)                                                               -0.0805 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1499 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[9] (in)                                                            4.9308                     2.5021 &   4.5021 r
  wbs_adr_i[9] (net)                                     2   0.2892 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5021 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7127   4.9446   0.9500  -0.9939  -0.9007 &   3.6014 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1550   0.9500            0.0748 &   3.6762 r
  mprj/buf_i[41] (net)                                   2   0.0119 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0461   0.1550   0.9500  -0.0214  -0.0223 &   3.6539 r
  data arrival time                                                                                                  3.6539

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5817   1.0500   0.0000   0.0205 &   3.4822 r
  clock reconvergence pessimism                                                                           0.0000     3.4822
  clock uncertainty                                                                                       0.1000     3.5822
  library hold time                                                                     1.0000            0.1502     3.7324
  data required time                                                                                                 3.7324
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7324
  data arrival time                                                                                                 -3.6539
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0785

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1658 
  total derate : arrival time                                                                             0.0622 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2280 

  slack (with derating applied) (VIOLATED)                                                               -0.0785 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1495 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[2] (in)                                                            5.3314                     2.6954 &   4.6954 r
  wbs_adr_i[2] (net)                                     2   0.3125 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6954 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8715   5.3491   0.9500  -1.0748  -0.9591 &   3.7363 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1720   0.9500            0.0679 &   3.8042 r
  mprj/buf_i[34] (net)                                   2   0.0185 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0618   0.1720   0.9500  -0.0288  -0.0300 &   3.7742 r
  data arrival time                                                                                                  3.7742

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6448   1.0500   0.0000   0.1324 &   3.5941 r
  clock reconvergence pessimism                                                                           0.0000     3.5941
  clock uncertainty                                                                                       0.1000     3.6941
  library hold time                                                                     1.0000            0.1492     3.8432
  data required time                                                                                                 3.8432
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8432
  data arrival time                                                                                                 -3.7742
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0690

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1711 
  total derate : arrival time                                                                             0.0677 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2388 

  slack (with derating applied) (VIOLATED)                                                               -0.0690 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1698 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[6] (in)                                                            5.1059                     2.5883 &   4.5883 r
  wbs_adr_i[6] (net)                                     2   0.2994 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5883 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7124   5.1209   0.9500  -1.0368  -0.9371 &   3.6511 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1579   0.9500            0.0676 &   3.7187 r
  mprj/buf_i[38] (net)                                   2   0.0122 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0496   0.1579   0.9500  -0.0228  -0.0238 &   3.6949 r
  data arrival time                                                                                                  3.6949

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5840   1.0500   0.0000   0.0228 &   3.4845 r
  clock reconvergence pessimism                                                                           0.0000     3.4845
  clock uncertainty                                                                                       0.1000     3.5845
  library hold time                                                                     1.0000            0.1501     3.7345
  data required time                                                                                                 3.7345
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7345
  data arrival time                                                                                                 -3.6949
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0396

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1659 
  total derate : arrival time                                                                             0.0645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2305 

  slack (with derating applied) (VIOLATED)                                                               -0.0396 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1908 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[8] (in)                                                            2.7172                     1.4184 &   3.4184 f
  wbs_adr_i[8] (net)                                     2   0.2652 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4184 f
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7351   2.7385   0.9500  -0.4291  -0.3135 &   3.1049 f
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1427   0.9500            0.6717 &   3.7766 f
  mprj/buf_i[40] (net)                                   2   0.0131 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1427   0.9500   0.0000   0.0001 &   3.7767 f
  data arrival time                                                                                                  3.7767

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.5817   1.0500   0.0000   0.0204 &   3.4821 r
  clock reconvergence pessimism                                                                           0.0000     3.4821
  clock uncertainty                                                                                       0.1000     3.5821
  library hold time                                                                     1.0000            0.2203     3.8024
  data required time                                                                                                 3.8024
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8024
  data arrival time                                                                                                 -3.7767
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0256

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1658 
  total derate : arrival time                                                                             0.0640 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2298 

  slack (with derating applied) (VIOLATED)                                                               -0.0256 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2042 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[1] (in)                                                            2.8737                     1.4953 &   3.4953 f
  wbs_dat_i[1] (net)                                     2   0.2804 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4953 f
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.7389   2.8989   0.9500  -0.4124  -0.2788 &   3.2165 f
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1352   0.9500            0.6856 &   3.9021 f
  mprj/buf_i[1] (net)                                    1   0.0073 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1352   0.9500   0.0000   0.0001 &   3.9021 f
  data arrival time                                                                                                  3.9021

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.6435   1.0500   0.0000   0.1302 &   3.5919 r
  clock reconvergence pessimism                                                                           0.0000     3.5919
  clock uncertainty                                                                                       0.1000     3.6919
  library hold time                                                                     1.0000            0.2212     3.9131
  data required time                                                                                                 3.9131
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9131
  data arrival time                                                                                                 -3.9021
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0109

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1710 
  total derate : arrival time                                                                             0.0648 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2359 

  slack (with derating applied) (VIOLATED)                                                               -0.0109 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2249 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[4] (in)                                                                3.0692                     1.5864 &   3.5864 f
  io_in[4] (net)                                         2   0.2986 
  mprj/io_in[4] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.5864 f
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.1009   0.9500   0.0000   0.1832 &   3.7696 f
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1638   0.9500            0.7397 &   4.5093 f
  mprj/buf_i[196] (net)                                  2   0.0232 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1638   0.9500   0.0000   0.0004 &   4.5097 f
  data arrival time                                                                                                  4.5097

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   1.0500   0.0000   0.6875 &   4.1492 r
  clock reconvergence pessimism                                                                           0.0000     4.1492
  clock uncertainty                                                                                       0.1000     4.2492
  library hold time                                                                     1.0000            0.2136     4.4628
  data required time                                                                                                 4.4628
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4628
  data arrival time                                                                                                 -4.5097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0469

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1976 
  total derate : arrival time                                                                             0.0486 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2462 

  slack (with derating applied) (MET)                                                                     0.0469 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2930 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[0] (in)                                                            2.8065                     1.4624 &   3.4624 f
  wbs_dat_i[0] (net)                                     2   0.2739 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4624 f
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.5237   2.8304   0.9500  -0.3116  -0.1786 &   3.2839 f
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1445   0.9500            0.6854 &   3.9693 f
  mprj/buf_i[0] (net)                                    2   0.0130 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0394   0.1445   0.9500  -0.0036  -0.0037 &   3.9656 f
  data arrival time                                                                                                  3.9656

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.6434   1.0500   0.0000   0.1315 &   3.5932 r
  clock reconvergence pessimism                                                                           0.0000     3.5932
  clock uncertainty                                                                                       0.1000     3.6932
  library hold time                                                                     1.0000            0.2195     3.9127
  data required time                                                                                                 3.9127
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9127
  data arrival time                                                                                                 -3.9656
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0529

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1711 
  total derate : arrival time                                                                             0.0597 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2308 

  slack (with derating applied) (MET)                                                                     0.0529 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2836 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[3] (in)                                                            2.8968                     1.5086 &   3.5086 f
  wbs_sel_i[3] (net)                                     2   0.2827 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.5086 f
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8217   2.9209   0.9500  -0.4682  -0.3415 &   3.1671 f
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1398   0.9500            0.6928 &   3.8598 f
  mprj/buf_i[233] (net)                                  2   0.0094 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1398   0.9500   0.0000   0.0001 &   3.8600 f
  data arrival time                                                                                                  3.8600

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5817   1.0500   0.0000   0.0203 &   3.4819 r
  clock reconvergence pessimism                                                                           0.0000     3.4819
  clock uncertainty                                                                                       0.1000     3.5819
  library hold time                                                                     1.0000            0.2208     3.8027
  data required time                                                                                                 3.8027
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8027
  data arrival time                                                                                                 -3.8600
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0573

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1658 
  total derate : arrival time                                                                             0.0678 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2336 

  slack (with derating applied) (MET)                                                                     0.0573 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2909 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[3] (in)                                                            2.7595                     1.4403 &   3.4403 f
  wbs_adr_i[3] (net)                                     2   0.2694 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4403 f
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5501   2.7818   0.9500  -0.3214  -0.1949 &   3.2454 f
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1495   0.9500            0.6843 &   3.9297 f
  mprj/buf_i[35] (net)                                   2   0.0174 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0429   0.1496   0.9500  -0.0040  -0.0040 &   3.9257 f
  data arrival time                                                                                                  3.9257

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6144   1.0500   0.0000   0.0731 &   3.5347 r
  clock reconvergence pessimism                                                                           0.0000     3.5347
  clock uncertainty                                                                                       0.1000     3.6347
  library hold time                                                                     1.0000            0.2184     3.8531
  data required time                                                                                                 3.8531
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8531
  data arrival time                                                                                                 -3.9257
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0726

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1683 
  total derate : arrival time                                                                             0.0598 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2281 

  slack (with derating applied) (MET)                                                                     0.0726 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3007 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[34] (in)                                                               3.3172                     1.6941 &   3.6941 f
  io_in[34] (net)                                        2   0.3210 
  mprj/io_in[34] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.6941 f
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.3434   0.9500   0.0000   0.2154 &   3.9095 f
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1672   0.9500            0.7727 &   4.6822 f
  mprj/buf_i[226] (net)                                  2   0.0220 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1672   0.9500   0.0000   0.0004 &   4.6826 f
  data arrival time                                                                                                  4.6826

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8050   1.0500   0.0000   0.8258 &   4.2875 r
  clock reconvergence pessimism                                                                           0.0000     4.2875
  clock uncertainty                                                                                       0.1000     4.3875
  library hold time                                                                     1.0000            0.2127     4.6001
  data required time                                                                                                 4.6001
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.6001
  data arrival time                                                                                                 -4.6826
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0825

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2042 
  total derate : arrival time                                                                             0.0520 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2562 

  slack (with derating applied) (MET)                                                                     0.0825 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3387 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[2] (in)                                                            3.0416                     1.5773 &   3.5773 f
  wbs_dat_i[2] (net)                                     2   0.2964 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.5773 f
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.7626   3.0704   0.9500  -0.4574  -0.3127 &   3.2646 f
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1597   0.9500            0.7317 &   3.9963 f
  mprj/buf_i[2] (net)                                    2   0.0204 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0321   0.1597   0.9500  -0.0028  -0.0026 &   3.9937 f
  data arrival time                                                                                                  3.9937

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.6448   1.0500   0.0000   0.1324 &   3.5941 r
  clock reconvergence pessimism                                                                           0.0000     3.5941
  clock uncertainty                                                                                       0.1000     3.6941
  library hold time                                                                     1.0000            0.2156     3.9096
  data required time                                                                                                 3.9096
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9096
  data arrival time                                                                                                 -3.9937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0840

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1711 
  total derate : arrival time                                                                             0.0704 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2415 

  slack (with derating applied) (MET)                                                                     0.0840 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3256 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[3] (in)                                                                3.1307                     1.6068 &   3.6068 f
  io_in[3] (net)                                         2   0.3034 
  mprj/io_in[3] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.6068 f
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.1528   0.9500   0.0000   0.1941 &   3.8009 f
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1648   0.9500            0.7470 &   4.5480 f
  mprj/buf_i[195] (net)                                  2   0.0232 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1648   0.9500   0.0000   0.0004 &   4.5484 f
  data arrival time                                                                                                  4.5484

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   1.0500   0.0000   0.6890 &   4.1506 r
  clock reconvergence pessimism                                                                           0.0000     4.1506
  clock uncertainty                                                                                       0.1000     4.2506
  library hold time                                                                     1.0000            0.2133     4.4640
  data required time                                                                                                 4.4640
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4640
  data arrival time                                                                                                 -4.5484
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0844

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1976 
  total derate : arrival time                                                                             0.0496 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2472 

  slack (with derating applied) (MET)                                                                     0.0844 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3316 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[1] (in)                                                            2.4495                     1.2858 &   3.2858 f
  wbs_sel_i[1] (net)                                     2   0.2392 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.2858 f
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.4663   0.9500   0.0000   0.1209 &   3.4067 f
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1367   0.9500            0.6306 &   4.0373 f
  mprj/buf_i[231] (net)                                  2   0.0131 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0220   0.1367   0.9500  -0.0021  -0.0020 &   4.0353 f
  data arrival time                                                                                                  4.0353

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6435   1.0500   0.0000   0.1299 &   3.5916 r
  clock reconvergence pessimism                                                                           0.0000     3.5916
  clock uncertainty                                                                                       0.1000     3.6916
  library hold time                                                                     1.0000            0.2209     3.9125
  data required time                                                                                                 3.9125
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9125
  data arrival time                                                                                                 -4.0353
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1228

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1710 
  total derate : arrival time                                                                             0.0397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2107 

  slack (with derating applied) (MET)                                                                     0.1228 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3335 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[2] (in)                                                            2.8741                     1.4961 &   3.4961 f
  wbs_sel_i[2] (net)                                     2   0.2805 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4961 f
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5347   2.8988   0.9500  -0.3265  -0.1901 &   3.3059 f
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1526   0.9500            0.7025 &   4.0085 f
  mprj/buf_i[232] (net)                                  2   0.0177 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0152   0.1526   0.9500  -0.0014  -0.0012 &   4.0073 f
  data arrival time                                                                                                  4.0073

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6299   1.0500   0.0000   0.1033 &   3.5650 r
  clock reconvergence pessimism                                                                           0.0000     3.5650
  clock uncertainty                                                                                       0.1000     3.6650
  library hold time                                                                     1.0000            0.2175     3.8825
  data required time                                                                                                 3.8825
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8825
  data arrival time                                                                                                 -4.0073
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1248

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1698 
  total derate : arrival time                                                                             0.0614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2312 

  slack (with derating applied) (MET)                                                                     0.1248 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3560 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[3] (in)                                                            2.9919                     1.5581 &   3.5581 f
  wbs_dat_i[3] (net)                                     2   0.2921 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.5581 f
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.7785   3.0170   0.9500  -0.4584  -0.3248 &   3.2333 f
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1346   0.9500            0.7005 &   3.9338 f
  mprj/buf_i[3] (net)                                    1   0.0057 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1346   0.9500   0.0000   0.0000 &   3.9339 f
  data arrival time                                                                                                  3.9339

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5817   1.0500   0.0000   0.0202 &   3.4819 r
  clock reconvergence pessimism                                                                           0.0000     3.4819
  clock uncertainty                                                                                       0.1000     3.5819
  library hold time                                                                     1.0000            0.2216     3.8036
  data required time                                                                                                 3.8036
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8036
  data arrival time                                                                                                 -3.9339
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1303

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1658 
  total derate : arrival time                                                                             0.0680 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2338 

  slack (with derating applied) (MET)                                                                     0.1303 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3641 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[8] (in)                                                            2.7157                     1.4242 &   3.4242 f
  wbs_dat_i[8] (net)                                     2   0.2653 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4242 f
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.4156   2.7352   0.9500  -0.2459  -0.1247 &   3.2995 f
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1294   0.9500            0.6587 &   3.9582 f
  mprj/buf_i[8] (net)                                    1   0.0060 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0261   0.1294   0.9500  -0.0023  -0.0023 &   3.9558 f
  data arrival time                                                                                                  3.9558

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5817   1.0500   0.0000   0.0203 &   3.4820 r
  clock reconvergence pessimism                                                                           0.0000     3.4820
  clock uncertainty                                                                                       0.1000     3.5820
  library hold time                                                                     1.0000            0.2226     3.8045
  data required time                                                                                                 3.8045
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.8045
  data arrival time                                                                                                 -3.9558
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1513

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1658 
  total derate : arrival time                                                                             0.0541 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2199 

  slack (with derating applied) (MET)                                                                     0.1513 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3712 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_stb_i (in)                                                               3.0209                     1.5725 &   3.5725 f
  wbs_stb_i (net)                                        2   0.2949 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.5725 f
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5005   3.0471   0.9500  -0.2970  -0.1477 &   3.4247 f
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1382   0.9500            0.7077 &   4.1324 f
  mprj/buf_i[235] (net)                                  1   0.0073 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0175   0.1382   0.9500  -0.0016  -0.0016 &   4.1308 f
  data arrival time                                                                                                  4.1308

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6650   1.0500   0.0000   0.1772 &   3.6389 r
  clock reconvergence pessimism                                                                           0.0000     3.6389
  clock uncertainty                                                                                       0.1000     3.7389
  library hold time                                                                     1.0000            0.2205     3.9594
  data required time                                                                                                 3.9594
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9594
  data arrival time                                                                                                 -4.1308
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1714

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1733 
  total derate : arrival time                                                                             0.0608 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2341 

  slack (with derating applied) (MET)                                                                     0.1714 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4055 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[0] (in)                                                            3.1390                     1.6445 &   3.6445 f
  wbs_adr_i[0] (net)                                     2   0.3069 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.6445 f
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7014   3.1628   0.9500  -0.3958  -0.2542 &   3.3903 f
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1431   0.9500            0.7265 &   4.1169 f
  mprj/buf_i[32] (net)                                   1   0.0086 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0469   0.1431   0.9500  -0.0042  -0.0043 &   4.1125 f
  data arrival time                                                                                                  4.1125

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6495   1.0500   0.0000   0.1426 &   3.6043 r
  clock reconvergence pessimism                                                                           0.0000     3.6043
  clock uncertainty                                                                                       0.1000     3.7043
  library hold time                                                                     1.0000            0.2198     3.9241
  data required time                                                                                                 3.9241
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9241
  data arrival time                                                                                                 -4.1125
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1884

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1716 
  total derate : arrival time                                                                             0.0667 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2384 

  slack (with derating applied) (MET)                                                                     0.1884 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4268 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[35] (in)                                                               3.4632                     1.7604 &   3.7604 f
  io_in[35] (net)                                        2   0.3347 
  mprj/io_in[35] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.7604 f
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.4928   0.9500   0.0000   0.2367 &   3.9970 f
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1741   0.9500            0.7981 &   4.7951 f
  mprj/buf_i[227] (net)                                  2   0.0250 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0103   0.1741   0.9500  -0.0010  -0.0006 &   4.7945 f
  data arrival time                                                                                                  4.7945

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8051   1.0500   0.0000   0.8236 &   4.2853 r
  clock reconvergence pessimism                                                                           0.0000     4.2853
  clock uncertainty                                                                                       0.1000     4.3853
  library hold time                                                                     1.0000            0.2109     4.5962
  data required time                                                                                                 4.5962
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5962
  data arrival time                                                                                                 -4.7945
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1983

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2041 
  total derate : arrival time                                                                             0.0545 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2586 

  slack (with derating applied) (MET)                                                                     0.1983 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4569 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[2] (in)                                                                3.2893                     1.6796 &   3.6796 f
  io_in[2] (net)                                         2   0.3183 
  mprj/io_in[2] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.6796 f
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.3150   0.9500   0.0000   0.2157 &   3.8953 f
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1705   0.9500            0.7728 &   4.6681 f
  mprj/buf_i[194] (net)                                  2   0.0251 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0216   0.1705   0.9500  -0.0020  -0.0016 &   4.6665 f
  data arrival time                                                                                                  4.6665

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7992   1.0500   0.0000   0.6902 &   4.1519 r
  clock reconvergence pessimism                                                                           0.0000     4.1519
  clock uncertainty                                                                                       0.1000     4.2519
  library hold time                                                                     1.0000            0.2119     4.4637
  data required time                                                                                                 4.4637
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4637
  data arrival time                                                                                                 -4.6665
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2028

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1977 
  total derate : arrival time                                                                             0.0521 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2499 

  slack (with derating applied) (MET)                                                                     0.2028 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4526 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[0] (in)                                                            2.5886                     1.3520 &   3.3520 f
  wbs_sel_i[0] (net)                                     2   0.2527 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3520 f
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1391   2.6088   0.9500  -0.0114   0.1222 &   3.4743 f
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1390   0.9500            0.6514 &   4.1256 f
  mprj/buf_i[230] (net)                                  2   0.0126 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0295   0.1390   0.9500  -0.0027  -0.0027 &   4.1229 f
  data arrival time                                                                                                  4.1229

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6432   1.0500   0.0000   0.1331 &   3.5948 r
  clock reconvergence pessimism                                                                           0.0000     3.5948
  clock uncertainty                                                                                       0.1000     3.6948
  library hold time                                                                     1.0000            0.2205     3.9153
  data required time                                                                                                 3.9153
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9153
  data arrival time                                                                                                 -4.1229
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2076

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1712 
  total derate : arrival time                                                                             0.0421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2132 

  slack (with derating applied) (MET)                                                                     0.2076 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4208 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_cyc_i (in)                                                               2.6915                     1.3993 &   3.3993 f
  wbs_cyc_i (net)                                        2   0.2624 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.3993 f
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1848   2.7148   0.9500  -0.0217   0.1229 &   3.5222 f
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1340   0.9500            0.6604 &   4.1826 f
  mprj/buf_i[236] (net)                                  2   0.0087 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0089   0.1340   0.9500  -0.0007  -0.0007 &   4.1819 f
  data arrival time                                                                                                  4.1819

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6665   1.0500   0.0000   0.1807 &   3.6424 r
  clock reconvergence pessimism                                                                           0.0000     3.6424
  clock uncertainty                                                                                       0.1000     3.7424
  library hold time                                                                     1.0000            0.2212     3.9636
  data required time                                                                                                 3.9636
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9636
  data arrival time                                                                                                 -4.1819
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2183

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1734 
  total derate : arrival time                                                                             0.0435 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2170 

  slack (with derating applied) (MET)                                                                     0.2183 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4353 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[1] (in)                                                                3.5072                     1.7804 &   3.7804 f
  io_in[1] (net)                                         2   0.3389 
  mprj/io_in[1] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.7804 f
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2086   3.5381   0.9500  -0.0171   0.2258 &   4.0062 f
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1710   0.9500            0.8003 &   4.8065 f
  mprj/buf_i[193] (net)                                  2   0.0219 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1710   0.9500   0.0000   0.0004 &   4.8069 f
  data arrival time                                                                                                  4.8069

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7991   1.0500   0.0000   0.6921 &   4.1538 r
  clock reconvergence pessimism                                                                           0.0000     4.1538
  clock uncertainty                                                                                       0.1000     4.2538
  library hold time                                                                     1.0000            0.2117     4.4656
  data required time                                                                                                 4.4656
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4656
  data arrival time                                                                                                 -4.8069
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3413

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1978 
  total derate : arrival time                                                                             0.0558 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2536 

  slack (with derating applied) (MET)                                                                     0.3413 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5949 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_we_i (in)                                                                3.0196                     1.5910 &   3.5910 f
  wbs_we_i (net)                                         2   0.2957 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.5910 f
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3027   3.0385   0.9500  -0.1041   0.0375 &   3.6285 f
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1401   0.9500            0.7084 &   4.3369 f
  mprj/buf_i[234] (net)                                  1   0.0083 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0117   0.1401   0.9500  -0.0010  -0.0009 &   4.3360 f
  data arrival time                                                                                                  4.3360

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6593   1.0500   0.0000   0.1643 &   3.6260 r
  clock reconvergence pessimism                                                                           0.0000     3.6260
  clock uncertainty                                                                                       0.1000     3.7260
  library hold time                                                                     1.0000            0.2202     3.9462
  data required time                                                                                                 3.9462
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9462
  data arrival time                                                                                                 -4.3360
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3898

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1727 
  total derate : arrival time                                                                             0.0503 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2229 

  slack (with derating applied) (MET)                                                                     0.3898 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6127 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[0] (in)                                                                4.3506                     2.2217 &   4.2217 f
  io_in[0] (net)                                         2   0.4215 
  mprj/io_in[0] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.2217 f
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8761   4.3818   0.9500  -0.5345  -0.2631 &   3.9586 f
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1793   0.9500            0.9111 &   4.8697 f
  mprj/buf_i[192] (net)                                  2   0.0152 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1793   0.9500   0.0000   0.0002 &   4.8699 f
  data arrival time                                                                                                  4.8699

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7991   1.0500   0.0000   0.6921 &   4.1538 r
  clock reconvergence pessimism                                                                           0.0000     4.1538
  clock uncertainty                                                                                       0.1000     4.2538
  library hold time                                                                     1.0000            0.2096     4.4634
  data required time                                                                                                 4.4634
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4634
  data arrival time                                                                                                 -4.8699
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4065

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1978 
  total derate : arrival time                                                                             0.0904 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2882 

  slack (with derating applied) (MET)                                                                     0.4065 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6947 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[37] (in)                                                               3.7772                     1.9001 &   3.9001 f
  io_in[37] (net)                                        2   0.3640 
  mprj/io_in[37] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.9001 f
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.8165   0.9500   0.0000   0.2851 &   4.1852 f
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1917   0.9500            0.8562 &   5.0414 f
  mprj/buf_i[229] (net)                                  2   0.0336 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1917   0.9500   0.0000   0.0010 &   5.0423 f
  data arrival time                                                                                                  5.0423

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.8173 &   4.2790 r
  clock reconvergence pessimism                                                                           0.0000     4.2790
  clock uncertainty                                                                                       0.1000     4.3790
  library hold time                                                                     1.0000            0.2064     4.5854
  data required time                                                                                                 4.5854
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5854
  data arrival time                                                                                                 -5.0423
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4569

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2038 
  total derate : arrival time                                                                             0.0601 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2639 

  slack (with derating applied) (MET)                                                                     0.4569 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7208 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[36] (in)                                                               4.8358                     2.4106 &   4.4106 f
  io_in[36] (net)                                        2   0.4649 
  mprj/io_in[36] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.4106 f
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.8897   0.9500   0.0000   0.3683 &   4.7789 f
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2132   0.9500            1.0090 &   5.7879 f
  mprj/buf_i[228] (net)                                  2   0.0325 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2132   0.9500   0.0000   0.0008 &   5.7888 f
  data arrival time                                                                                                  5.7888

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.2370   1.0500   0.0000   0.1260 &   0.1260 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   1.0500            3.3357 &   3.4617 r
  mprj/clk (net)                                       826   2.9126 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8052   1.0500   0.0000   0.8174 &   4.2790 r
  clock reconvergence pessimism                                                                           0.0000     4.2790
  clock uncertainty                                                                                       0.1000     4.3790
  library hold time                                                                     1.0000            0.2009     4.5799
  data required time                                                                                                 4.5799
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.5799
  data arrival time                                                                                                 -5.7888
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2089

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2038 
  total derate : arrival time                                                                             0.0725 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2763 

  slack (with derating applied) (MET)                                                                     1.2089 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4852 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &   3.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7989   0.9500   0.0000   0.6612 &   3.7910 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1530   0.9500            0.9599 &   4.7509 r
  mprj/o_q[49] (net)                                     1   0.0051 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1530   0.9500   0.0000   0.0001 &   4.7510 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1747   0.9500            2.1125 &   6.8634 r
  mprj/o_q_dly[49] (net)                                 1   0.0055 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1747   0.9500   0.0000   0.0000 &   6.8635 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3168   0.9500            4.4684 &  11.3319 r
  mprj/la_data_out[17] (net)                             1   0.4890 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   0.9500            0.0000 &  11.3319 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                              -8.3275   8.3275   0.9500  -4.7511  -4.8167 &   6.5152 r
  data arrival time                                                                                                  6.5152

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5152
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.8432 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8432 

  slack (with derating applied) (MET)                                                                     8.4152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2584 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &   3.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7995   0.9500   0.0000   0.6603 &   3.7901 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2211   0.9500            1.0015 &   4.7916 r
  mprj/o_q[45] (net)                                     2   0.0096 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2211   0.9500   0.0000   0.0001 &   4.7918 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1622   0.9500            2.1117 &   6.9035 r
  mprj/o_q_dly[45] (net)                                 1   0.0047 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1622   0.9500   0.0000   0.0001 &   6.9035 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.5356   0.9500            4.5739 &  11.4774 r
  mprj/la_data_out[13] (net)                             1   0.5015 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   0.9500            0.0000 &  11.4774 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                              -8.4983   8.5478   0.9500  -4.7855  -4.8388 &   6.6386 r
  data arrival time                                                                                                  6.6386

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6386
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5386

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.8534 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8534 

  slack (with derating applied) (MET)                                                                     8.5386 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3919 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &   3.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7991   0.9500   0.0000   0.6610 &   3.7907 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1889   0.9500            0.9825 &   4.7733 r
  mprj/o_q[48] (net)                                     1   0.0075 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1889   0.9500   0.0000   0.0001 &   4.7734 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3624   0.9500            2.2300 &   7.0033 r
  mprj/o_q_dly[48] (net)                                 2   0.0178 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0214   0.3624   0.9500  -0.0023  -0.0022 &   7.0011 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.1238   0.9500            4.3758 &  11.3770 r
  mprj/la_data_out[16] (net)                             1   0.4765 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   0.9500            0.0000 &  11.3770 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                              -8.1039   8.1342   0.9500  -4.5583  -4.6191 &   6.7579 r
  data arrival time                                                                                                  6.7579

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7579
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.8360 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8360 

  slack (with derating applied) (MET)                                                                     8.6579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4938 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &   3.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7992   0.9500   0.0000   0.6609 &   3.7906 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2576   0.9500            1.0220 &   4.8126 r
  mprj/o_q[47] (net)                                     2   0.0120 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0148   0.2576   0.9500  -0.0014  -0.0013 &   4.8113 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3163   0.9500            2.2101 &   7.0214 r
  mprj/o_q_dly[47] (net)                                 2   0.0148 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3163   0.9500   0.0000   0.0002 &   7.0216 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.1803   0.9500            4.3994 &  11.4210 r
  mprj/la_data_out[15] (net)                             1   0.4797 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   0.9500            0.0000 &  11.4210 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                              -7.9513   8.1908   0.9500  -4.4838  -4.5379 &   6.8831 r
  data arrival time                                                                                                  6.8831

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8831
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.8346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8346 

  slack (with derating applied) (MET)                                                                     8.7831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6177 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &   3.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7994   0.9500   0.0000   0.6606 &   3.7904 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2442   0.9500            1.0144 &   4.8048 r
  mprj/o_q[46] (net)                                     2   0.0111 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0145   0.2442   0.9500  -0.0017  -0.0017 &   4.8032 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1818   0.9500            2.1271 &   6.9303 r
  mprj/o_q_dly[46] (net)                                 1   0.0060 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1818   0.9500   0.0000   0.0001 &   6.9303 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.3218   0.9500            3.4248 &  10.3551 r
  mprj/la_data_out[14] (net)                             1   0.3705 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   0.9500            0.0000 &  10.3551 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                              -4.6348   6.3311   0.9500  -2.5795  -2.5703 &   7.7848 r
  data arrival time                                                                                                  7.7848

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7848
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6848

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6817 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6817 

  slack (with derating applied) (MET)                                                                     9.6848 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3665 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &   3.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7989   0.9500   0.0000   0.6612 &   3.7910 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2108   0.9500            0.9120 &   4.7030 f
  mprj/o_q[51] (net)                                     2   0.0157 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2108   0.9500   0.0000   0.0002 &   4.7031 f
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2012   0.9500            2.2276 &   6.9307 f
  mprj/o_q_dly[51] (net)                                 1   0.0044 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2012   0.9500   0.0000   0.0001 &   6.9308 f
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8630   0.9500            2.3002 &   9.2310 f
  mprj/la_data_out[19] (net)                             1   0.3795 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   0.9500            0.0000 &   9.2310 f
  la_data_out[19] (net) 
  la_data_out[19] (out)                                              -2.3598   3.8802   0.9500  -1.3737  -1.2887 &   7.9423 f
  data arrival time                                                                                                  7.9423

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9423
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8423

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5628 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5628 

  slack (with derating applied) (MET)                                                                     9.8423 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4051 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &   3.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7989   0.9500   0.0000   0.6612 &   3.7910 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1767   0.9500            0.8869 &   4.6779 f
  mprj/o_q[50] (net)                                     2   0.0117 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1767   0.9500   0.0000   0.0001 &   4.6781 f
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2008   0.9500            2.2157 &   6.8937 f
  mprj/o_q_dly[50] (net)                                 1   0.0044 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2008   0.9500   0.0000   0.0001 &   6.8938 f
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6505   0.9500            2.1944 &   9.0882 f
  mprj/la_data_out[18] (net)                             1   0.3589 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   0.9500            0.0000 &   9.0882 f
  la_data_out[18] (net) 
  la_data_out[18] (out)                                              -1.9895   3.6650   0.9500  -1.2019  -1.1268 &   7.9614 f
  data arrival time                                                                                                  7.9614

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9614
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8614

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5458 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5458 

  slack (with derating applied) (MET)                                                                     9.8614 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4072 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2911 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0061   0.2370   0.9500  -0.0021   0.1118 &   0.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        6.5690   0.9500            3.0180 &   3.1298 r
  mprj/clk (net)                                       826   2.9126 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7397   0.9500   0.0000   0.3465 &   3.4763 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1932   0.9500            0.8987 &   4.3750 f
  mprj/o_q[30] (net)                                     2   0.0136 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0129   0.1932   0.9500  -0.0015  -0.0014 &   4.3736 f
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2922   0.9500            2.3063 &   6.6798 f
  mprj/o_q_dly[30] (net)                                 2   0.0131 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2922   0.9500   0.0000   0.0001 &   6.6800 f
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8917   0.9500            2.3394 &   9.0194 f
  mprj/wbs_dat_o[30] (net)                               1   0.3823 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   9.0194 f
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                -1.9643   3.9096   0.9500  -1.1087  -0.9996 &   8.0198 f
  data arrival time                                                                                                  8.0198

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0198
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9198

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5392 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5392 

  slack (with derating applied) (MET)                                                                     9.9198 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.4589 



1
