<!DOCTYPE html>
<html>
  <head>
    <meta http-equiv="content-type" content="text/html; charset=UTF-8">
    <title>GD32VF103</title>
    <script>
      var found=[];
      function search(){
        resetContent();
        var elements=document.getElementsByClassName("content");
        var searchText=document.getElementById("search-field").value;
        for(var i=0; i<elements.length; i++){
          if(elements[i].textContent.indexOf(searchText)!==-1){
            expandDetails(elements[i]);
            if(elements[i].innerText.indexOf(searchText)!==-1){
              elements[i].style.background='yellow';
            }
            found.push(elements[i]);
          }
        }
      }
      function resetContent(){
        for(var i=0;i<found.length;i++){
          found[i].style.background='transparent';
        }
        var details=document.getElementsByTagName("DETAILS");
        for(var i=0;i<details.length;i++){
          details[i].removeAttribute("open");
        }
        found=[];
      }
      function expandDetails(element){
        var tagName=element.tagName;
        if(tagName==='BODY'){
          return;
        }
        if(tagName==='DETAILS'){
          element.setAttribute("open","");
        }
        expandDetails(element.parentElement);
      }
    </script>
  </head>
  <body>
    <H1>GD32VF103</H1>

    <form style="position:fixed; top:0px; left:100px" onsubmit="event.preventDefault(); search();">
      <input type="search" id="search-field" placeholder="Search the siteâ€¦" required="" value="addr">
      <button>Search</button>
      <button type="button" onclick="resetContent();">Reset</button>
    </form>
<ul>
<li class="content"><details><summary>0x40012400<b style="margin: 20px;">ADC0</b>// Analog to digital converter</summary>
<ul>
<li class="content"><details><summary>0x40012400<b style="margin: 20px;">STAT</b>//   status register</summary>
<ul>
<li class="content">
[4]<b style="margin: 20px;">STRC</b> (def=0x0)    //    Start flag of regular channel group
</li>
<li class="content">
[3]<b style="margin: 20px;">STIC</b> (def=0x0)    //    Start flag of inserted channel group
</li>
<li class="content">
[2]<b style="margin: 20px;">EOIC</b> (def=0x0)    //    End of inserted group conversion flag
</li>
<li class="content">
[1]<b style="margin: 20px;">EOC</b> (def=0x0)    //    End of group conversion flag
</li>
<li class="content">
[0]<b style="margin: 20px;">WDE</b> (def=0x0)    //    Analog watchdog event flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012404<b style="margin: 20px;">CTL0</b>//   control register 0</summary>
<ul>
<li class="content">
[23]<b style="margin: 20px;">RWDEN</b> (def=0x0)    //    Regular channel analog watchdog enable
</li>
<li class="content">
[22]<b style="margin: 20px;">IWDEN</b> (def=0x0)    //    Inserted channel analog watchdog enable
</li>
<li class="content">
[16:19]<b style="margin: 20px;">SYNCM</b> (def=0x0)    //    sync mode selection
</li>
<li class="content">
[13:15]<b style="margin: 20px;">DISNUM</b> (def=0x0)    //    Number of conversions in discontinuous mode
</li>
<li class="content">
[12]<b style="margin: 20px;">DISIC</b> (def=0x0)    //    Discontinuous mode on inserted channels
</li>
<li class="content">
[11]<b style="margin: 20px;">DISRC</b> (def=0x0)    //    Discontinuous mode on regular channels
</li>
<li class="content">
[10]<b style="margin: 20px;">ICA</b> (def=0x0)    //    Inserted channel group convert automatically
</li>
<li class="content">
[9]<b style="margin: 20px;">WDSC</b> (def=0x0)    //    When in scan mode, analog watchdog is effective on a single channel
</li>
<li class="content">
[8]<b style="margin: 20px;">SM</b> (def=0x0)    //    Scan mode
</li>
<li class="content">
[7]<b style="margin: 20px;">EOICIE</b> (def=0x0)    //    Interrupt enable for EOIC
</li>
<li class="content">
[6]<b style="margin: 20px;">WDEIE</b> (def=0x0)    //    Interrupt enable for WDE
</li>
<li class="content">
[5]<b style="margin: 20px;">EOCIE</b> (def=0x0)    //    Interrupt enable for EOC
</li>
<li class="content">
[0:4]<b style="margin: 20px;">WDCHSEL</b> (def=0x0)    //    Analog watchdog channel select
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012408<b style="margin: 20px;">CTL1</b>//   control register 1</summary>
<ul>
<li class="content">
[23]<b style="margin: 20px;">TSVREN</b> (def=0x0)    //    Channel 16 and 17 enable of ADC0
</li>
<li class="content">
[22]<b style="margin: 20px;">SWRCST</b> (def=0x0)    //    Start on regular channel
</li>
<li class="content">
[21]<b style="margin: 20px;">SWICST</b> (def=0x0)    //    Start on inserted channel
</li>
<li class="content">
[20]<b style="margin: 20px;">ETERC</b> (def=0x0)    //    External trigger enable for regular channel
</li>
<li class="content">
[17:19]<b style="margin: 20px;">ETSRC</b> (def=0x0)    //    External trigger select for regular channel
</li>
<li class="content">
[15]<b style="margin: 20px;">ETEIC</b> (def=0x0)    //    External trigger select for inserted channel
</li>
<li class="content">
[12:14]<b style="margin: 20px;">ETSIC</b> (def=0x0)    //    External trigger select for inserted channel
</li>
<li class="content">
[11]<b style="margin: 20px;">DAL</b> (def=0x0)    //    Data alignment
</li>
<li class="content">
[8]<b style="margin: 20px;">DMA</b> (def=0x0)    //    DMA request enable
</li>
<li class="content">
[3]<b style="margin: 20px;">RSTCLB</b> (def=0x0)    //    Reset calibration
</li>
<li class="content">
[2]<b style="margin: 20px;">CLB</b> (def=0x0)    //    ADC calibration
</li>
<li class="content">
[1]<b style="margin: 20px;">CTN</b> (def=0x0)    //    Continuous mode
</li>
<li class="content">
[0]<b style="margin: 20px;">ADCON</b> (def=0x0)    //    ADC on
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001240C<b style="margin: 20px;">SAMPT0</b>//   Sample time register 0</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SPT10</b> (def=0x0)    //    Channel 10 sample time selection
</li>
<li class="content">
[3:5]<b style="margin: 20px;">SPT11</b> (def=0x0)    //    Channel 11 sample time selection
</li>
<li class="content">
[6:8]<b style="margin: 20px;">SPT12</b> (def=0x0)    //    Channel 12 sample time selection
</li>
<li class="content">
[9:11]<b style="margin: 20px;">SPT13</b> (def=0x0)    //    Channel 13 sample time selection
</li>
<li class="content">
[12:14]<b style="margin: 20px;">SPT14</b> (def=0x0)    //    Channel 14 sample time selection
</li>
<li class="content">
[15:17]<b style="margin: 20px;">SPT15</b> (def=0x0)    //    Channel 15 sample time selection
</li>
<li class="content">
[18:20]<b style="margin: 20px;">SPT16</b> (def=0x0)    //    Channel 16 sample time selection
</li>
<li class="content">
[21:23]<b style="margin: 20px;">SPT17</b> (def=0x0)    //    Channel 17 sample time selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012410<b style="margin: 20px;">SAMPT1</b>//   Sample time register 1</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SPT0</b> (def=0x0)    //    Channel 0 sample time selection
</li>
<li class="content">
[3:5]<b style="margin: 20px;">SPT1</b> (def=0x0)    //    Channel 1 sample time selection
</li>
<li class="content">
[6:8]<b style="margin: 20px;">SPT2</b> (def=0x0)    //    Channel 2 sample time selection
</li>
<li class="content">
[9:11]<b style="margin: 20px;">SPT3</b> (def=0x0)    //    Channel 3 sample time selection
</li>
<li class="content">
[12:14]<b style="margin: 20px;">SPT4</b> (def=0x0)    //    Channel 4 sample time selection
</li>
<li class="content">
[15:17]<b style="margin: 20px;">SPT5</b> (def=0x0)    //    Channel 5 sample time selection
</li>
<li class="content">
[18:20]<b style="margin: 20px;">SPT6</b> (def=0x0)    //    Channel 6 sample time selection
</li>
<li class="content">
[21:23]<b style="margin: 20px;">SPT7</b> (def=0x0)    //    Channel 7 sample time selection
</li>
<li class="content">
[24:26]<b style="margin: 20px;">SPT8</b> (def=0x0)    //    Channel 8 sample time selection
</li>
<li class="content">
[27:29]<b style="margin: 20px;">SPT9</b> (def=0x0)    //    Channel 9 sample time selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012414<b style="margin: 20px;">IOFF0</b>//   Inserted channel data offset register 0</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">IOFF</b> (def=0x0)    //    Data offset for inserted channel 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012418<b style="margin: 20px;">IOFF1</b>//   Inserted channel data offset register 1</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">IOFF</b> (def=0x0)    //    Data offset for inserted channel 1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001241C<b style="margin: 20px;">IOFF2</b>//   Inserted channel data offset register 2</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">IOFF</b> (def=0x0)    //    Data offset for inserted channel 2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012420<b style="margin: 20px;">IOFF3</b>//   Inserted channel data offset register 3</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">IOFF</b> (def=0x0)    //    Data offset for inserted channel 3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012424<b style="margin: 20px;">WDHT</b>//   watchdog higher threshold register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">WDHT</b> (def=0xFFF)    //    Analog watchdog higher threshold
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012428<b style="margin: 20px;">WDLT</b>//   watchdog lower threshold register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">WDLT</b> (def=0x0)    //    Analog watchdog lower threshold
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001242C<b style="margin: 20px;">RSQ0</b>//   regular sequence register 0</summary>
<ul>
<li class="content">
[20:23]<b style="margin: 20px;">RL</b> (def=0x0)    //    Regular channel group length
</li>
<li class="content">
[15:19]<b style="margin: 20px;">RSQ15</b> (def=0x0)    //    16th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">RSQ14</b> (def=0x0)    //    15th conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">RSQ13</b> (def=0x0)    //    14th conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">RSQ12</b> (def=0x0)    //    13th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012430<b style="margin: 20px;">RSQ1</b>//   regular sequence register 1</summary>
<ul>
<li class="content">
[25:29]<b style="margin: 20px;">RSQ11</b> (def=0x0)    //    12th conversion in regular sequence
</li>
<li class="content">
[20:24]<b style="margin: 20px;">RSQ10</b> (def=0x0)    //    11th conversion in regular sequence
</li>
<li class="content">
[15:19]<b style="margin: 20px;">RSQ9</b> (def=0x0)    //    10th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">RSQ8</b> (def=0x0)    //    9th conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">RSQ7</b> (def=0x0)    //    8th conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">RSQ6</b> (def=0x0)    //    7th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012434<b style="margin: 20px;">RSQ2</b>//   regular sequence register 2</summary>
<ul>
<li class="content">
[25:29]<b style="margin: 20px;">RSQ5</b> (def=0x0)    //    6th conversion in regular sequence
</li>
<li class="content">
[20:24]<b style="margin: 20px;">RSQ4</b> (def=0x0)    //    5th conversion in regular sequence
</li>
<li class="content">
[15:19]<b style="margin: 20px;">RSQ3</b> (def=0x0)    //    4th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">RSQ2</b> (def=0x0)    //    3rd conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">RSQ1</b> (def=0x0)    //    2nd conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">RSQ0</b> (def=0x0)    //    1st conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012438<b style="margin: 20px;">ISQ</b>//   Inserted sequence register</summary>
<ul>
<li class="content">
[20:21]<b style="margin: 20px;">IL</b> (def=0x0)    //    Inserted channel group length
</li>
<li class="content">
[15:19]<b style="margin: 20px;">ISQ3</b> (def=0x0)    //    4th conversion in inserted sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">ISQ2</b> (def=0x0)    //    3rd conversion in inserted sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">ISQ1</b> (def=0x0)    //    2nd conversion in inserted sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">ISQ0</b> (def=0x0)    //    1st conversion in inserted sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001243C<b style="margin: 20px;">IDATA0</b>//   Inserted data register 0</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IDATAn</b> (def=0x0)    //    Inserted number n conversion data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012440<b style="margin: 20px;">IDATA1</b>//   Inserted data register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IDATAn</b> (def=0x0)    //    Inserted number n conversion data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012444<b style="margin: 20px;">IDATA2</b>//   Inserted data register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IDATAn</b> (def=0x0)    //    Inserted number n conversion data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012448<b style="margin: 20px;">IDATA3</b>//   Inserted data register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IDATAn</b> (def=0x0)    //    Inserted number n conversion data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001244C<b style="margin: 20px;">RDATA</b>//   regular data register</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">ADC1RDTR</b> (def=0x0)    //    ADC regular channel data
</li>
<li class="content">
[0:15]<b style="margin: 20px;">RDATA</b> (def=0x0)    //    Regular channel data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012480<b style="margin: 20px;">OVSAMPCTL</b>//   Oversample control register</summary>
<ul>
<li class="content">
[12:13]<b style="margin: 20px;">DRES</b> (def=0x0)    //    ADC resolution
</li>
<li class="content">
[9]<b style="margin: 20px;">TOVS</b> (def=0x0)    //    Triggered Oversampling
</li>
<li class="content">
[5:8]<b style="margin: 20px;">OVSS</b> (def=0x0)    //    Oversampling shift
</li>
<li class="content">
[2:4]<b style="margin: 20px;">OVSR</b> (def=0x0)    //    Oversampling ratio
</li>
<li class="content">
[0]<b style="margin: 20px;">OVSEN</b> (def=0x0)    //    Oversampler Enable
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[37]  <b>ADC0_1</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40012800<b style="margin: 20px;">ADC1</b>// Analog to digital converter</summary>
<ul>
<li class="content"><details><summary>0x40012800<b style="margin: 20px;">STAT</b>//   status register</summary>
<ul>
<li class="content">
[4]<b style="margin: 20px;">STRC</b> (def=0x0)    //    Start flag of regular channel group
</li>
<li class="content">
[3]<b style="margin: 20px;">STIC</b> (def=0x0)    //    Start flag of inserted channel group
</li>
<li class="content">
[2]<b style="margin: 20px;">EOIC</b> (def=0x0)    //    End of inserted group conversion flag
</li>
<li class="content">
[1]<b style="margin: 20px;">EOC</b> (def=0x0)    //    End of group conversion flag
</li>
<li class="content">
[0]<b style="margin: 20px;">WDE</b> (def=0x0)    //    Analog watchdog event flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012804<b style="margin: 20px;">CTL0</b>//   control register 0</summary>
<ul>
<li class="content">
[23]<b style="margin: 20px;">RWDEN</b> (def=0x0)    //    Regular channel analog watchdog enable
</li>
<li class="content">
[22]<b style="margin: 20px;">IWDEN</b> (def=0x0)    //    Inserted channel analog watchdog enable
</li>
<li class="content">
[13:15]<b style="margin: 20px;">DISNUM</b> (def=0x0)    //    Number of conversions in discontinuous mode
</li>
<li class="content">
[12]<b style="margin: 20px;">DISIC</b> (def=0x0)    //    Discontinuous mode on inserted channels
</li>
<li class="content">
[11]<b style="margin: 20px;">DISRC</b> (def=0x0)    //    Discontinuous mode on regular channels
</li>
<li class="content">
[10]<b style="margin: 20px;">ICA</b> (def=0x0)    //    Inserted channel group convert automatically
</li>
<li class="content">
[9]<b style="margin: 20px;">WDSC</b> (def=0x0)    //    When in scan mode, analog watchdog is effective on a single channel
</li>
<li class="content">
[8]<b style="margin: 20px;">SM</b> (def=0x0)    //    Scan mode
</li>
<li class="content">
[7]<b style="margin: 20px;">EOICIE</b> (def=0x0)    //    Interrupt enable for EOIC
</li>
<li class="content">
[6]<b style="margin: 20px;">WDEIE</b> (def=0x0)    //    Interrupt enable for WDE
</li>
<li class="content">
[5]<b style="margin: 20px;">EOCIE</b> (def=0x0)    //    Interrupt enable for EOC
</li>
<li class="content">
[0:4]<b style="margin: 20px;">WDCHSEL</b> (def=0x0)    //    Analog watchdog channel select
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012808<b style="margin: 20px;">CTL1</b>//   control register 1</summary>
<ul>
<li class="content">
[22]<b style="margin: 20px;">SWRCST</b> (def=0x0)    //    Start on regular channel
</li>
<li class="content">
[21]<b style="margin: 20px;">SWICST</b> (def=0x0)    //    Start on inserted channel
</li>
<li class="content">
[20]<b style="margin: 20px;">ETERC</b> (def=0x0)    //    External trigger enable for regular channel
</li>
<li class="content">
[17:19]<b style="margin: 20px;">ETSRC</b> (def=0x0)    //    External trigger select for regular channel
</li>
<li class="content">
[15]<b style="margin: 20px;">ETEIC</b> (def=0x0)    //    External trigger enable for inserted channel
</li>
<li class="content">
[12:14]<b style="margin: 20px;">ETSIC</b> (def=0x0)    //    External trigger select for inserted channel
</li>
<li class="content">
[11]<b style="margin: 20px;">DAL</b> (def=0x0)    //    Data alignment
</li>
<li class="content">
[8]<b style="margin: 20px;">DMA</b> (def=0x0)    //    DMA request enable
</li>
<li class="content">
[3]<b style="margin: 20px;">RSTCLB</b> (def=0x0)    //    Reset calibration
</li>
<li class="content">
[2]<b style="margin: 20px;">CLB</b> (def=0x0)    //    ADC calibration
</li>
<li class="content">
[1]<b style="margin: 20px;">CTN</b> (def=0x0)    //    Continuous mode
</li>
<li class="content">
[0]<b style="margin: 20px;">ADCON</b> (def=0x0)    //    ADC on
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001280C<b style="margin: 20px;">SAMPT0</b>//   Sample time register 0</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SPT10</b> (def=0x0)    //    Channel 10 sample time selection
</li>
<li class="content">
[3:5]<b style="margin: 20px;">SPT11</b> (def=0x0)    //    Channel 11 sample time selection
</li>
<li class="content">
[6:8]<b style="margin: 20px;">SPT12</b> (def=0x0)    //    Channel 12 sample time selection
</li>
<li class="content">
[9:11]<b style="margin: 20px;">SPT13</b> (def=0x0)    //    Channel 13 sample time selection
</li>
<li class="content">
[12:14]<b style="margin: 20px;">SPT14</b> (def=0x0)    //    Channel 14 sample time selection
</li>
<li class="content">
[15:17]<b style="margin: 20px;">SPT15</b> (def=0x0)    //    Channel 15 sample time selection
</li>
<li class="content">
[18:20]<b style="margin: 20px;">SPT16</b> (def=0x0)    //    Channel 16 sample time selection
</li>
<li class="content">
[21:23]<b style="margin: 20px;">SPT17</b> (def=0x0)    //    Channel 17 sample time selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012810<b style="margin: 20px;">SAMPT1</b>//   Sample time register 1</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SPT0</b> (def=0x0)    //    Channel 0 sample time selection
</li>
<li class="content">
[3:5]<b style="margin: 20px;">SPT1</b> (def=0x0)    //    Channel 1 sample time selection
</li>
<li class="content">
[6:8]<b style="margin: 20px;">SPT2</b> (def=0x0)    //    Channel 2 sample time selection
</li>
<li class="content">
[9:11]<b style="margin: 20px;">SPT3</b> (def=0x0)    //    Channel 3 sample time selection
</li>
<li class="content">
[12:14]<b style="margin: 20px;">SPT4</b> (def=0x0)    //    Channel 4 sample time selection
</li>
<li class="content">
[15:17]<b style="margin: 20px;">SPT5</b> (def=0x0)    //    Channel 5 sample time selection
</li>
<li class="content">
[18:20]<b style="margin: 20px;">SPT6</b> (def=0x0)    //    Channel 6 sample time selection
</li>
<li class="content">
[21:23]<b style="margin: 20px;">SPT7</b> (def=0x0)    //    Channel 7 sample time selection
</li>
<li class="content">
[24:26]<b style="margin: 20px;">SPT8</b> (def=0x0)    //    Channel 8 sample time selection
</li>
<li class="content">
[27:29]<b style="margin: 20px;">SPT9</b> (def=0x0)    //    Channel 9 sample time selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012814<b style="margin: 20px;">IOFF0</b>//   Inserted channel data offset register 0</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">IOFF</b> (def=0x0)    //    Data offset for inserted channel 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012818<b style="margin: 20px;">IOFF1</b>//   Inserted channel data offset register 1</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">IOFF</b> (def=0x0)    //    Data offset for inserted channel 1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001281C<b style="margin: 20px;">IOFF2</b>//   Inserted channel data offset register 2</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">IOFF</b> (def=0x0)    //    Data offset for inserted channel 2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012820<b style="margin: 20px;">IOFF3</b>//   Inserted channel data offset register 3</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">IOFF</b> (def=0x0)    //    Data offset for inserted channel 3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012824<b style="margin: 20px;">WDHT</b>//   watchdog higher threshold register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">WDHT</b> (def=0xFFF)    //    Analog watchdog higher threshold
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012828<b style="margin: 20px;">WDLT</b>//   watchdog lower threshold register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">WDLT</b> (def=0x0)    //    Analog watchdog lower threshold
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001282C<b style="margin: 20px;">RSQ0</b>//   regular sequence register 0</summary>
<ul>
<li class="content">
[20:23]<b style="margin: 20px;">RL</b> (def=0x0)    //    Regular channel group length
</li>
<li class="content">
[15:19]<b style="margin: 20px;">RSQ15</b> (def=0x0)    //    16th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">RSQ14</b> (def=0x0)    //    15th conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">RSQ13</b> (def=0x0)    //    14th conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">RSQ12</b> (def=0x0)    //    13th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012830<b style="margin: 20px;">RSQ1</b>//   regular sequence register 1</summary>
<ul>
<li class="content">
[25:29]<b style="margin: 20px;">RSQ11</b> (def=0x0)    //    12th conversion in regular sequence
</li>
<li class="content">
[20:24]<b style="margin: 20px;">RSQ10</b> (def=0x0)    //    11th conversion in regular sequence
</li>
<li class="content">
[15:19]<b style="margin: 20px;">RSQ9</b> (def=0x0)    //    10th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">RSQ8</b> (def=0x0)    //    9th conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">RSQ7</b> (def=0x0)    //    8th conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">RSQ6</b> (def=0x0)    //    7th conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012834<b style="margin: 20px;">RSQ2</b>//   regular sequence register 2</summary>
<ul>
<li class="content">
[25:29]<b style="margin: 20px;">RSQ5</b> (def=0x0)    //    6th conversion in regular sequence
</li>
<li class="content">
[20:24]<b style="margin: 20px;">RSQ4</b> (def=0x0)    //    5th conversion in regular sequence
</li>
<li class="content">
[15:19]<b style="margin: 20px;">RSQ3</b> (def=0x0)    //    4th conversion in regular sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">RSQ2</b> (def=0x0)    //    3rd conversion in regular sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">RSQ1</b> (def=0x0)    //    2nd conversion in regular sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">RSQ0</b> (def=0x0)    //    1st conversion in regular sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012838<b style="margin: 20px;">ISQ</b>//   Inserted sequence register</summary>
<ul>
<li class="content">
[20:21]<b style="margin: 20px;">IL</b> (def=0x0)    //    Inserted channel group length
</li>
<li class="content">
[15:19]<b style="margin: 20px;">ISQ3</b> (def=0x0)    //    4th conversion in inserted sequence
</li>
<li class="content">
[10:14]<b style="margin: 20px;">ISQ2</b> (def=0x0)    //    3rd conversion in inserted sequence
</li>
<li class="content">
[5:9]<b style="margin: 20px;">ISQ1</b> (def=0x0)    //    2nd conversion in inserted sequence
</li>
<li class="content">
[0:4]<b style="margin: 20px;">ISQ0</b> (def=0x0)    //    1st conversion in inserted sequence
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001283C<b style="margin: 20px;">IDATA0</b>//   Inserted data register 0</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IDATAn</b> (def=0x0)    //    Inserted number n conversion data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012840<b style="margin: 20px;">IDATA1</b>//   Inserted data register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IDATAn</b> (def=0x0)    //    Inserted number n conversion data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012844<b style="margin: 20px;">IDATA2</b>//   Inserted data register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IDATAn</b> (def=0x0)    //    Inserted number n conversion data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012848<b style="margin: 20px;">IDATA3</b>//   Inserted data register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IDATAn</b> (def=0x0)    //    Inserted number n conversion data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001284C<b style="margin: 20px;">RDATA</b>//   regular data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RDATA</b> (def=0x0)    //    Regular channel data
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[37]  <b>ADC0_1</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40010000<b style="margin: 20px;">AFIO</b>// Alternate-function I/Os</summary>
<ul>
<li class="content"><details><summary>0x40010000<b style="margin: 20px;">EC</b>//   Event control register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">EOE</b> (def=0x0)    //    Event output enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">PORT</b> (def=0x0)    //    Event output port selection
</li>
<li class="content">
[0:3]<b style="margin: 20px;">PIN</b> (def=0x0)    //    Event output pin selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010004<b style="margin: 20px;">PCF0</b>//   AFIO port configuration register 0</summary>
<ul>
<li class="content">
[29]<b style="margin: 20px;">TIMER1ITI1_REMAP</b> (def=0x0)    //    TIMER1 internal trigger 1 remapping
</li>
<li class="content">
[28]<b style="margin: 20px;">SPI2_REMAP</b> (def=0x0)    //     SPI2/I2S2 remapping
</li>
<li class="content">
[24:26]<b style="margin: 20px;">SWJ_CFG</b> (def=0x0)    //    Serial wire JTAG configuration
</li>
<li class="content">
[22]<b style="margin: 20px;">CAN1_REMAP</b> (def=0x0)    //    CAN1 I/O remapping
</li>
<li class="content">
[16]<b style="margin: 20px;">TIMER4CH3_IREMAP</b> (def=0x0)    //    TIMER4 channel3 internal remapping
</li>
<li class="content">
[15]<b style="margin: 20px;">PD01_REMAP</b> (def=0x0)    //    Port D0/Port D1 mapping on OSC_IN/OSC_OUT
</li>
<li class="content">
[13:14]<b style="margin: 20px;">CAN0_REMAP</b> (def=0x0)    //    CAN0 alternate interface remapping
</li>
<li class="content">
[12]<b style="margin: 20px;">TIMER3_REMAP</b> (def=0x0)    //    TIMER3 remapping
</li>
<li class="content">
[10:11]<b style="margin: 20px;">TIMER2_REMAP</b> (def=0x0)    //    TIMER2 remapping
</li>
<li class="content">
[8:9]<b style="margin: 20px;">TIMER1_REMAP</b> (def=0x0)    //    TIMER1 remapping
</li>
<li class="content">
[6:7]<b style="margin: 20px;">TIMER0_REMAP</b> (def=0x0)    //    TIMER0 remapping
</li>
<li class="content">
[4:5]<b style="margin: 20px;">USART2_REMAP</b> (def=0x0)    //    USART2 remapping
</li>
<li class="content">
[3]<b style="margin: 20px;">USART1_REMAP</b> (def=0x0)    //    USART1 remapping
</li>
<li class="content">
[2]<b style="margin: 20px;">USART0_REMAP</b> (def=0x0)    //    USART0 remapping
</li>
<li class="content">
[1]<b style="margin: 20px;">I2C0_REMAP</b> (def=0x0)    //    I2C0 remapping
</li>
<li class="content">
[0]<b style="margin: 20px;">SPI0_REMAP</b> (def=0x0)    //    SPI0 remapping
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010008<b style="margin: 20px;">EXTISS0</b>//   EXTI sources selection register 0</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">EXTI3_SS</b> (def=0x0)    //    EXTI 3 sources selection
</li>
<li class="content">
[8:11]<b style="margin: 20px;">EXTI2_SS</b> (def=0x0)    //    EXTI 2 sources selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">EXTI1_SS</b> (def=0x0)    //    EXTI 1 sources selection
</li>
<li class="content">
[0:3]<b style="margin: 20px;">EXTI0_SS</b> (def=0x0)    //    EXTI 0 sources selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001000C<b style="margin: 20px;">EXTISS1</b>//   EXTI sources selection register 1</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">EXTI7_SS</b> (def=0x0)    //    EXTI 7 sources selection
</li>
<li class="content">
[8:11]<b style="margin: 20px;">EXTI6_SS</b> (def=0x0)    //    EXTI 6 sources selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">EXTI5_SS</b> (def=0x0)    //    EXTI 5 sources selection
</li>
<li class="content">
[0:3]<b style="margin: 20px;">EXTI4_SS</b> (def=0x0)    //    EXTI 4 sources selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010010<b style="margin: 20px;">EXTISS2</b>//   EXTI sources selection register 2</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">EXTI11_SS</b> (def=0x0)    //    EXTI 11 sources selection
</li>
<li class="content">
[8:11]<b style="margin: 20px;">EXTI10_SS</b> (def=0x0)    //    EXTI 10 sources selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">EXTI9_SS</b> (def=0x0)    //    EXTI 9 sources selection
</li>
<li class="content">
[0:3]<b style="margin: 20px;">EXTI8_SS</b> (def=0x0)    //    EXTI 8 sources selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010014<b style="margin: 20px;">EXTISS3</b>//   EXTI sources selection register 3</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">EXTI15_SS</b> (def=0x0)    //    EXTI 15 sources selection
</li>
<li class="content">
[8:11]<b style="margin: 20px;">EXTI14_SS</b> (def=0x0)    //    EXTI 14 sources selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">EXTI13_SS</b> (def=0x0)    //    EXTI 13 sources selection
</li>
<li class="content">
[0:3]<b style="margin: 20px;">EXTI12_SS</b> (def=0x0)    //    EXTI 12 sources selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001001C<b style="margin: 20px;">PCF1</b>//   AFIO port configuration register 1</summary>
<ul>
<li class="content">
[10]<b style="margin: 20px;">EXMC_NADV</b> (def=0x0)    //    EXMC_NADV connect/disconnect
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C00<b style="margin: 20px;">BKP</b>// Backup registers</summary>
<ul>
<li class="content"><details><summary>0x40006C04<b style="margin: 20px;">DATA0</b>//   Backup data register 0</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C08<b style="margin: 20px;">DATA1</b>//   Backup data register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C0C<b style="margin: 20px;">DATA2</b>//   Backup data register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C10<b style="margin: 20px;">DATA3</b>//   Backup data register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C14<b style="margin: 20px;">DATA4</b>//   Backup data register 4</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C18<b style="margin: 20px;">DATA5</b>//   Backup data register 5</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C1C<b style="margin: 20px;">DATA6</b>//   Backup data register 6</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C20<b style="margin: 20px;">DATA7</b>//   Backup data register 7</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C24<b style="margin: 20px;">DATA8</b>//   Backup data register 8</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C28<b style="margin: 20px;">DATA9</b>//   Backup data register 9</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C40<b style="margin: 20px;">DATA10</b>//   Backup data register 10</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C44<b style="margin: 20px;">DATA11</b>//   Backup data register 11</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C48<b style="margin: 20px;">DATA12</b>//   Backup data register 12</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C4C<b style="margin: 20px;">DATA13</b>//   Backup data register 13</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C50<b style="margin: 20px;">DATA14</b>//   Backup data register 14</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C54<b style="margin: 20px;">DATA15</b>//   Backup data register 15</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C58<b style="margin: 20px;">DATA16</b>//   Backup data register 16</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C5C<b style="margin: 20px;">DATA17</b>//   Backup data register 17</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C60<b style="margin: 20px;">DATA18</b>//   Backup data register 18</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C64<b style="margin: 20px;">DATA19</b>//   Backup data register 19</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C68<b style="margin: 20px;">DATA20</b>//   Backup data register 20</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C6C<b style="margin: 20px;">DATA21</b>//   Backup data register 21</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C70<b style="margin: 20px;">DATA22</b>//   Backup data register 22</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C74<b style="margin: 20px;">DATA23</b>//   Backup data register 23</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C78<b style="margin: 20px;">DATA24</b>//   Backup data register 24</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C7C<b style="margin: 20px;">DATA25</b>//   Backup data register 25</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C80<b style="margin: 20px;">DATA26</b>//   Backup data register 26</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C84<b style="margin: 20px;">DATA27</b>//   Backup data register 27</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C88<b style="margin: 20px;">DATA28</b>//   Backup data register 28</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C8C<b style="margin: 20px;">DATA29</b>//   Backup data register 29</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C90<b style="margin: 20px;">DATA30</b>//   Backup data register 30</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C94<b style="margin: 20px;">DATA31</b>//   Backup data register 31</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C98<b style="margin: 20px;">DATA32</b>//   Backup data register 32</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C9C<b style="margin: 20px;">DATA33</b>//   Backup data register 33</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CA0<b style="margin: 20px;">DATA34</b>//   Backup data register 34</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CA4<b style="margin: 20px;">DATA35</b>//   Backup data register 35</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CA8<b style="margin: 20px;">DATA36</b>//   Backup data register 36</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CAC<b style="margin: 20px;">DATA37</b>//   Backup data register 37</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CB0<b style="margin: 20px;">DATA38</b>//   Backup data register 38</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CB4<b style="margin: 20px;">DATA39</b>//   Backup data register 39</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CB8<b style="margin: 20px;">DATA40</b>//   Backup data register 40</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006CBC<b style="margin: 20px;">DATA41</b>//   Backup data register 41</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Backup data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C2C<b style="margin: 20px;">OCTL</b>//   RTC signal output control register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">ROSEL</b> (def=0x0)    //    RTC output selection
</li>
<li class="content">
[8]<b style="margin: 20px;">ASOEN</b> (def=0x0)    //    RTC alarm or second signal output enable
</li>
<li class="content">
[7]<b style="margin: 20px;">COEN</b> (def=0x0)    //    RTC clock calibration output enable
</li>
<li class="content">
[0:6]<b style="margin: 20px;">RCCV</b> (def=0x0)    //    RTC clock calibration value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C30<b style="margin: 20px;">TPCTL</b>//   Tamper pin control register</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">TPAL</b> (def=0x0)    //    TAMPER pin active level
</li>
<li class="content">
[0]<b style="margin: 20px;">TPEN</b> (def=0x0)    //    TAMPER detection enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006C34<b style="margin: 20px;">TPCS</b>//   Tamper control and status register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">TIF</b> (def=0x0)    //    Tamper interrupt flag
</li>
<li class="content">
[8]<b style="margin: 20px;">TEF</b> (def=0x0)    //    Tamper event flag
</li>
<li class="content">
[2]<b style="margin: 20px;">TPIE</b> (def=0x0)    //    Tamper interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TIR</b> (def=0x0)    //    Tamper interrupt reset
</li>
<li class="content">
[0]<b style="margin: 20px;">TER</b> (def=0x0)    //    Tamper event reset
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[21]  <b>Tamper</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40006400<b style="margin: 20px;">CAN0</b>// Controller area network</summary>
<ul>
<li class="content"><details><summary>0x40006400<b style="margin: 20px;">CTL</b>//   Control register</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">DFZ</b> (def=0x1)    //    Debug freeze
</li>
<li class="content">
[15]<b style="margin: 20px;">SWRST</b> (def=0x0)    //    Software reset
</li>
<li class="content">
[7]<b style="margin: 20px;">TTC</b> (def=0x0)    //    Time-triggered communication
</li>
<li class="content">
[6]<b style="margin: 20px;">ABOR</b> (def=0x0)    //    Automatic bus-off recovery
</li>
<li class="content">
[5]<b style="margin: 20px;">AWU</b> (def=0x0)    //    Automatic wakeup
</li>
<li class="content">
[4]<b style="margin: 20px;">ARD</b> (def=0x0)    //    Automatic retransmission disable
</li>
<li class="content">
[3]<b style="margin: 20px;">RFOD</b> (def=0x0)    //    Receive FIFO overwrite disable
</li>
<li class="content">
[2]<b style="margin: 20px;">TFO</b> (def=0x0)    //    Transmit FIFO order
</li>
<li class="content">
[1]<b style="margin: 20px;">SLPWMOD</b> (def=0x1)    //    Sleep working mode
</li>
<li class="content">
[0]<b style="margin: 20px;">IWMOD</b> (def=0x0)    //    Initial working mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006404<b style="margin: 20px;">STAT</b>//   Status register</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">RXL</b> (def=0x1)    //    RX level
</li>
<li class="content">
[10]<b style="margin: 20px;">LASTRX</b> (def=0x1)    //    Last sample value of RX pin
</li>
<li class="content">
[9]<b style="margin: 20px;">RS</b> (def=0x0)    //    Receiving state
</li>
<li class="content">
[8]<b style="margin: 20px;">TS</b> (def=0x0)    //    Transmitting state
</li>
<li class="content">
[4]<b style="margin: 20px;">SLPIF</b> (def=0x0)    //    Status change interrupt flag of sleep working mode entering
</li>
<li class="content">
[3]<b style="margin: 20px;">WUIF</b> (def=0x0)    //    Status change interrupt flag of wakeup from sleep working mode
</li>
<li class="content">
[2]<b style="margin: 20px;">ERRIF</b> (def=0x0)    //    Error interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">SLPWS</b> (def=0x1)    //    Sleep working state
</li>
<li class="content">
[0]<b style="margin: 20px;">IWS</b> (def=0x0)    //    Initial working state
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006408<b style="margin: 20px;">TSTAT</b>//   Transmit status register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">TMLS2</b> (def=0x0)    //    Transmit mailbox 2 last sending in transmit FIFO
</li>
<li class="content">
[30]<b style="margin: 20px;">TMLS1</b> (def=0x0)    //    Transmit mailbox 1 last sending in transmit FIFO
</li>
<li class="content">
[29]<b style="margin: 20px;">TMLS0</b> (def=0x0)    //    Transmit mailbox 0 last sending in transmit FIFO
</li>
<li class="content">
[28]<b style="margin: 20px;">TME2</b> (def=0x1)    //    Transmit mailbox 2 empty
</li>
<li class="content">
[27]<b style="margin: 20px;">TME1</b> (def=0x1)    //    Transmit mailbox 1 empty
</li>
<li class="content">
[26]<b style="margin: 20px;">TME0</b> (def=0x1)    //    Transmit mailbox 0 empty
</li>
<li class="content">
[24:25]<b style="margin: 20px;">NUM</b> (def=0x0)    //    number of the transmit FIFO mailbox in which the frame will be transmitted if at least one m
</li>
<li class="content">
[23]<b style="margin: 20px;">MST2</b> (def=0x0)    //    Mailbox 2 stop transmitting
</li>
<li class="content">
[19]<b style="margin: 20px;">MTE2</b> (def=0x0)    //    Mailbox 2 transmit error
</li>
<li class="content">
[18]<b style="margin: 20px;">MAL2</b> (def=0x0)    //    Mailbox 2 arbitration lost
</li>
<li class="content">
[17]<b style="margin: 20px;">MTFNERR2</b> (def=0x0)    //    Mailbox 2 transmit finished and no error
</li>
<li class="content">
[16]<b style="margin: 20px;">MTF2</b> (def=0x0)    //    Mailbox 2 transmit finished
</li>
<li class="content">
[15]<b style="margin: 20px;">MST1</b> (def=0x0)    //    Mailbox 1 stop transmitting
</li>
<li class="content">
[11]<b style="margin: 20px;">MTE1</b> (def=0x0)    //    Mailbox 1 transmit error
</li>
<li class="content">
[10]<b style="margin: 20px;">MAL1</b> (def=0x0)    //    Mailbox 1 arbitration lost
</li>
<li class="content">
[9]<b style="margin: 20px;">MTFNERR1</b> (def=0x0)    //    Mailbox 1 transmit finished and no error
</li>
<li class="content">
[8]<b style="margin: 20px;">MTF1</b> (def=0x0)    //    Mailbox 1 transmit finished
</li>
<li class="content">
[7]<b style="margin: 20px;">MST0</b> (def=0x0)    //    Mailbox 0 stop transmitting
</li>
<li class="content">
[3]<b style="margin: 20px;">MTE0</b> (def=0x0)    //    Mailbox 0 transmit error
</li>
<li class="content">
[2]<b style="margin: 20px;">MAL0</b> (def=0x0)    //    Mailbox 0 arbitration lost
</li>
<li class="content">
[1]<b style="margin: 20px;">MTFNERR0</b> (def=0x0)    //    Mailbox 0 transmit finished and no error
</li>
<li class="content">
[0]<b style="margin: 20px;">MTF0</b> (def=0x0)    //    Mailbox 0 transmit finished
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000640C<b style="margin: 20px;">RFIFO0</b>//   Receive message FIFO0 register</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">RFD0</b> (def=0x0)    //    Receive FIFO0 dequeue
</li>
<li class="content">
[4]<b style="margin: 20px;">RFO0</b> (def=0x0)    //    Receive FIFO0 overfull
</li>
<li class="content">
[3]<b style="margin: 20px;">RFF0</b> (def=0x0)    //    Receive FIFO0 full
</li>
<li class="content">
[0:1]<b style="margin: 20px;">RFL0</b> (def=0x0)    //    Receive FIFO0 length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006410<b style="margin: 20px;">RFIFO1</b>//   Receive message FIFO1 register</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">RFD1</b> (def=0x0)    //    Receive FIFO1 dequeue
</li>
<li class="content">
[4]<b style="margin: 20px;">RFO1</b> (def=0x0)    //    Receive FIFO1 overfull
</li>
<li class="content">
[3]<b style="margin: 20px;">RFF1</b> (def=0x0)    //    Receive FIFO1 full
</li>
<li class="content">
[0:1]<b style="margin: 20px;">RFL1</b> (def=0x0)    //    Receive FIFO1 length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006414<b style="margin: 20px;">INTEN</b>//   Interrupt enable register</summary>
<ul>
<li class="content">
[17]<b style="margin: 20px;">SLPWIE</b> (def=0x0)    //    Sleep working interrupt enable
</li>
<li class="content">
[16]<b style="margin: 20px;">WIE</b> (def=0x0)    //    Wakeup interrupt enable
</li>
<li class="content">
[15]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[11]<b style="margin: 20px;">ERRNIE</b> (def=0x0)    //    Error number interrupt enable
</li>
<li class="content">
[10]<b style="margin: 20px;">BOIE</b> (def=0x0)    //    Bus-off interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PERRIE</b> (def=0x0)    //    Passive error interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">WERRIE</b> (def=0x0)    //    Warning error interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">RFOIE1</b> (def=0x0)    //    Receive FIFO1 overfull interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RFFIE1</b> (def=0x0)    //    Receive FIFO1 full interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">RFNEIE1</b> (def=0x0)    //    Receive FIFO1 not empty interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">RFOIE0</b> (def=0x0)    //    Receive FIFO0 overfull interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RFFIE0</b> (def=0x0)    //    Receive FIFO0 full interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RFNEIE0</b> (def=0x0)    //    Receive FIFO0 not empty interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">TMEIE</b> (def=0x0)    //    Transmit mailbox empty interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006418<b style="margin: 20px;">ERR</b>//   Error register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">RECNT</b> (def=0x0)    //    Receive Error Count defined by the CAN standard
</li>
<li class="content">
[16:23]<b style="margin: 20px;">TECNT</b> (def=0x0)    //    Transmit Error Count defined by the CAN standard
</li>
<li class="content">
[4:6]<b style="margin: 20px;">ERRN</b> (def=0x0)    //    Error number
</li>
<li class="content">
[2]<b style="margin: 20px;">BOERR</b> (def=0x0)    //    Bus-off error
</li>
<li class="content">
[1]<b style="margin: 20px;">PERR</b> (def=0x0)    //    Passive error
</li>
<li class="content">
[0]<b style="margin: 20px;">WERR</b> (def=0x0)    //    Warning error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000641C<b style="margin: 20px;">BT</b>//   Bit timing register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">SCMOD</b> (def=0x0)    //    Silent communication mode
</li>
<li class="content">
[30]<b style="margin: 20px;">LCMOD</b> (def=0x0)    //    Loopback communication mode
</li>
<li class="content">
[24:25]<b style="margin: 20px;">SJW</b> (def=0x1)    //    Resynchronization jump width
</li>
<li class="content">
[20:22]<b style="margin: 20px;">BS2</b> (def=0x2)    //    Bit segment 2
</li>
<li class="content">
[16:19]<b style="margin: 20px;">BS1</b> (def=0x3)    //    Bit segment 1
</li>
<li class="content">
[0:9]<b style="margin: 20px;">BAUDPSC</b> (def=0x0)    //    Baud rate prescaler
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006580<b style="margin: 20px;">TMI0</b>//   Transmit mailbox identifier register 0</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">SFID_EFID</b> (def=0x0)    //    The frame identifier
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EFID</b> (def=0x0)    //    The frame identifier
</li>
<li class="content">
[2]<b style="margin: 20px;">FF</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[1]<b style="margin: 20px;">FT</b> (def=0x0)    //    Frame type
</li>
<li class="content">
[0]<b style="margin: 20px;">TEN</b> (def=0x0)    //    Transmit enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006584<b style="margin: 20px;">TMP0</b>//   Transmit mailbox property register 0</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TS</b> (def=0x0)    //    Time stamp
</li>
<li class="content">
[8]<b style="margin: 20px;">TSEN</b> (def=0x0)    //    Time stamp enable
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLENC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006588<b style="margin: 20px;">TMDATA00</b>//   Transmit mailbox data0 register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DB3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DB2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DB1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DB0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000658C<b style="margin: 20px;">TMDATA10</b>//   Transmit mailbox data1 register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DB7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DB6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DB5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DB4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006590<b style="margin: 20px;">TMI1</b>//   Transmit mailbox identifier register 1</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">SFID_EFID</b> (def=0x0)    //    The frame identifier
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EFID</b> (def=0x0)    //    The frame identifier
</li>
<li class="content">
[2]<b style="margin: 20px;">FF</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[1]<b style="margin: 20px;">FT</b> (def=0x0)    //    Frame type
</li>
<li class="content">
[0]<b style="margin: 20px;">TEN</b> (def=0x0)    //    Transmit enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006594<b style="margin: 20px;">TMP1</b>//   Transmit mailbox property register 1</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TS</b> (def=0x0)    //    Time stamp
</li>
<li class="content">
[8]<b style="margin: 20px;">TSEN</b> (def=0x0)    //    Time stamp enable
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLENC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006598<b style="margin: 20px;">TMDATA01</b>//   Transmit mailbox data0 register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DB3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DB2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DB1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DB0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000659C<b style="margin: 20px;">TMDATA11</b>//   Transmit mailbox data1 register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DB7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DB6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DB5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DB4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065A0<b style="margin: 20px;">TMI2</b>//   Transmit mailbox identifier register 2</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">SFID_EFID</b> (def=0x0)    //    The frame identifier
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EFID</b> (def=0x0)    //    The frame identifier
</li>
<li class="content">
[2]<b style="margin: 20px;">FF</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[1]<b style="margin: 20px;">FT</b> (def=0x0)    //    Frame type
</li>
<li class="content">
[0]<b style="margin: 20px;">TEN</b> (def=0x0)    //    Transmit enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065A4<b style="margin: 20px;">TMP2</b>//   Transmit mailbox property register 2</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TS</b> (def=0x0)    //    Time stamp
</li>
<li class="content">
[8]<b style="margin: 20px;">TSEN</b> (def=0x0)    //    Time stamp enable
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLENC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065A8<b style="margin: 20px;">TMDATA02</b>//   Transmit mailbox data0 register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DB3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DB2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DB1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DB0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065AC<b style="margin: 20px;">TMDATA12</b>//   Transmit mailbox data1 register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DB7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DB6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DB5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DB4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065B0<b style="margin: 20px;">RFIFOMI0</b>//   Receive FIFO mailbox identifier register</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">SFID_EFID</b> (def=0x0)    //    The frame identifier
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EFID</b> (def=0x0)    //    The frame identifier
</li>
<li class="content">
[2]<b style="margin: 20px;">FF</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[1]<b style="margin: 20px;">FT</b> (def=0x0)    //    Frame type
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065B4<b style="margin: 20px;">RFIFOMP0</b>//   Receive FIFO0 mailbox property register</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TS</b> (def=0x0)    //    Time stamp
</li>
<li class="content">
[8:15]<b style="margin: 20px;">FI</b> (def=0x0)    //    Filtering index
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLENC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065B8<b style="margin: 20px;">RFIFOMDATA00</b>//   Receive FIFO0 mailbox data0 register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DB3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DB2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DB1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DB0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065BC<b style="margin: 20px;">RFIFOMDATA10</b>//   Receive FIFO0 mailbox data1 register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DB7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DB6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DB5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DB4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065C0<b style="margin: 20px;">RFIFOMI1</b>//   Receive FIFO1 mailbox identifier register</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">SFID_EFID</b> (def=0x0)    //    The frame identifier
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EFID</b> (def=0x0)    //    The frame identifier
</li>
<li class="content">
[2]<b style="margin: 20px;">FF</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[1]<b style="margin: 20px;">FT</b> (def=0x0)    //    Frame type
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065C4<b style="margin: 20px;">RFIFOMP1</b>//   Receive FIFO1 mailbox property register</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TS</b> (def=0x0)    //    Time stamp
</li>
<li class="content">
[8:15]<b style="margin: 20px;">FI</b> (def=0x0)    //    Filtering index
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLENC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065C8<b style="margin: 20px;">RFIFOMDATA01</b>//   Receive FIFO1 mailbox data0 register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DB3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DB2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DB1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DB0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400065CC<b style="margin: 20px;">RFIFOMDATA11</b>//   Receive FIFO1 mailbox data1 register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DB7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DB6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DB5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DB4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006600<b style="margin: 20px;">FCTL</b>//   Filter control register</summary>
<ul>
<li class="content">
[8:13]<b style="margin: 20px;">HBC1F</b> (def=0xE)    //    Header bank of CAN1 filter
</li>
<li class="content">
[0]<b style="margin: 20px;">FLD</b> (def=0x1)    //    Filter lock disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006604<b style="margin: 20px;">FMCFG</b>//   Filter mode configuration register</summary>
<ul>
<li class="content">
[27]<b style="margin: 20px;">FMOD27</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[26]<b style="margin: 20px;">FMOD26</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[25]<b style="margin: 20px;">FMOD25</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[24]<b style="margin: 20px;">FMOD24</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[23]<b style="margin: 20px;">FMOD23</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[22]<b style="margin: 20px;">FMOD22</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[21]<b style="margin: 20px;">FMOD21</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[20]<b style="margin: 20px;">FMOD20</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[19]<b style="margin: 20px;">FMOD19</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[18]<b style="margin: 20px;">FMOD18</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[17]<b style="margin: 20px;">FMOD17</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[16]<b style="margin: 20px;">FMOD16</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[15]<b style="margin: 20px;">FMOD15</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[14]<b style="margin: 20px;">FMOD14</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[13]<b style="margin: 20px;">FMOD13</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[12]<b style="margin: 20px;">FMOD12</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[11]<b style="margin: 20px;">FMOD11</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[10]<b style="margin: 20px;">FMOD10</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[9]<b style="margin: 20px;">FMOD9</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[8]<b style="margin: 20px;">FMOD8</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[7]<b style="margin: 20px;">FMOD7</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[6]<b style="margin: 20px;">FMOD6</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[5]<b style="margin: 20px;">FMOD5</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[4]<b style="margin: 20px;">FMOD4</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[3]<b style="margin: 20px;">FMOD3</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[2]<b style="margin: 20px;">FMOD2</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[1]<b style="margin: 20px;">FMOD1</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[0]<b style="margin: 20px;">FMOD0</b> (def=0x0)    //    Filter mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000660C<b style="margin: 20px;">FSCFG</b>//   Filter scale configuration register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FS0</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[1]<b style="margin: 20px;">FS1</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[2]<b style="margin: 20px;">FS2</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[3]<b style="margin: 20px;">FS3</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[4]<b style="margin: 20px;">FS4</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[5]<b style="margin: 20px;">FS5</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[6]<b style="margin: 20px;">FS6</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[7]<b style="margin: 20px;">FS7</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[8]<b style="margin: 20px;">FS8</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[9]<b style="margin: 20px;">FS9</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[10]<b style="margin: 20px;">FS10</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[11]<b style="margin: 20px;">FS11</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[12]<b style="margin: 20px;">FS12</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[13]<b style="margin: 20px;">FS13</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[14]<b style="margin: 20px;">FS14</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[15]<b style="margin: 20px;">FS15</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[16]<b style="margin: 20px;">FS16</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[17]<b style="margin: 20px;">FS17</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[18]<b style="margin: 20px;">FS18</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[19]<b style="margin: 20px;">FS19</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[20]<b style="margin: 20px;">FS20</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[21]<b style="margin: 20px;">FS21</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[22]<b style="margin: 20px;">FS22</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[23]<b style="margin: 20px;">FS23</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[24]<b style="margin: 20px;">FS24</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[25]<b style="margin: 20px;">FS25</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[26]<b style="margin: 20px;">FS26</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[27]<b style="margin: 20px;">FS27</b> (def=0x0)    //    Filter scale configuration
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006614<b style="margin: 20px;">FAFIFO</b>//   Filter associated FIFO register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FAF0</b> (def=0x0)    //    Filter 0 associated with FIFO
</li>
<li class="content">
[1]<b style="margin: 20px;">FAF1</b> (def=0x0)    //    Filter 1 associated with FIFO
</li>
<li class="content">
[2]<b style="margin: 20px;">FAF2</b> (def=0x0)    //    Filter 2 associated with FIFO
</li>
<li class="content">
[3]<b style="margin: 20px;">FAF3</b> (def=0x0)    //    Filter 3 associated with FIFO
</li>
<li class="content">
[4]<b style="margin: 20px;">FAF4</b> (def=0x0)    //    Filter 4 associated with FIFO
</li>
<li class="content">
[5]<b style="margin: 20px;">FAF5</b> (def=0x0)    //    Filter 5 associated with FIFO
</li>
<li class="content">
[6]<b style="margin: 20px;">FAF6</b> (def=0x0)    //    Filter 6 associated with FIFO
</li>
<li class="content">
[7]<b style="margin: 20px;">FAF7</b> (def=0x0)    //    Filter 7 associated with FIFO
</li>
<li class="content">
[8]<b style="margin: 20px;">FAF8</b> (def=0x0)    //    Filter 8 associated with FIFO
</li>
<li class="content">
[9]<b style="margin: 20px;">FAF9</b> (def=0x0)    //    Filter 9 associated with FIFO
</li>
<li class="content">
[10]<b style="margin: 20px;">FAF10</b> (def=0x0)    //    Filter 10 associated with FIFO
</li>
<li class="content">
[11]<b style="margin: 20px;">FAF11</b> (def=0x0)    //    Filter 11 associated with FIFO
</li>
<li class="content">
[12]<b style="margin: 20px;">FAF12</b> (def=0x0)    //    Filter 12 associated with FIFO
</li>
<li class="content">
[13]<b style="margin: 20px;">FAF13</b> (def=0x0)    //    Filter 13 associated with FIFO
</li>
<li class="content">
[14]<b style="margin: 20px;">FAF14</b> (def=0x0)    //    Filter 14 associated with FIFO
</li>
<li class="content">
[15]<b style="margin: 20px;">FAF15</b> (def=0x0)    //    Filter 15 associated with FIFO
</li>
<li class="content">
[16]<b style="margin: 20px;">FAF16</b> (def=0x0)    //    Filter 16 associated with FIFO
</li>
<li class="content">
[17]<b style="margin: 20px;">FAF17</b> (def=0x0)    //    Filter 17 associated with FIFO
</li>
<li class="content">
[18]<b style="margin: 20px;">FAF18</b> (def=0x0)    //    Filter 18 associated with FIFO
</li>
<li class="content">
[19]<b style="margin: 20px;">FAF19</b> (def=0x0)    //    Filter 19 associated with FIFO
</li>
<li class="content">
[20]<b style="margin: 20px;">FAF20</b> (def=0x0)    //    Filter 20 associated with FIFO
</li>
<li class="content">
[21]<b style="margin: 20px;">FAF21</b> (def=0x0)    //    Filter 21 associated with FIFO
</li>
<li class="content">
[22]<b style="margin: 20px;">FAF22</b> (def=0x0)    //    Filter 22 associated with FIFO
</li>
<li class="content">
[23]<b style="margin: 20px;">FAF23</b> (def=0x0)    //    Filter 23 associated with FIFO
</li>
<li class="content">
[24]<b style="margin: 20px;">FAF24</b> (def=0x0)    //    Filter 24 associated with FIFO
</li>
<li class="content">
[25]<b style="margin: 20px;">FAF25</b> (def=0x0)    //    Filter 25 associated with FIFO
</li>
<li class="content">
[26]<b style="margin: 20px;">FAF26</b> (def=0x0)    //    Filter 26 associated with FIFO
</li>
<li class="content">
[27]<b style="margin: 20px;">FAF27</b> (def=0x0)    //    Filter 27 associated with FIFO
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000661C<b style="margin: 20px;">FW</b>//   Filter working register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FW0</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[1]<b style="margin: 20px;">FW1</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[2]<b style="margin: 20px;">FW2</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[3]<b style="margin: 20px;">FW3</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[4]<b style="margin: 20px;">FW4</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[5]<b style="margin: 20px;">FW5</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[6]<b style="margin: 20px;">FW6</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[7]<b style="margin: 20px;">FW7</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[8]<b style="margin: 20px;">FW8</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[9]<b style="margin: 20px;">FW9</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[10]<b style="margin: 20px;">FW10</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[11]<b style="margin: 20px;">FW11</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[12]<b style="margin: 20px;">FW12</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[13]<b style="margin: 20px;">FW13</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[14]<b style="margin: 20px;">FW14</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[15]<b style="margin: 20px;">FW15</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[16]<b style="margin: 20px;">FW16</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[17]<b style="margin: 20px;">FW17</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[18]<b style="margin: 20px;">FW18</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[19]<b style="margin: 20px;">FW19</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[20]<b style="margin: 20px;">FW20</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[21]<b style="margin: 20px;">FW21</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[22]<b style="margin: 20px;">FW22</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[23]<b style="margin: 20px;">FW23</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[24]<b style="margin: 20px;">FW24</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[25]<b style="margin: 20px;">FW25</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[26]<b style="margin: 20px;">FW26</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[27]<b style="margin: 20px;">FW27</b> (def=0x0)    //    Filter working
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006640<b style="margin: 20px;">F0DATA0</b>//   Filter 0 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006644<b style="margin: 20px;">F0DATA1</b>//   Filter 0 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006648<b style="margin: 20px;">F1DATA0</b>//   Filter 1 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000664C<b style="margin: 20px;">F1DATA1</b>//   Filter 1 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006650<b style="margin: 20px;">F2DATA0</b>//   Filter 2 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006654<b style="margin: 20px;">F2DATA1</b>//   Filter 2 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006658<b style="margin: 20px;">F3DATA0</b>//   Filter 3 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000665C<b style="margin: 20px;">F3DATA1</b>//   Filter 3 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006660<b style="margin: 20px;">F4DATA0</b>//   Filter 4 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006664<b style="margin: 20px;">F4DATA1</b>//   Filter 4 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006668<b style="margin: 20px;">F5DATA0</b>//   Filter 5 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000666C<b style="margin: 20px;">F5DATA1</b>//   Filter 5 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006670<b style="margin: 20px;">F6DATA0</b>//   Filter 6 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006674<b style="margin: 20px;">F6DATA1</b>//   Filter 6 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006678<b style="margin: 20px;">F7DATA0</b>//   Filter 7 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000667C<b style="margin: 20px;">F7DATA1</b>//   Filter 7 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006680<b style="margin: 20px;">F8DATA0</b>//   Filter 8 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006684<b style="margin: 20px;">F8DATA1</b>//   Filter 8 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006688<b style="margin: 20px;">F9DATA0</b>//   Filter 9 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000668C<b style="margin: 20px;">F9DATA1</b>//   Filter 9 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006690<b style="margin: 20px;">F10DATA0</b>//   Filter 10 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006694<b style="margin: 20px;">F10DATA1</b>//   Filter 10 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006698<b style="margin: 20px;">F11DATA0</b>//   Filter 11 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000669C<b style="margin: 20px;">F11DATA1</b>//   Filter 11 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066A0<b style="margin: 20px;">F12DATA0</b>//   Filter 12 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066A4<b style="margin: 20px;">F12DATA1</b>//   Filter 12 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066A8<b style="margin: 20px;">F13DATA0</b>//   Filter 13 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066AC<b style="margin: 20px;">F13DATA1</b>//   Filter 13 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066B0<b style="margin: 20px;">F14DATA0</b>//   Filter 14 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066B4<b style="margin: 20px;">F14DATA1</b>//   Filter 14 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066B8<b style="margin: 20px;">F15DATA0</b>//   Filter 15 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066BC<b style="margin: 20px;">F15DATA1</b>//   Filter 15 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066C0<b style="margin: 20px;">F16DATA0</b>//   Filter 16 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066C4<b style="margin: 20px;">F16DATA1</b>//   Filter 16 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066C8<b style="margin: 20px;">F17DATA0</b>//   Filter 17 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066CC<b style="margin: 20px;">F17DATA1</b>//   Filter 17 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066D0<b style="margin: 20px;">F18DATA0</b>//   Filter 18 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066D4<b style="margin: 20px;">F18DATA1</b>//   Filter 18 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066D8<b style="margin: 20px;">F19DATA0</b>//   Filter 19 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066DC<b style="margin: 20px;">F19DATA1</b>//   Filter 19 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066E0<b style="margin: 20px;">F20DATA0</b>//   Filter 20 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066E4<b style="margin: 20px;">F20DATA1</b>//   Filter 20 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066E8<b style="margin: 20px;">F21DATA0</b>//   Filter 21 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066EC<b style="margin: 20px;">F21DATA1</b>//   Filter 21 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066F0<b style="margin: 20px;">F22DATA0</b>//   Filter 22 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066F4<b style="margin: 20px;">F22DATA1</b>//   Filter 22 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066F8<b style="margin: 20px;">F23DATA0</b>//   Filter 23 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400066FC<b style="margin: 20px;">F23DATA1</b>//   Filter 23 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006700<b style="margin: 20px;">F24DATA0</b>//   Filter 24 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006704<b style="margin: 20px;">F24DATA1</b>//   Filter 24 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006708<b style="margin: 20px;">F25DATA0</b>//   Filter 25 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000670C<b style="margin: 20px;">F25DATA1</b>//   Filter 25 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006710<b style="margin: 20px;">F26DATA0</b>//   Filter 26 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006714<b style="margin: 20px;">F26DATA1</b>//   Filter 26 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006718<b style="margin: 20px;">F27DATA0</b>//   Filter 27 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000671C<b style="margin: 20px;">F27DATA1</b>//   Filter 27 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[38]  <b>CAN0_TX</b>    //    </li>
<li>[39]  <b>CAN0_RX0</b>    //    </li>
<li>[40]  <b>CAN0_RX1</b>    //    </li>
<li>[41]  <b>CAN0_EWMC</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40006800<b style="margin: 20px;">CAN1</b>// </summary>
<ul>
<li class="content"><details><summary>0x40006800<b style="margin: 20px;">CTL</b>//   Control register</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">DFZ</b> (def=0x1)    //    Debug freeze
</li>
<li class="content">
[15]<b style="margin: 20px;">SWRST</b> (def=0x0)    //    Software reset
</li>
<li class="content">
[7]<b style="margin: 20px;">TTC</b> (def=0x0)    //    Time-triggered communication
</li>
<li class="content">
[6]<b style="margin: 20px;">ABOR</b> (def=0x0)    //    Automatic bus-off recovery
</li>
<li class="content">
[5]<b style="margin: 20px;">AWU</b> (def=0x0)    //    Automatic wakeup
</li>
<li class="content">
[4]<b style="margin: 20px;">ARD</b> (def=0x0)    //    Automatic retransmission disable
</li>
<li class="content">
[3]<b style="margin: 20px;">RFOD</b> (def=0x0)    //    Receive FIFO overwrite disable
</li>
<li class="content">
[2]<b style="margin: 20px;">TFO</b> (def=0x0)    //    Transmit FIFO order
</li>
<li class="content">
[1]<b style="margin: 20px;">SLPWMOD</b> (def=0x1)    //    Sleep working mode
</li>
<li class="content">
[0]<b style="margin: 20px;">IWMOD</b> (def=0x0)    //    Initial working mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006804<b style="margin: 20px;">STAT</b>//   Status register</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">RXL</b> (def=0x1)    //    RX level
</li>
<li class="content">
[10]<b style="margin: 20px;">LASTRX</b> (def=0x1)    //    Last sample value of RX pin
</li>
<li class="content">
[9]<b style="margin: 20px;">RS</b> (def=0x0)    //    Receiving state
</li>
<li class="content">
[8]<b style="margin: 20px;">TS</b> (def=0x0)    //    Transmitting state
</li>
<li class="content">
[4]<b style="margin: 20px;">SLPIF</b> (def=0x0)    //    Status change interrupt flag of sleep working mode entering
</li>
<li class="content">
[3]<b style="margin: 20px;">WUIF</b> (def=0x0)    //    Status change interrupt flag of wakeup from sleep working mode
</li>
<li class="content">
[2]<b style="margin: 20px;">ERRIF</b> (def=0x0)    //    Error interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">SLPWS</b> (def=0x1)    //    Sleep working state
</li>
<li class="content">
[0]<b style="margin: 20px;">IWS</b> (def=0x0)    //    Initial working state
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006808<b style="margin: 20px;">TSTAT</b>//   Transmit status register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">TMLS2</b> (def=0x0)    //    Transmit mailbox 2 last sending in transmit FIFO
</li>
<li class="content">
[30]<b style="margin: 20px;">TMLS1</b> (def=0x0)    //    Transmit mailbox 1 last sending in transmit FIFO
</li>
<li class="content">
[29]<b style="margin: 20px;">TMLS0</b> (def=0x0)    //    Transmit mailbox 0 last sending in transmit FIFO
</li>
<li class="content">
[28]<b style="margin: 20px;">TME2</b> (def=0x1)    //    Transmit mailbox 2 empty
</li>
<li class="content">
[27]<b style="margin: 20px;">TME1</b> (def=0x1)    //    Transmit mailbox 1 empty
</li>
<li class="content">
[26]<b style="margin: 20px;">TME0</b> (def=0x1)    //    Transmit mailbox 0 empty
</li>
<li class="content">
[24:25]<b style="margin: 20px;">NUM</b> (def=0x0)    //    number of the transmit FIFO mailbox in which the frame will be transmitted if at least one m
</li>
<li class="content">
[23]<b style="margin: 20px;">MST2</b> (def=0x0)    //    Mailbox 2 stop transmitting
</li>
<li class="content">
[19]<b style="margin: 20px;">MTE2</b> (def=0x0)    //    Mailbox 2 transmit error
</li>
<li class="content">
[18]<b style="margin: 20px;">MAL2</b> (def=0x0)    //    Mailbox 2 arbitration lost
</li>
<li class="content">
[17]<b style="margin: 20px;">MTFNERR2</b> (def=0x0)    //    Mailbox 2 transmit finished and no error
</li>
<li class="content">
[16]<b style="margin: 20px;">MTF2</b> (def=0x0)    //    Mailbox 2 transmit finished
</li>
<li class="content">
[15]<b style="margin: 20px;">MST1</b> (def=0x0)    //    Mailbox 1 stop transmitting
</li>
<li class="content">
[11]<b style="margin: 20px;">MTE1</b> (def=0x0)    //    Mailbox 1 transmit error
</li>
<li class="content">
[10]<b style="margin: 20px;">MAL1</b> (def=0x0)    //    Mailbox 1 arbitration lost
</li>
<li class="content">
[9]<b style="margin: 20px;">MTFNERR1</b> (def=0x0)    //    Mailbox 1 transmit finished and no error
</li>
<li class="content">
[8]<b style="margin: 20px;">MTF1</b> (def=0x0)    //    Mailbox 1 transmit finished
</li>
<li class="content">
[7]<b style="margin: 20px;">MST0</b> (def=0x0)    //    Mailbox 0 stop transmitting
</li>
<li class="content">
[3]<b style="margin: 20px;">MTE0</b> (def=0x0)    //    Mailbox 0 transmit error
</li>
<li class="content">
[2]<b style="margin: 20px;">MAL0</b> (def=0x0)    //    Mailbox 0 arbitration lost
</li>
<li class="content">
[1]<b style="margin: 20px;">MTFNERR0</b> (def=0x0)    //    Mailbox 0 transmit finished and no error
</li>
<li class="content">
[0]<b style="margin: 20px;">MTF0</b> (def=0x0)    //    Mailbox 0 transmit finished
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000680C<b style="margin: 20px;">RFIFO0</b>//   Receive message FIFO0 register</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">RFD0</b> (def=0x0)    //    Receive FIFO0 dequeue
</li>
<li class="content">
[4]<b style="margin: 20px;">RFO0</b> (def=0x0)    //    Receive FIFO0 overfull
</li>
<li class="content">
[3]<b style="margin: 20px;">RFF0</b> (def=0x0)    //    Receive FIFO0 full
</li>
<li class="content">
[0:1]<b style="margin: 20px;">RFL0</b> (def=0x0)    //    Receive FIFO0 length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006810<b style="margin: 20px;">RFIFO1</b>//   Receive message FIFO1 register</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">RFD1</b> (def=0x0)    //    Receive FIFO1 dequeue
</li>
<li class="content">
[4]<b style="margin: 20px;">RFO1</b> (def=0x0)    //    Receive FIFO1 overfull
</li>
<li class="content">
[3]<b style="margin: 20px;">RFF1</b> (def=0x0)    //    Receive FIFO1 full
</li>
<li class="content">
[0:1]<b style="margin: 20px;">RFL1</b> (def=0x0)    //    Receive FIFO1 length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006814<b style="margin: 20px;">INTEN</b>//   Interrupt enable register</summary>
<ul>
<li class="content">
[17]<b style="margin: 20px;">SLPWIE</b> (def=0x0)    //    Sleep working interrupt enable
</li>
<li class="content">
[16]<b style="margin: 20px;">WIE</b> (def=0x0)    //    Wakeup interrupt enable
</li>
<li class="content">
[15]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[11]<b style="margin: 20px;">ERRNIE</b> (def=0x0)    //    Error number interrupt enable
</li>
<li class="content">
[10]<b style="margin: 20px;">BOIE</b> (def=0x0)    //    Bus-off interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PERRIE</b> (def=0x0)    //    Passive error interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">WERRIE</b> (def=0x0)    //    Warning error interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">RFOIE1</b> (def=0x0)    //    Receive FIFO1 overfull interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RFFIE1</b> (def=0x0)    //    Receive FIFO1 full interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">RFNEIE1</b> (def=0x0)    //    Receive FIFO1 not empty interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">RFOIE0</b> (def=0x0)    //    Receive FIFO0 overfull interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">RFFIE0</b> (def=0x0)    //    Receive FIFO0 full interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RFNEIE0</b> (def=0x0)    //    Receive FIFO0 not empty interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">TMEIE</b> (def=0x0)    //    Transmit mailbox empty interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006818<b style="margin: 20px;">ERR</b>//   Error register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">RECNT</b> (def=0x0)    //    Receive Error Count defined by the CAN standard
</li>
<li class="content">
[16:23]<b style="margin: 20px;">TECNT</b> (def=0x0)    //    Transmit Error Count defined by the CAN standard
</li>
<li class="content">
[4:6]<b style="margin: 20px;">ERRN</b> (def=0x0)    //    Error number
</li>
<li class="content">
[2]<b style="margin: 20px;">BOERR</b> (def=0x0)    //    Bus-off error
</li>
<li class="content">
[1]<b style="margin: 20px;">PERR</b> (def=0x0)    //    Passive error
</li>
<li class="content">
[0]<b style="margin: 20px;">WERR</b> (def=0x0)    //    Warning error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000681C<b style="margin: 20px;">BT</b>//   Bit timing register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">SCMOD</b> (def=0x0)    //    Silent communication mode
</li>
<li class="content">
[30]<b style="margin: 20px;">LCMOD</b> (def=0x0)    //    Loopback communication mode
</li>
<li class="content">
[24:25]<b style="margin: 20px;">SJW</b> (def=0x1)    //    Resynchronization jump width
</li>
<li class="content">
[20:22]<b style="margin: 20px;">BS2</b> (def=0x2)    //    Bit segment 2
</li>
<li class="content">
[16:19]<b style="margin: 20px;">BS1</b> (def=0x3)    //    Bit segment 1
</li>
<li class="content">
[0:9]<b style="margin: 20px;">BAUDPSC</b> (def=0x0)    //    Baud rate prescaler
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006980<b style="margin: 20px;">TMI0</b>//   Transmit mailbox identifier register 0</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">SFID_EFID</b> (def=0x0)    //    The frame identifier
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EFID</b> (def=0x0)    //    The frame identifier
</li>
<li class="content">
[2]<b style="margin: 20px;">FF</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[1]<b style="margin: 20px;">FT</b> (def=0x0)    //    Frame type
</li>
<li class="content">
[0]<b style="margin: 20px;">TEN</b> (def=0x0)    //    Transmit enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006984<b style="margin: 20px;">TMP0</b>//   Transmit mailbox property register 0</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TS</b> (def=0x0)    //    Time stamp
</li>
<li class="content">
[8]<b style="margin: 20px;">TSEN</b> (def=0x0)    //    Time stamp enable
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLENC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006988<b style="margin: 20px;">TMDATA00</b>//   Transmit mailbox data0 register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DB3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DB2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DB1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DB0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000698C<b style="margin: 20px;">TMDATA10</b>//   Transmit mailbox data1 register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DB7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DB6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DB5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DB4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006990<b style="margin: 20px;">TMI1</b>//   Transmit mailbox identifier register 1</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">SFID_EFID</b> (def=0x0)    //    The frame identifier
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EFID</b> (def=0x0)    //    The frame identifier
</li>
<li class="content">
[2]<b style="margin: 20px;">FF</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[1]<b style="margin: 20px;">FT</b> (def=0x0)    //    Frame type
</li>
<li class="content">
[0]<b style="margin: 20px;">TEN</b> (def=0x0)    //    Transmit enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006994<b style="margin: 20px;">TMP1</b>//   Transmit mailbox property register 1</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TS</b> (def=0x0)    //    Time stamp
</li>
<li class="content">
[8]<b style="margin: 20px;">TSEN</b> (def=0x0)    //    Time stamp enable
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLENC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006998<b style="margin: 20px;">TMDATA01</b>//   Transmit mailbox data0 register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DB3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DB2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DB1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DB0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000699C<b style="margin: 20px;">TMDATA11</b>//   Transmit mailbox data1 register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DB7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DB6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DB5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DB4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069A0<b style="margin: 20px;">TMI2</b>//   Transmit mailbox identifier register 2</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">SFID_EFID</b> (def=0x0)    //    The frame identifier
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EFID</b> (def=0x0)    //    The frame identifier
</li>
<li class="content">
[2]<b style="margin: 20px;">FF</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[1]<b style="margin: 20px;">FT</b> (def=0x0)    //    Frame type
</li>
<li class="content">
[0]<b style="margin: 20px;">TEN</b> (def=0x0)    //    Transmit enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069A4<b style="margin: 20px;">TMP2</b>//   Transmit mailbox property register 2</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TS</b> (def=0x0)    //    Time stamp
</li>
<li class="content">
[8]<b style="margin: 20px;">TSEN</b> (def=0x0)    //    Time stamp enable
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLENC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069A8<b style="margin: 20px;">TMDATA02</b>//   Transmit mailbox data0 register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DB3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DB2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DB1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DB0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069AC<b style="margin: 20px;">TMDATA12</b>//   Transmit mailbox data1 register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DB7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DB6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DB5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DB4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069B0<b style="margin: 20px;">RFIFOMI0</b>//   Receive FIFO mailbox identifier register</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">SFID_EFID</b> (def=0x0)    //    The frame identifier
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EFID</b> (def=0x0)    //    The frame identifier
</li>
<li class="content">
[2]<b style="margin: 20px;">FF</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[1]<b style="margin: 20px;">FT</b> (def=0x0)    //    Frame type
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069B4<b style="margin: 20px;">RFIFOMP0</b>//   Receive FIFO0 mailbox property register</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TS</b> (def=0x0)    //    Time stamp
</li>
<li class="content">
[8:15]<b style="margin: 20px;">FI</b> (def=0x0)    //    Filtering index
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLENC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069B8<b style="margin: 20px;">RFIFOMDATA00</b>//   Receive FIFO0 mailbox data0 register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DB3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DB2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DB1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DB0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069BC<b style="margin: 20px;">RFIFOMDATA10</b>//   Receive FIFO0 mailbox data1 register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DB7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DB6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DB5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DB4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069C0<b style="margin: 20px;">RFIFOMI1</b>//   Receive FIFO1 mailbox identifier register</summary>
<ul>
<li class="content">
[21:31]<b style="margin: 20px;">SFID_EFID</b> (def=0x0)    //    The frame identifier
</li>
<li class="content">
[3:20]<b style="margin: 20px;">EFID</b> (def=0x0)    //    The frame identifier
</li>
<li class="content">
[2]<b style="margin: 20px;">FF</b> (def=0x0)    //    Frame format
</li>
<li class="content">
[1]<b style="margin: 20px;">FT</b> (def=0x0)    //    Frame type
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069C4<b style="margin: 20px;">RFIFOMP1</b>//   Receive FIFO1 mailbox property register</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">TS</b> (def=0x0)    //    Time stamp
</li>
<li class="content">
[8:15]<b style="margin: 20px;">FI</b> (def=0x0)    //    Filtering index
</li>
<li class="content">
[0:3]<b style="margin: 20px;">DLENC</b> (def=0x0)    //    Data length code
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069C8<b style="margin: 20px;">RFIFOMDATA01</b>//   Receive FIFO1 mailbox data0 register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DB3</b> (def=0x0)    //    Data byte 3
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DB2</b> (def=0x0)    //    Data byte 2
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DB1</b> (def=0x0)    //    Data byte 1
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DB0</b> (def=0x0)    //    Data byte 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x400069CC<b style="margin: 20px;">RFIFOMDATA11</b>//   Receive FIFO1 mailbox data1 register</summary>
<ul>
<li class="content">
[24:31]<b style="margin: 20px;">DB7</b> (def=0x0)    //    Data byte 7
</li>
<li class="content">
[16:23]<b style="margin: 20px;">DB6</b> (def=0x0)    //    Data byte 6
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DB5</b> (def=0x0)    //    Data byte 5
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DB4</b> (def=0x0)    //    Data byte 4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A00<b style="margin: 20px;">FCTL</b>//   Filter control register</summary>
<ul>
<li class="content">
[8:13]<b style="margin: 20px;">HBC1F</b> (def=0xE)    //    Header bank of CAN1 filter
</li>
<li class="content">
[0]<b style="margin: 20px;">FLD</b> (def=0x1)    //    Filter lock disable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A04<b style="margin: 20px;">FMCFG</b>//   Filter mode configuration register</summary>
<ul>
<li class="content">
[27]<b style="margin: 20px;">FMOD27</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[26]<b style="margin: 20px;">FMOD26</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[25]<b style="margin: 20px;">FMOD25</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[24]<b style="margin: 20px;">FMOD24</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[23]<b style="margin: 20px;">FMOD23</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[22]<b style="margin: 20px;">FMOD22</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[21]<b style="margin: 20px;">FMOD21</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[20]<b style="margin: 20px;">FMOD20</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[19]<b style="margin: 20px;">FMOD19</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[18]<b style="margin: 20px;">FMOD18</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[17]<b style="margin: 20px;">FMOD17</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[16]<b style="margin: 20px;">FMOD16</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[15]<b style="margin: 20px;">FMOD15</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[14]<b style="margin: 20px;">FMOD14</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[13]<b style="margin: 20px;">FMOD13</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[12]<b style="margin: 20px;">FMOD12</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[11]<b style="margin: 20px;">FMOD11</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[10]<b style="margin: 20px;">FMOD10</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[9]<b style="margin: 20px;">FMOD9</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[8]<b style="margin: 20px;">FMOD8</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[7]<b style="margin: 20px;">FMOD7</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[6]<b style="margin: 20px;">FMOD6</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[5]<b style="margin: 20px;">FMOD5</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[4]<b style="margin: 20px;">FMOD4</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[3]<b style="margin: 20px;">FMOD3</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[2]<b style="margin: 20px;">FMOD2</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[1]<b style="margin: 20px;">FMOD1</b> (def=0x0)    //    Filter mode
</li>
<li class="content">
[0]<b style="margin: 20px;">FMOD0</b> (def=0x0)    //    Filter mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A0C<b style="margin: 20px;">FSCFG</b>//   Filter scale configuration register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FS0</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[1]<b style="margin: 20px;">FS1</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[2]<b style="margin: 20px;">FS2</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[3]<b style="margin: 20px;">FS3</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[4]<b style="margin: 20px;">FS4</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[5]<b style="margin: 20px;">FS5</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[6]<b style="margin: 20px;">FS6</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[7]<b style="margin: 20px;">FS7</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[8]<b style="margin: 20px;">FS8</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[9]<b style="margin: 20px;">FS9</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[10]<b style="margin: 20px;">FS10</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[11]<b style="margin: 20px;">FS11</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[12]<b style="margin: 20px;">FS12</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[13]<b style="margin: 20px;">FS13</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[14]<b style="margin: 20px;">FS14</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[15]<b style="margin: 20px;">FS15</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[16]<b style="margin: 20px;">FS16</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[17]<b style="margin: 20px;">FS17</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[18]<b style="margin: 20px;">FS18</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[19]<b style="margin: 20px;">FS19</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[20]<b style="margin: 20px;">FS20</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[21]<b style="margin: 20px;">FS21</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[22]<b style="margin: 20px;">FS22</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[23]<b style="margin: 20px;">FS23</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[24]<b style="margin: 20px;">FS24</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[25]<b style="margin: 20px;">FS25</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[26]<b style="margin: 20px;">FS26</b> (def=0x0)    //    Filter scale configuration
</li>
<li class="content">
[27]<b style="margin: 20px;">FS27</b> (def=0x0)    //    Filter scale configuration
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A14<b style="margin: 20px;">FAFIFO</b>//   Filter associated FIFO register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FAF0</b> (def=0x0)    //    Filter 0 associated with FIFO
</li>
<li class="content">
[1]<b style="margin: 20px;">FAF1</b> (def=0x0)    //    Filter 1 associated with FIFO
</li>
<li class="content">
[2]<b style="margin: 20px;">FAF2</b> (def=0x0)    //    Filter 2 associated with FIFO
</li>
<li class="content">
[3]<b style="margin: 20px;">FAF3</b> (def=0x0)    //    Filter 3 associated with FIFO
</li>
<li class="content">
[4]<b style="margin: 20px;">FAF4</b> (def=0x0)    //    Filter 4 associated with FIFO
</li>
<li class="content">
[5]<b style="margin: 20px;">FAF5</b> (def=0x0)    //    Filter 5 associated with FIFO
</li>
<li class="content">
[6]<b style="margin: 20px;">FAF6</b> (def=0x0)    //    Filter 6 associated with FIFO
</li>
<li class="content">
[7]<b style="margin: 20px;">FAF7</b> (def=0x0)    //    Filter 7 associated with FIFO
</li>
<li class="content">
[8]<b style="margin: 20px;">FAF8</b> (def=0x0)    //    Filter 8 associated with FIFO
</li>
<li class="content">
[9]<b style="margin: 20px;">FAF9</b> (def=0x0)    //    Filter 9 associated with FIFO
</li>
<li class="content">
[10]<b style="margin: 20px;">FAF10</b> (def=0x0)    //    Filter 10 associated with FIFO
</li>
<li class="content">
[11]<b style="margin: 20px;">FAF11</b> (def=0x0)    //    Filter 11 associated with FIFO
</li>
<li class="content">
[12]<b style="margin: 20px;">FAF12</b> (def=0x0)    //    Filter 12 associated with FIFO
</li>
<li class="content">
[13]<b style="margin: 20px;">FAF13</b> (def=0x0)    //    Filter 13 associated with FIFO
</li>
<li class="content">
[14]<b style="margin: 20px;">FAF14</b> (def=0x0)    //    Filter 14 associated with FIFO
</li>
<li class="content">
[15]<b style="margin: 20px;">FAF15</b> (def=0x0)    //    Filter 15 associated with FIFO
</li>
<li class="content">
[16]<b style="margin: 20px;">FAF16</b> (def=0x0)    //    Filter 16 associated with FIFO
</li>
<li class="content">
[17]<b style="margin: 20px;">FAF17</b> (def=0x0)    //    Filter 17 associated with FIFO
</li>
<li class="content">
[18]<b style="margin: 20px;">FAF18</b> (def=0x0)    //    Filter 18 associated with FIFO
</li>
<li class="content">
[19]<b style="margin: 20px;">FAF19</b> (def=0x0)    //    Filter 19 associated with FIFO
</li>
<li class="content">
[20]<b style="margin: 20px;">FAF20</b> (def=0x0)    //    Filter 20 associated with FIFO
</li>
<li class="content">
[21]<b style="margin: 20px;">FAF21</b> (def=0x0)    //    Filter 21 associated with FIFO
</li>
<li class="content">
[22]<b style="margin: 20px;">FAF22</b> (def=0x0)    //    Filter 22 associated with FIFO
</li>
<li class="content">
[23]<b style="margin: 20px;">FAF23</b> (def=0x0)    //    Filter 23 associated with FIFO
</li>
<li class="content">
[24]<b style="margin: 20px;">FAF24</b> (def=0x0)    //    Filter 24 associated with FIFO
</li>
<li class="content">
[25]<b style="margin: 20px;">FAF25</b> (def=0x0)    //    Filter 25 associated with FIFO
</li>
<li class="content">
[26]<b style="margin: 20px;">FAF26</b> (def=0x0)    //    Filter 26 associated with FIFO
</li>
<li class="content">
[27]<b style="margin: 20px;">FAF27</b> (def=0x0)    //    Filter 27 associated with FIFO
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A1C<b style="margin: 20px;">FW</b>//   Filter working register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FW0</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[1]<b style="margin: 20px;">FW1</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[2]<b style="margin: 20px;">FW2</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[3]<b style="margin: 20px;">FW3</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[4]<b style="margin: 20px;">FW4</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[5]<b style="margin: 20px;">FW5</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[6]<b style="margin: 20px;">FW6</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[7]<b style="margin: 20px;">FW7</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[8]<b style="margin: 20px;">FW8</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[9]<b style="margin: 20px;">FW9</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[10]<b style="margin: 20px;">FW10</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[11]<b style="margin: 20px;">FW11</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[12]<b style="margin: 20px;">FW12</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[13]<b style="margin: 20px;">FW13</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[14]<b style="margin: 20px;">FW14</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[15]<b style="margin: 20px;">FW15</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[16]<b style="margin: 20px;">FW16</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[17]<b style="margin: 20px;">FW17</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[18]<b style="margin: 20px;">FW18</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[19]<b style="margin: 20px;">FW19</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[20]<b style="margin: 20px;">FW20</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[21]<b style="margin: 20px;">FW21</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[22]<b style="margin: 20px;">FW22</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[23]<b style="margin: 20px;">FW23</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[24]<b style="margin: 20px;">FW24</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[25]<b style="margin: 20px;">FW25</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[26]<b style="margin: 20px;">FW26</b> (def=0x0)    //    Filter working
</li>
<li class="content">
[27]<b style="margin: 20px;">FW27</b> (def=0x0)    //    Filter working
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A40<b style="margin: 20px;">F0DATA0</b>//   Filter 0 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A44<b style="margin: 20px;">F0DATA1</b>//   Filter 0 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A48<b style="margin: 20px;">F1DATA0</b>//   Filter 1 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A4C<b style="margin: 20px;">F1DATA1</b>//   Filter 1 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A50<b style="margin: 20px;">F2DATA0</b>//   Filter 2 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A54<b style="margin: 20px;">F2DATA1</b>//   Filter 2 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A58<b style="margin: 20px;">F3DATA0</b>//   Filter 3 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A5C<b style="margin: 20px;">F3DATA1</b>//   Filter 3 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A60<b style="margin: 20px;">F4DATA0</b>//   Filter 4 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A64<b style="margin: 20px;">F4DATA1</b>//   Filter 4 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A68<b style="margin: 20px;">F5DATA0</b>//   Filter 5 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A6C<b style="margin: 20px;">F5DATA1</b>//   Filter 5 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A70<b style="margin: 20px;">F6DATA0</b>//   Filter 6 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A74<b style="margin: 20px;">F6DATA1</b>//   Filter 6 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A78<b style="margin: 20px;">F7DATA0</b>//   Filter 7 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A7C<b style="margin: 20px;">F7DATA1</b>//   Filter 7 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A80<b style="margin: 20px;">F8DATA0</b>//   Filter 8 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A84<b style="margin: 20px;">F8DATA1</b>//   Filter 8 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A88<b style="margin: 20px;">F9DATA0</b>//   Filter 9 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A8C<b style="margin: 20px;">F9DATA1</b>//   Filter 9 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A90<b style="margin: 20px;">F10DATA0</b>//   Filter 10 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A94<b style="margin: 20px;">F10DATA1</b>//   Filter 10 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A98<b style="margin: 20px;">F11DATA0</b>//   Filter 11 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006A9C<b style="margin: 20px;">F11DATA1</b>//   Filter 11 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AA0<b style="margin: 20px;">F12DATA0</b>//   Filter 12 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AA4<b style="margin: 20px;">F12DATA1</b>//   Filter 12 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AA8<b style="margin: 20px;">F13DATA0</b>//   Filter 13 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AAC<b style="margin: 20px;">F13DATA1</b>//   Filter 13 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AB0<b style="margin: 20px;">F14DATA0</b>//   Filter 14 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AB4<b style="margin: 20px;">F14DATA1</b>//   Filter 14 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AB8<b style="margin: 20px;">F15DATA0</b>//   Filter 15 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006ABC<b style="margin: 20px;">F15DATA1</b>//   Filter 15 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AC0<b style="margin: 20px;">F16DATA0</b>//   Filter 16 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AC4<b style="margin: 20px;">F16DATA1</b>//   Filter 16 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AC8<b style="margin: 20px;">F17DATA0</b>//   Filter 17 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006ACC<b style="margin: 20px;">F17DATA1</b>//   Filter 17 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AD0<b style="margin: 20px;">F18DATA0</b>//   Filter 18 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AD4<b style="margin: 20px;">F18DATA1</b>//   Filter 18 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AD8<b style="margin: 20px;">F19DATA0</b>//   Filter 19 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006ADC<b style="margin: 20px;">F19DATA1</b>//   Filter 19 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AE0<b style="margin: 20px;">F20DATA0</b>//   Filter 20 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AE4<b style="margin: 20px;">F20DATA1</b>//   Filter 20 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AE8<b style="margin: 20px;">F21DATA0</b>//   Filter 21 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AEC<b style="margin: 20px;">F21DATA1</b>//   Filter 21 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AF0<b style="margin: 20px;">F22DATA0</b>//   Filter 22 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AF4<b style="margin: 20px;">F22DATA1</b>//   Filter 22 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AF8<b style="margin: 20px;">F23DATA0</b>//   Filter 23 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006AFC<b style="margin: 20px;">F23DATA1</b>//   Filter 23 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006B00<b style="margin: 20px;">F24DATA0</b>//   Filter 24 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006B04<b style="margin: 20px;">F24DATA1</b>//   Filter 24 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006B08<b style="margin: 20px;">F25DATA0</b>//   Filter 25 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006B0C<b style="margin: 20px;">F25DATA1</b>//   Filter 25 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006B10<b style="margin: 20px;">F26DATA0</b>//   Filter 26 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006B14<b style="margin: 20px;">F26DATA1</b>//   Filter 26 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006B18<b style="margin: 20px;">F27DATA0</b>//   Filter 27 data 0 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40006B1C<b style="margin: 20px;">F27DATA1</b>//   Filter 27 data 1 register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FD0</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[1]<b style="margin: 20px;">FD1</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[2]<b style="margin: 20px;">FD2</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[3]<b style="margin: 20px;">FD3</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[4]<b style="margin: 20px;">FD4</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[5]<b style="margin: 20px;">FD5</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[6]<b style="margin: 20px;">FD6</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[7]<b style="margin: 20px;">FD7</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[8]<b style="margin: 20px;">FD8</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[9]<b style="margin: 20px;">FD9</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[10]<b style="margin: 20px;">FD10</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[11]<b style="margin: 20px;">FD11</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[12]<b style="margin: 20px;">FD12</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[13]<b style="margin: 20px;">FD13</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[14]<b style="margin: 20px;">FD14</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[15]<b style="margin: 20px;">FD15</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[16]<b style="margin: 20px;">FD16</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[17]<b style="margin: 20px;">FD17</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[18]<b style="margin: 20px;">FD18</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[19]<b style="margin: 20px;">FD19</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[20]<b style="margin: 20px;">FD20</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[21]<b style="margin: 20px;">FD21</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[22]<b style="margin: 20px;">FD22</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[23]<b style="margin: 20px;">FD23</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[24]<b style="margin: 20px;">FD24</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[25]<b style="margin: 20px;">FD25</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[26]<b style="margin: 20px;">FD26</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[27]<b style="margin: 20px;">FD27</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[28]<b style="margin: 20px;">FD28</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[29]<b style="margin: 20px;">FD29</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[30]<b style="margin: 20px;">FD30</b> (def=0x0)    //    Filter bits
</li>
<li class="content">
[31]<b style="margin: 20px;">FD31</b> (def=0x0)    //    Filter bits
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[82]  <b>CAN1_TX</b>    //    </li>
<li>[83]  <b>CAN1_RX0</b>    //    </li>
<li>[84]  <b>CAN1_RX1</b>    //    </li>
<li>[85]  <b>CAN1_EWMC</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40023000<b style="margin: 20px;">CRC</b>// cyclic redundancy check calculation unit</summary>
<ul>
<li class="content"><details><summary>0x40023000<b style="margin: 20px;">DATA</b>//   Data register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">DATA</b> (def=0xFFFFFFFF)    //    CRC calculation result bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023004<b style="margin: 20px;">FDATA</b>//   Free data register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">FDATA</b> (def=0x0)    //    Free Data Register bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023008<b style="margin: 20px;">CTL</b>//   Control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RST</b> (def=0x0)    //    reset bit
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007400<b style="margin: 20px;">DAC</b>// Digital-to-analog converter</summary>
<ul>
<li class="content"><details><summary>0x40007400<b style="margin: 20px;">CTL</b>//   control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DEN0</b> (def=0x0)    //    DAC0 enable
</li>
<li class="content">
[1]<b style="margin: 20px;">DBOFF0</b> (def=0x0)    //    DAC0 output buffer turn off
</li>
<li class="content">
[2]<b style="margin: 20px;">DTEN0</b> (def=0x0)    //    DAC0 trigger enable
</li>
<li class="content">
[3:5]<b style="margin: 20px;">DTSEL0</b> (def=0x0)    //    DAC0 trigger selection
</li>
<li class="content">
[6:7]<b style="margin: 20px;">DWM0</b> (def=0x0)    //    DAC0 noise wave mode
</li>
<li class="content">
[8:11]<b style="margin: 20px;">DWBW0</b> (def=0x0)    //    DAC0 noise wave bit width
</li>
<li class="content">
[12]<b style="margin: 20px;">DDMAEN0</b> (def=0x0)    //    DAC0 DMA enable
</li>
<li class="content">
[16]<b style="margin: 20px;">DEN1</b> (def=0x0)    //    DAC1 enable
</li>
<li class="content">
[17]<b style="margin: 20px;">DBOFF1</b> (def=0x0)    //    DAC1 output buffer turn off
</li>
<li class="content">
[18]<b style="margin: 20px;">DTEN1</b> (def=0x0)    //    DAC1 trigger enable
</li>
<li class="content">
[19:21]<b style="margin: 20px;">DTSEL1</b> (def=0x0)    //    DAC1 trigger selection
</li>
<li class="content">
[22:23]<b style="margin: 20px;">DWM1</b> (def=0x0)    //    DAC1 noise wave mode
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DWBW1</b> (def=0x0)    //    DAC1 noise wave bit width
</li>
<li class="content">
[28]<b style="margin: 20px;">DDMAEN1</b> (def=0x0)    //    DAC1 DMA enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007404<b style="margin: 20px;">SWT</b>//   software trigger register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SWTR0</b> (def=0x0)    //    DAC0 software trigger
</li>
<li class="content">
[1]<b style="margin: 20px;">SWTR1</b> (def=0x0)    //    DAC1 software trigger
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007408<b style="margin: 20px;">DAC0_R12DH</b>//   DAC0 12-bit right-aligned data holding register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DAC0_DH</b> (def=0x0)    //    DAC0 12-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000740C<b style="margin: 20px;">DAC0_L12DH</b>//   DAC0 12-bit left-aligned data holding register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DAC0_DH</b> (def=0x0)    //    DAC0 12-bit left-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007410<b style="margin: 20px;">DAC0_R8DH</b>//   DAC0 8-bit right aligned data holding register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DAC0_DH</b> (def=0x0)    //    DAC0 8-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007414<b style="margin: 20px;">DAC1_R12DH</b>//   DAC1 12-bit right-aligned data holding register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DAC1_DH</b> (def=0x0)    //    DAC1 12-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007418<b style="margin: 20px;">DAC1_L12DH</b>//   DAC1 12-bit left aligned data holding register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DAC1_DH</b> (def=0x0)    //    DAC1 12-bit left-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000741C<b style="margin: 20px;">DAC1_R8DH</b>//   DAC1 8-bit right aligned data holding register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DAC1_DH</b> (def=0x0)    //    DAC1 8-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007420<b style="margin: 20px;">DACC_R12DH</b>//   DAC concurrent mode 12-bit right-aligned data holding register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DAC0_DH</b> (def=0x0)    //    DAC0 12-bit right-aligned data
</li>
<li class="content">
[16:27]<b style="margin: 20px;">DAC1_DH</b> (def=0x0)    //    DAC1 12-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007424<b style="margin: 20px;">DACC_L12DH</b>//   DAC concurrent mode 12-bit left aligned data holding register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DAC0_DH</b> (def=0x0)    //    DAC0 12-bit left-aligned data
</li>
<li class="content">
[20:31]<b style="margin: 20px;">DAC1_DH</b> (def=0x0)    //    DAC1 12-bit left-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007428<b style="margin: 20px;">DACC_R8DH</b>//   DAC concurrent mode 8-bit right aligned data holding register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DAC0_DH</b> (def=0x0)    //    DAC0 8-bit right-aligned data
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DAC1_DH</b> (def=0x0)    //    DAC1 8-bit right-aligned data
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000742C<b style="margin: 20px;">DAC0_DO</b>//   DAC0 data output register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DAC0_DO</b> (def=0x0)    //    DAC0 data output
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007430<b style="margin: 20px;">DAC1_DO</b>//   DAC1 data output register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DAC1_DO</b> (def=0x0)    //    DAC1 data output
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0xE0042000<b style="margin: 20px;">DBG</b>// Debug support</summary>
<ul>
<li class="content"><details><summary>0xE0042000<b style="margin: 20px;">ID</b>//   ID code register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">ID_CODE</b> (def=0x0)    //    DBG ID code register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE0042004<b style="margin: 20px;">CTL</b>//   Control register 0</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SLP_HOLD</b> (def=0x0)    //    Sleep mode hold register
</li>
<li class="content">
[1]<b style="margin: 20px;">DSLP_HOLD</b> (def=0x0)    //    Deep-sleep mode hold register
</li>
<li class="content">
[2]<b style="margin: 20px;">STB_HOLD</b> (def=0x0)    //    Standby mode hold register
</li>
<li class="content">
[8]<b style="margin: 20px;">FWDGT_HOLD</b> (def=0x0)    //    FWDGT hold bit
</li>
<li class="content">
[9]<b style="margin: 20px;">WWDGT_HOLD</b> (def=0x0)    //    WWDGT hold bit
</li>
<li class="content">
[10]<b style="margin: 20px;">TIMER0_HOLD</b> (def=0x0)    //    TIMER 0 hold bit
</li>
<li class="content">
[11]<b style="margin: 20px;">TIMER1_HOLD</b> (def=0x0)    //    TIMER 1 hold bit
</li>
<li class="content">
[12]<b style="margin: 20px;">TIMER2_HOLD</b> (def=0x0)    //    TIMER 2 hold bit
</li>
<li class="content">
[13]<b style="margin: 20px;">TIMER3_HOLD</b> (def=0x0)    //    TIMER 23 hold bit
</li>
<li class="content">
[14]<b style="margin: 20px;">CAN0_HOLD</b> (def=0x0)    //    CAN0 hold bit
</li>
<li class="content">
[15]<b style="margin: 20px;">I2C0_HOLD</b> (def=0x0)    //    I2C0 hold bit
</li>
<li class="content">
[16]<b style="margin: 20px;">I2C1_HOLD</b> (def=0x0)    //    I2C1 hold bit
</li>
<li class="content">
[18]<b style="margin: 20px;">TIMER4_HOLD</b> (def=0x0)    //    TIMER4_HOLD
</li>
<li class="content">
[19]<b style="margin: 20px;">TIMER5_HOLD</b> (def=0x0)    //    TIMER 5 hold bit
</li>
<li class="content">
[20]<b style="margin: 20px;">TIMER6_HOLD</b> (def=0x0)    //    TIMER 6 hold bit
</li>
<li class="content">
[21]<b style="margin: 20px;">CAN1_HOLD</b> (def=0x0)    //    CAN1 hold bit
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020000<b style="margin: 20px;">DMA0</b>// DMA controller</summary>
<ul>
<li class="content"><details><summary>0x40020000<b style="margin: 20px;">INTF</b>//   Interrupt flag register </summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">GIF0</b> (def=0x0)    //    Global interrupt flag of channel 0
</li>
<li class="content">
[1]<b style="margin: 20px;">FTFIF0</b> (def=0x0)    //    Full Transfer finish flag of channe 0
</li>
<li class="content">
[2]<b style="margin: 20px;">HTFIF0</b> (def=0x0)    //    Half transfer finish flag of channel 0
</li>
<li class="content">
[3]<b style="margin: 20px;">ERRIF0</b> (def=0x0)    //    Error flag of channel 0
</li>
<li class="content">
[4]<b style="margin: 20px;">GIF1</b> (def=0x0)    //    Global interrupt flag of channel 1
</li>
<li class="content">
[5]<b style="margin: 20px;">FTFIF1</b> (def=0x0)    //    Full Transfer finish flag of channe 1
</li>
<li class="content">
[6]<b style="margin: 20px;">HTFIF1</b> (def=0x0)    //    Half transfer finish flag of channel 1
</li>
<li class="content">
[7]<b style="margin: 20px;">ERRIF1</b> (def=0x0)    //    Error flag of channel 1
</li>
<li class="content">
[8]<b style="margin: 20px;">GIF2</b> (def=0x0)    //    Global interrupt flag of channel 2
</li>
<li class="content">
[9]<b style="margin: 20px;">FTFIF2</b> (def=0x0)    //    Full Transfer finish flag of channe 2
</li>
<li class="content">
[10]<b style="margin: 20px;">HTFIF2</b> (def=0x0)    //    Half transfer finish flag of channel 2
</li>
<li class="content">
[11]<b style="margin: 20px;">ERRIF2</b> (def=0x0)    //    Error flag of channel 2
</li>
<li class="content">
[12]<b style="margin: 20px;">GIF3</b> (def=0x0)    //    Global interrupt flag of channel 3
</li>
<li class="content">
[13]<b style="margin: 20px;">FTFIF3</b> (def=0x0)    //    Full Transfer finish flag of channe 3
</li>
<li class="content">
[14]<b style="margin: 20px;">HTFIF3</b> (def=0x0)    //    Half transfer finish flag of channel 3
</li>
<li class="content">
[15]<b style="margin: 20px;">ERRIF3</b> (def=0x0)    //    Error flag of channel 3
</li>
<li class="content">
[16]<b style="margin: 20px;">GIF4</b> (def=0x0)    //    Global interrupt flag of channel 4
</li>
<li class="content">
[17]<b style="margin: 20px;">FTFIF4</b> (def=0x0)    //    Full Transfer finish flag of channe 4
</li>
<li class="content">
[18]<b style="margin: 20px;">HTFIF4</b> (def=0x0)    //    Half transfer finish flag of channel 4
</li>
<li class="content">
[19]<b style="margin: 20px;">ERRIF4</b> (def=0x0)    //    Error flag of channel 4
</li>
<li class="content">
[20]<b style="margin: 20px;">GIF5</b> (def=0x0)    //    Global interrupt flag of channel 5
</li>
<li class="content">
[21]<b style="margin: 20px;">FTFIF5</b> (def=0x0)    //    Full Transfer finish flag of channe 5
</li>
<li class="content">
[22]<b style="margin: 20px;">HTFIF5</b> (def=0x0)    //    Half transfer finish flag of channel 5
</li>
<li class="content">
[23]<b style="margin: 20px;">ERRIF5</b> (def=0x0)    //    Error flag of channel 5
</li>
<li class="content">
[24]<b style="margin: 20px;">GIF6</b> (def=0x0)    //    Global interrupt flag of channel 6
</li>
<li class="content">
[25]<b style="margin: 20px;">FTFIF6</b> (def=0x0)    //    Full Transfer finish flag of channe 6
</li>
<li class="content">
[26]<b style="margin: 20px;">HTFIF6</b> (def=0x0)    //    Half transfer finish flag of channel 6
</li>
<li class="content">
[27]<b style="margin: 20px;">ERRIF6</b> (def=0x0)    //    Error flag of channel 6
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020004<b style="margin: 20px;">INTC</b>//   Interrupt flag clear register </summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">GIFC0</b> (def=0x0)    //    Clear global interrupt flag of channel 0
</li>
<li class="content">
[1]<b style="margin: 20px;">FTFIFC0</b> (def=0x0)    //    Clear bit for full transfer finish flag of channel 0
</li>
<li class="content">
[2]<b style="margin: 20px;">HTFIFC0</b> (def=0x0)    //    Clear bit for half transfer finish flag of channel 0
</li>
<li class="content">
[3]<b style="margin: 20px;">ERRIFC0</b> (def=0x0)    //    Clear bit for error flag of channel 0
</li>
<li class="content">
[4]<b style="margin: 20px;">GIFC1</b> (def=0x0)    //    Clear global interrupt flag of channel 1
</li>
<li class="content">
[5]<b style="margin: 20px;">FTFIFC1</b> (def=0x0)    //    Clear bit for full transfer finish flag of channel 1
</li>
<li class="content">
[6]<b style="margin: 20px;">HTFIFC1</b> (def=0x0)    //    Clear bit for half transfer finish flag of channel 1
</li>
<li class="content">
[7]<b style="margin: 20px;">ERRIFC1</b> (def=0x0)    //    Clear bit for error flag of channel 1
</li>
<li class="content">
[8]<b style="margin: 20px;">GIFC2</b> (def=0x0)    //    Clear global interrupt flag of channel 2
</li>
<li class="content">
[9]<b style="margin: 20px;">FTFIFC2</b> (def=0x0)    //    Clear bit for full transfer finish flag of channel 2
</li>
<li class="content">
[10]<b style="margin: 20px;">HTFIFC2</b> (def=0x0)    //    Clear bit for half transfer finish flag of channel 2
</li>
<li class="content">
[11]<b style="margin: 20px;">ERRIFC2</b> (def=0x0)    //    Clear bit for error flag of channel 2
</li>
<li class="content">
[12]<b style="margin: 20px;">GIFC3</b> (def=0x0)    //    Clear global interrupt flag of channel 3
</li>
<li class="content">
[13]<b style="margin: 20px;">FTFIFC3</b> (def=0x0)    //    Clear bit for full transfer finish flag of channel 3
</li>
<li class="content">
[14]<b style="margin: 20px;">HTFIFC3</b> (def=0x0)    //    Clear bit for half transfer finish flag of channel 3
</li>
<li class="content">
[15]<b style="margin: 20px;">ERRIFC3</b> (def=0x0)    //    Clear bit for error flag of channel 3
</li>
<li class="content">
[16]<b style="margin: 20px;">GIFC4</b> (def=0x0)    //    Clear global interrupt flag of channel 4
</li>
<li class="content">
[17]<b style="margin: 20px;">FTFIFC4</b> (def=0x0)    //    Clear bit for full transfer finish flag of channel 4
</li>
<li class="content">
[18]<b style="margin: 20px;">HTFIFC4</b> (def=0x0)    //    Clear bit for half transfer finish flag of channel 4
</li>
<li class="content">
[19]<b style="margin: 20px;">ERRIFC4</b> (def=0x0)    //    Clear bit for error flag of channel 4
</li>
<li class="content">
[20]<b style="margin: 20px;">GIFC5</b> (def=0x0)    //    Clear global interrupt flag of channel 5
</li>
<li class="content">
[21]<b style="margin: 20px;">FTFIFC5</b> (def=0x0)    //    Clear bit for full transfer finish flag of channel 5
</li>
<li class="content">
[22]<b style="margin: 20px;">HTFIFC5</b> (def=0x0)    //    Clear bit for half transfer finish flag of channel 5
</li>
<li class="content">
[23]<b style="margin: 20px;">ERRIFC5</b> (def=0x0)    //    Clear bit for error flag of channel 5
</li>
<li class="content">
[24]<b style="margin: 20px;">GIFC6</b> (def=0x0)    //    Clear global interrupt flag of channel 6
</li>
<li class="content">
[25]<b style="margin: 20px;">FTFIFC6</b> (def=0x0)    //    Clear bit for full transfer finish flag of channel 6
</li>
<li class="content">
[26]<b style="margin: 20px;">HTFIFC6</b> (def=0x0)    //    Clear bit for half transfer finish flag of channel 6
</li>
<li class="content">
[27]<b style="margin: 20px;">ERRIFC6</b> (def=0x0)    //    Clear bit for error flag of channel 6
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020008<b style="margin: 20px;">CH0CTL</b>//   Channel 0 control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CHEN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">FTFIE</b> (def=0x0)    //    Enable bit for channel full transfer finish interrupt
</li>
<li class="content">
[2]<b style="margin: 20px;">HTFIE</b> (def=0x0)    //    Enable bit for channel half transfer finish interrupt
</li>
<li class="content">
[3]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Enable bit for channel error interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CMEN</b> (def=0x0)    //    Circular mode enable
</li>
<li class="content">
[6]<b style="margin: 20px;">PNAGA</b> (def=0x0)    //    Next address generation algorithm of peripheral
</li>
<li class="content">
[7]<b style="margin: 20px;">MNAGA</b> (def=0x0)    //    Next address generation algorithm of memory
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PWIDTH</b> (def=0x0)    //    Transfer data size of peripheral
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MWIDTH</b> (def=0x0)    //    Transfer data size of memory
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PRIO</b> (def=0x0)    //    Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">M2M</b> (def=0x0)    //    Memory to Memory Mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002000C<b style="margin: 20px;">CH0CNT</b>//   Channel 0 counter register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    Transfer counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020010<b style="margin: 20px;">CH0PADDR</b>//   Channel 0 peripheral base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PADDR</b> (def=0x0)    //    Peripheral base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020014<b style="margin: 20px;">CH0MADDR</b>//   Channel 0 memory base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MADDR</b> (def=0x0)    //    Memory base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002001C<b style="margin: 20px;">CH1CTL</b>//   Channel 1 control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CHEN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">FTFIE</b> (def=0x0)    //    Enable bit for channel full transfer finish interrupt
</li>
<li class="content">
[2]<b style="margin: 20px;">HTFIE</b> (def=0x0)    //    Enable bit for channel half transfer finish interrupt
</li>
<li class="content">
[3]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Enable bit for channel error interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CMEN</b> (def=0x0)    //    Circular mode enable
</li>
<li class="content">
[6]<b style="margin: 20px;">PNAGA</b> (def=0x0)    //    Next address generation algorithm of peripheral
</li>
<li class="content">
[7]<b style="margin: 20px;">MNAGA</b> (def=0x0)    //    Next address generation algorithm of memory
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PWIDTH</b> (def=0x0)    //    Transfer data size of peripheral
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MWIDTH</b> (def=0x0)    //    Transfer data size of memory
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PRIO</b> (def=0x0)    //    Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">M2M</b> (def=0x0)    //    Memory to Memory Mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020020<b style="margin: 20px;">CH1CNT</b>//   Channel 1 counter register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    Transfer counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020024<b style="margin: 20px;">CH1PADDR</b>//   Channel 1 peripheral base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PADDR</b> (def=0x0)    //    Peripheral base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020028<b style="margin: 20px;">CH1MADDR</b>//   Channel 1 memory base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MADDR</b> (def=0x0)    //    Memory base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020030<b style="margin: 20px;">CH2CTL</b>//   Channel 2 control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CHEN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">FTFIE</b> (def=0x0)    //    Enable bit for channel full transfer finish interrupt
</li>
<li class="content">
[2]<b style="margin: 20px;">HTFIE</b> (def=0x0)    //    Enable bit for channel half transfer finish interrupt
</li>
<li class="content">
[3]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Enable bit for channel error interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CMEN</b> (def=0x0)    //    Circular mode enable
</li>
<li class="content">
[6]<b style="margin: 20px;">PNAGA</b> (def=0x0)    //    Next address generation algorithm of peripheral
</li>
<li class="content">
[7]<b style="margin: 20px;">MNAGA</b> (def=0x0)    //    Next address generation algorithm of memory
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PWIDTH</b> (def=0x0)    //    Transfer data size of peripheral
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MWIDTH</b> (def=0x0)    //    Transfer data size of memory
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PRIO</b> (def=0x0)    //    Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">M2M</b> (def=0x0)    //    Memory to Memory Mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020034<b style="margin: 20px;">CH2CNT</b>//   Channel 2 counter register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    Transfer counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020038<b style="margin: 20px;">CH2PADDR</b>//   Channel 2 peripheral base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PADDR</b> (def=0x0)    //    Peripheral base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002003C<b style="margin: 20px;">CH2MADDR</b>//   Channel 2 memory base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MADDR</b> (def=0x0)    //    Memory base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020044<b style="margin: 20px;">CH3CTL</b>//   Channel 3 control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CHEN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">FTFIE</b> (def=0x0)    //    Enable bit for channel full transfer finish interrupt
</li>
<li class="content">
[2]<b style="margin: 20px;">HTFIE</b> (def=0x0)    //    Enable bit for channel half transfer finish interrupt
</li>
<li class="content">
[3]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Enable bit for channel error interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CMEN</b> (def=0x0)    //    Circular mode enable
</li>
<li class="content">
[6]<b style="margin: 20px;">PNAGA</b> (def=0x0)    //    Next address generation algorithm of peripheral
</li>
<li class="content">
[7]<b style="margin: 20px;">MNAGA</b> (def=0x0)    //    Next address generation algorithm of memory
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PWIDTH</b> (def=0x0)    //    Transfer data size of peripheral
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MWIDTH</b> (def=0x0)    //    Transfer data size of memory
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PRIO</b> (def=0x0)    //    Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">M2M</b> (def=0x0)    //    Memory to Memory Mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020048<b style="margin: 20px;">CH3CNT</b>//   Channel 3 counter register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    Transfer counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002004C<b style="margin: 20px;">CH3PADDR</b>//   Channel 3 peripheral base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PADDR</b> (def=0x0)    //    Peripheral base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020050<b style="margin: 20px;">CH3MADDR</b>//   Channel 3 memory base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MADDR</b> (def=0x0)    //    Memory base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020058<b style="margin: 20px;">CH4CTL</b>//   Channel 4 control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CHEN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">FTFIE</b> (def=0x0)    //    Enable bit for channel full transfer finish interrupt
</li>
<li class="content">
[2]<b style="margin: 20px;">HTFIE</b> (def=0x0)    //    Enable bit for channel half transfer finish interrupt
</li>
<li class="content">
[3]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Enable bit for channel error interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CMEN</b> (def=0x0)    //    Circular mode enable
</li>
<li class="content">
[6]<b style="margin: 20px;">PNAGA</b> (def=0x0)    //    Next address generation algorithm of peripheral
</li>
<li class="content">
[7]<b style="margin: 20px;">MNAGA</b> (def=0x0)    //    Next address generation algorithm of memory
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PWIDTH</b> (def=0x0)    //    Transfer data size of peripheral
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MWIDTH</b> (def=0x0)    //    Transfer data size of memory
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PRIO</b> (def=0x0)    //    Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">M2M</b> (def=0x0)    //    Memory to Memory Mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002005C<b style="margin: 20px;">CH4CNT</b>//   Channel 4 counter register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    Transfer counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020060<b style="margin: 20px;">CH4PADDR</b>//   Channel 4 peripheral base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PADDR</b> (def=0x0)    //    Peripheral base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020064<b style="margin: 20px;">CH4MADDR</b>//   Channel 4 memory base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MADDR</b> (def=0x0)    //    Memory base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002006C<b style="margin: 20px;">CH5CTL</b>//   Channel 5 control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CHEN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">FTFIE</b> (def=0x0)    //    Enable bit for channel full transfer finish interrupt
</li>
<li class="content">
[2]<b style="margin: 20px;">HTFIE</b> (def=0x0)    //    Enable bit for channel half transfer finish interrupt
</li>
<li class="content">
[3]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Enable bit for channel error interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CMEN</b> (def=0x0)    //    Circular mode enable
</li>
<li class="content">
[6]<b style="margin: 20px;">PNAGA</b> (def=0x0)    //    Next address generation algorithm of peripheral
</li>
<li class="content">
[7]<b style="margin: 20px;">MNAGA</b> (def=0x0)    //    Next address generation algorithm of memory
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PWIDTH</b> (def=0x0)    //    Transfer data size of peripheral
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MWIDTH</b> (def=0x0)    //    Transfer data size of memory
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PRIO</b> (def=0x0)    //    Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">M2M</b> (def=0x0)    //    Memory to Memory Mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020070<b style="margin: 20px;">CH5CNT</b>//   Channel 5 counter register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    Transfer counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020074<b style="margin: 20px;">CH5PADDR</b>//   Channel 5 peripheral base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PADDR</b> (def=0x0)    //    Peripheral base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020078<b style="margin: 20px;">CH5MADDR</b>//   Channel 5 memory base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MADDR</b> (def=0x0)    //    Memory base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020080<b style="margin: 20px;">CH6CTL</b>//   Channel 6 control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CHEN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">FTFIE</b> (def=0x0)    //    Enable bit for channel full transfer finish interrupt
</li>
<li class="content">
[2]<b style="margin: 20px;">HTFIE</b> (def=0x0)    //    Enable bit for channel half transfer finish interrupt
</li>
<li class="content">
[3]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Enable bit for channel error interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CMEN</b> (def=0x0)    //    Circular mode enable
</li>
<li class="content">
[6]<b style="margin: 20px;">PNAGA</b> (def=0x0)    //    Next address generation algorithm of peripheral
</li>
<li class="content">
[7]<b style="margin: 20px;">MNAGA</b> (def=0x0)    //    Next address generation algorithm of memory
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PWIDTH</b> (def=0x0)    //    Transfer data size of peripheral
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MWIDTH</b> (def=0x0)    //    Transfer data size of memory
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PRIO</b> (def=0x0)    //    Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">M2M</b> (def=0x0)    //    Memory to Memory Mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020084<b style="margin: 20px;">CH6CNT</b>//   Channel 6 counter register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    Transfer counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020088<b style="margin: 20px;">CH6PADDR</b>//   Channel 6 peripheral base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PADDR</b> (def=0x0)    //    Peripheral base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002008C<b style="margin: 20px;">CH6MADDR</b>//   Channel 6 memory base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MADDR</b> (def=0x0)    //    Memory base address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[30]  <b>DMA0_Channel0</b>    //    </li>
<li>[31]  <b>DMA0_Channel1</b>    //    </li>
<li>[32]  <b>DMA0_Channel2</b>    //    </li>
<li>[33]  <b>DMA0_Channel3</b>    //    </li>
<li>[34]  <b>DMA0_Channel4</b>    //    </li>
<li>[35]  <b>DMA0_Channel5</b>    //    </li>
<li>[36]  <b>DMA0_Channel6</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40020400<b style="margin: 20px;">DMA1</b>// Direct memory access controller</summary>
<ul>
<li class="content"><details><summary>0x40020400<b style="margin: 20px;">INTF</b>//   Interrupt flag register </summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">GIF0</b> (def=0x0)    //    Global interrupt flag of channel 0
</li>
<li class="content">
[1]<b style="margin: 20px;">FTFIF0</b> (def=0x0)    //    Full Transfer finish flag of channe 0
</li>
<li class="content">
[2]<b style="margin: 20px;">HTFIF0</b> (def=0x0)    //    Half transfer finish flag of channel 0
</li>
<li class="content">
[3]<b style="margin: 20px;">ERRIF0</b> (def=0x0)    //    Error flag of channel 0
</li>
<li class="content">
[4]<b style="margin: 20px;">GIF1</b> (def=0x0)    //    Global interrupt flag of channel 1
</li>
<li class="content">
[5]<b style="margin: 20px;">FTFIF1</b> (def=0x0)    //    Full Transfer finish flag of channe 1
</li>
<li class="content">
[6]<b style="margin: 20px;">HTFIF1</b> (def=0x0)    //    Half transfer finish flag of channel 1
</li>
<li class="content">
[7]<b style="margin: 20px;">ERRIF1</b> (def=0x0)    //    Error flag of channel 1
</li>
<li class="content">
[8]<b style="margin: 20px;">GIF2</b> (def=0x0)    //    Global interrupt flag of channel 2
</li>
<li class="content">
[9]<b style="margin: 20px;">FTFIF2</b> (def=0x0)    //    Full Transfer finish flag of channe 2
</li>
<li class="content">
[10]<b style="margin: 20px;">HTFIF2</b> (def=0x0)    //    Half transfer finish flag of channel 2
</li>
<li class="content">
[11]<b style="margin: 20px;">ERRIF2</b> (def=0x0)    //    Error flag of channel 2
</li>
<li class="content">
[12]<b style="margin: 20px;">GIF3</b> (def=0x0)    //    Global interrupt flag of channel 3
</li>
<li class="content">
[13]<b style="margin: 20px;">FTFIF3</b> (def=0x0)    //    Full Transfer finish flag of channe 3
</li>
<li class="content">
[14]<b style="margin: 20px;">HTFIF3</b> (def=0x0)    //    Half transfer finish flag of channel 3
</li>
<li class="content">
[15]<b style="margin: 20px;">ERRIF3</b> (def=0x0)    //    Error flag of channel 3
</li>
<li class="content">
[16]<b style="margin: 20px;">GIF4</b> (def=0x0)    //    Global interrupt flag of channel 4
</li>
<li class="content">
[17]<b style="margin: 20px;">FTFIF4</b> (def=0x0)    //    Full Transfer finish flag of channe 4
</li>
<li class="content">
[18]<b style="margin: 20px;">HTFIF4</b> (def=0x0)    //    Half transfer finish flag of channel 4
</li>
<li class="content">
[19]<b style="margin: 20px;">ERRIF4</b> (def=0x0)    //    Error flag of channel 4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020404<b style="margin: 20px;">INTC</b>//   Interrupt flag clear register </summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">GIFC0</b> (def=0x0)    //    Clear global interrupt flag of channel 0
</li>
<li class="content">
[1]<b style="margin: 20px;">FTFIFC0</b> (def=0x0)    //    Clear bit for full transfer finish flag of channel 0
</li>
<li class="content">
[2]<b style="margin: 20px;">HTFIFC0</b> (def=0x0)    //    Clear bit for half transfer finish flag of channel 0
</li>
<li class="content">
[3]<b style="margin: 20px;">ERRIFC0</b> (def=0x0)    //    Clear bit for error flag of channel 0
</li>
<li class="content">
[4]<b style="margin: 20px;">GIFC1</b> (def=0x0)    //    Clear global interrupt flag of channel 1
</li>
<li class="content">
[5]<b style="margin: 20px;">FTFIFC1</b> (def=0x0)    //    Clear bit for full transfer finish flag of channel 1
</li>
<li class="content">
[6]<b style="margin: 20px;">HTFIFC1</b> (def=0x0)    //    Clear bit for half transfer finish flag of channel 1
</li>
<li class="content">
[7]<b style="margin: 20px;">ERRIFC1</b> (def=0x0)    //    Clear bit for error flag of channel 1
</li>
<li class="content">
[8]<b style="margin: 20px;">GIFC2</b> (def=0x0)    //    Clear global interrupt flag of channel 2
</li>
<li class="content">
[9]<b style="margin: 20px;">FTFIFC2</b> (def=0x0)    //    Clear bit for full transfer finish flag of channel 2
</li>
<li class="content">
[10]<b style="margin: 20px;">HTFIFC2</b> (def=0x0)    //    Clear bit for half transfer finish flag of channel 2
</li>
<li class="content">
[11]<b style="margin: 20px;">ERRIFC2</b> (def=0x0)    //    Clear bit for error flag of channel 2
</li>
<li class="content">
[12]<b style="margin: 20px;">GIFC3</b> (def=0x0)    //    Clear global interrupt flag of channel 3
</li>
<li class="content">
[13]<b style="margin: 20px;">FTFIFC3</b> (def=0x0)    //    Clear bit for full transfer finish flag of channel 3
</li>
<li class="content">
[14]<b style="margin: 20px;">HTFIFC3</b> (def=0x0)    //    Clear bit for half transfer finish flag of channel 3
</li>
<li class="content">
[15]<b style="margin: 20px;">ERRIFC3</b> (def=0x0)    //    Clear bit for error flag of channel 3
</li>
<li class="content">
[16]<b style="margin: 20px;">GIFC4</b> (def=0x0)    //    Clear global interrupt flag of channel 4
</li>
<li class="content">
[17]<b style="margin: 20px;">FTFIFC4</b> (def=0x0)    //    Clear bit for full transfer finish flag of channel 4
</li>
<li class="content">
[18]<b style="margin: 20px;">HTFIFC4</b> (def=0x0)    //    Clear bit for half transfer finish flag of channel 4
</li>
<li class="content">
[19]<b style="margin: 20px;">ERRIFC4</b> (def=0x0)    //    Clear bit for error flag of channel 4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020408<b style="margin: 20px;">CH0CTL</b>//   Channel 0 control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CHEN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">FTFIE</b> (def=0x0)    //    Enable bit for channel full transfer finish interrupt
</li>
<li class="content">
[2]<b style="margin: 20px;">HTFIE</b> (def=0x0)    //    Enable bit for channel half transfer finish interrupt
</li>
<li class="content">
[3]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Enable bit for channel error interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CMEN</b> (def=0x0)    //    Circular mode enable
</li>
<li class="content">
[6]<b style="margin: 20px;">PNAGA</b> (def=0x0)    //    Next address generation algorithm of peripheral
</li>
<li class="content">
[7]<b style="margin: 20px;">MNAGA</b> (def=0x0)    //    Next address generation algorithm of memory
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PWIDTH</b> (def=0x0)    //    Transfer data size of peripheral
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MWIDTH</b> (def=0x0)    //    Transfer data size of memory
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PRIO</b> (def=0x0)    //    Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">M2M</b> (def=0x0)    //    Memory to Memory Mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002040C<b style="margin: 20px;">CH0CNT</b>//   Channel 0 counter register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    Transfer counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020410<b style="margin: 20px;">CH0PADDR</b>//   Channel 0 peripheral base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PADDR</b> (def=0x0)    //    Peripheral base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020414<b style="margin: 20px;">CH0MADDR</b>//   Channel 0 memory base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MADDR</b> (def=0x0)    //    Memory base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002041C<b style="margin: 20px;">CH1CTL</b>//   Channel 1 control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CHEN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">FTFIE</b> (def=0x0)    //    Enable bit for channel full transfer finish interrupt
</li>
<li class="content">
[2]<b style="margin: 20px;">HTFIE</b> (def=0x0)    //    Enable bit for channel half transfer finish interrupt
</li>
<li class="content">
[3]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Enable bit for channel error interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CMEN</b> (def=0x0)    //    Circular mode enable
</li>
<li class="content">
[6]<b style="margin: 20px;">PNAGA</b> (def=0x0)    //    Next address generation algorithm of peripheral
</li>
<li class="content">
[7]<b style="margin: 20px;">MNAGA</b> (def=0x0)    //    Next address generation algorithm of memory
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PWIDTH</b> (def=0x0)    //    Transfer data size of peripheral
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MWIDTH</b> (def=0x0)    //    Transfer data size of memory
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PRIO</b> (def=0x0)    //    Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">M2M</b> (def=0x0)    //    Memory to Memory Mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020420<b style="margin: 20px;">CH1CNT</b>//   Channel 1 counter register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    Transfer counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020424<b style="margin: 20px;">CH1PADDR</b>//   Channel 1 peripheral base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PADDR</b> (def=0x0)    //    Peripheral base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020428<b style="margin: 20px;">CH1MADDR</b>//   Channel 1 memory base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MADDR</b> (def=0x0)    //    Memory base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020430<b style="margin: 20px;">CH2CTL</b>//   Channel 2 control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CHEN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">FTFIE</b> (def=0x0)    //    Enable bit for channel full transfer finish interrupt
</li>
<li class="content">
[2]<b style="margin: 20px;">HTFIE</b> (def=0x0)    //    Enable bit for channel half transfer finish interrupt
</li>
<li class="content">
[3]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Enable bit for channel error interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CMEN</b> (def=0x0)    //    Circular mode enable
</li>
<li class="content">
[6]<b style="margin: 20px;">PNAGA</b> (def=0x0)    //    Next address generation algorithm of peripheral
</li>
<li class="content">
[7]<b style="margin: 20px;">MNAGA</b> (def=0x0)    //    Next address generation algorithm of memory
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PWIDTH</b> (def=0x0)    //    Transfer data size of peripheral
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MWIDTH</b> (def=0x0)    //    Transfer data size of memory
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PRIO</b> (def=0x0)    //    Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">M2M</b> (def=0x0)    //    Memory to Memory Mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020434<b style="margin: 20px;">CH2CNT</b>//   Channel 2 counter register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    Transfer counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020438<b style="margin: 20px;">CH2PADDR</b>//   Channel 2 peripheral base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PADDR</b> (def=0x0)    //    Peripheral base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002043C<b style="margin: 20px;">CH2MADDR</b>//   Channel 2 memory base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MADDR</b> (def=0x0)    //    Memory base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020444<b style="margin: 20px;">CH3CTL</b>//   Channel 3 control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CHEN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">FTFIE</b> (def=0x0)    //    Enable bit for channel full transfer finish interrupt
</li>
<li class="content">
[2]<b style="margin: 20px;">HTFIE</b> (def=0x0)    //    Enable bit for channel half transfer finish interrupt
</li>
<li class="content">
[3]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Enable bit for channel error interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CMEN</b> (def=0x0)    //    Circular mode enable
</li>
<li class="content">
[6]<b style="margin: 20px;">PNAGA</b> (def=0x0)    //    Next address generation algorithm of peripheral
</li>
<li class="content">
[7]<b style="margin: 20px;">MNAGA</b> (def=0x0)    //    Next address generation algorithm of memory
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PWIDTH</b> (def=0x0)    //    Transfer data size of peripheral
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MWIDTH</b> (def=0x0)    //    Transfer data size of memory
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PRIO</b> (def=0x0)    //    Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">M2M</b> (def=0x0)    //    Memory to Memory Mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020448<b style="margin: 20px;">CH3CNT</b>//   Channel 3 counter register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    Transfer counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002044C<b style="margin: 20px;">CH3PADDR</b>//   Channel 3 peripheral base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PADDR</b> (def=0x0)    //    Peripheral base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020450<b style="margin: 20px;">CH3MADDR</b>//   Channel 3 memory base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MADDR</b> (def=0x0)    //    Memory base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020458<b style="margin: 20px;">CH4CTL</b>//   Channel 4 control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CHEN</b> (def=0x0)    //    Channel enable
</li>
<li class="content">
[1]<b style="margin: 20px;">FTFIE</b> (def=0x0)    //    Enable bit for channel full transfer finish interrupt
</li>
<li class="content">
[2]<b style="margin: 20px;">HTFIE</b> (def=0x0)    //    Enable bit for channel half transfer finish interrupt
</li>
<li class="content">
[3]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Enable bit for channel error interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Transfer direction
</li>
<li class="content">
[5]<b style="margin: 20px;">CMEN</b> (def=0x0)    //    Circular mode enable
</li>
<li class="content">
[6]<b style="margin: 20px;">PNAGA</b> (def=0x0)    //    Next address generation algorithm of peripheral
</li>
<li class="content">
[7]<b style="margin: 20px;">MNAGA</b> (def=0x0)    //    Next address generation algorithm of memory
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PWIDTH</b> (def=0x0)    //    Transfer data size of peripheral
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MWIDTH</b> (def=0x0)    //    Transfer data size of memory
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PRIO</b> (def=0x0)    //    Priority level
</li>
<li class="content">
[14]<b style="margin: 20px;">M2M</b> (def=0x0)    //    Memory to Memory Mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002045C<b style="margin: 20px;">CH4CNT</b>//   Channel 4 counter register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    Transfer counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020460<b style="margin: 20px;">CH4PADDR</b>//   Channel 4 peripheral base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PADDR</b> (def=0x0)    //    Peripheral base address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020464<b style="margin: 20px;">CH4MADDR</b>//   Channel 4 memory base address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MADDR</b> (def=0x0)    //    Memory base address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[75]  <b>DMA1_Channel0</b>    //    </li>
<li>[76]  <b>DMA1_Channel1</b>    //    </li>
<li>[77]  <b>DMA1_Channel2</b>    //    </li>
<li>[78]  <b>DMA1_Channel3</b>    //    </li>
<li>[79]  <b>DMA1_Channel4</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000000<b style="margin: 20px;">EXMC</b>// External memory controller</summary>
<ul>
<li class="content"><details><summary>0xA0000000<b style="margin: 20px;">SNCTL0</b>//   SRAM/NOR flash control register 0</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ASYNCWAIT</b> (def=0x0)    //    Asynchronous wait
</li>
<li class="content">
[13]<b style="margin: 20px;">NRWTEN</b> (def=0x1)    //    NWAIT signal enable
</li>
<li class="content">
[12]<b style="margin: 20px;">WREN</b> (def=0x1)    //    Write enable
</li>
<li class="content">
[9]<b style="margin: 20px;">NRWTPOL</b> (def=0x0)    //    NWAIT signal polarity
</li>
<li class="content">
[6]<b style="margin: 20px;">NREN</b> (def=0x1)    //    NOR Flash access enable
</li>
<li class="content">
[4:5]<b style="margin: 20px;">NRW</b> (def=0x1)    //    NOR bank memory data bus width
</li>
<li class="content">
[2:3]<b style="margin: 20px;">NRTP</b> (def=0x2)    //    NOR bank memory type
</li>
<li class="content">
[1]<b style="margin: 20px;">NRMUX</b> (def=0x1)    //    NOR bank memory address/data multiplexing
</li>
<li class="content">
[0]<b style="margin: 20px;">NRBKEN</b> (def=0x0)    //    NOR bank enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000004<b style="margin: 20px;">SNTCFG0</b>//   SRAM/NOR flash timing configuration register 0</summary>
<ul>
<li class="content">
[16:19]<b style="margin: 20px;">BUSLAT</b> (def=0xF)    //    Bus latency
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DSET</b> (def=0xFF)    //    Data setup time
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AHLD</b> (def=0xF)    //    Address hold time
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ASET</b> (def=0xF)    //    Address setup time
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xA0000008<b style="margin: 20px;">SNCTL1</b>//   SRAM/NOR flash control register 1</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ASYNCWAIT</b> (def=0x0)    //    Asynchronous wait
</li>
<li class="content">
[13]<b style="margin: 20px;">NRWTEN</b> (def=0x1)    //    NWAIT signal enable
</li>
<li class="content">
[12]<b style="margin: 20px;">WREN</b> (def=0x1)    //    Write enable
</li>
<li class="content">
[9]<b style="margin: 20px;">NRWTPOL</b> (def=0x0)    //    NWAIT signal polarity
</li>
<li class="content">
[6]<b style="margin: 20px;">NREN</b> (def=0x1)    //    NOR Flash access enable
</li>
<li class="content">
[4:5]<b style="margin: 20px;">NRW</b> (def=0x1)    //    NOR bank memory data bus width
</li>
<li class="content">
[2:3]<b style="margin: 20px;">NRTP</b> (def=0x2)    //    NOR bank memory type
</li>
<li class="content">
[1]<b style="margin: 20px;">NRMUX</b> (def=0x1)    //    NOR bank memory address/data multiplexing
</li>
<li class="content">
[0]<b style="margin: 20px;">NRBKEN</b> (def=0x0)    //    NOR bank enable
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010400<b style="margin: 20px;">EXTI</b>// External interrupt/event controller</summary>
<ul>
<li class="content"><details><summary>0x40010400<b style="margin: 20px;">INTEN</b>//   Interrupt enable register (EXTI_INTEN)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">INTEN0</b> (def=0x0)    //    Enable Interrupt on line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">INTEN1</b> (def=0x0)    //    Enable Interrupt on line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">INTEN2</b> (def=0x0)    //    Enable Interrupt on line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">INTEN3</b> (def=0x0)    //    Enable Interrupt on line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">INTEN4</b> (def=0x0)    //    Enable Interrupt on line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">INTEN5</b> (def=0x0)    //    Enable Interrupt on line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">INTEN6</b> (def=0x0)    //    Enable Interrupt on line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">INTEN7</b> (def=0x0)    //    Enable Interrupt on line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">INTEN8</b> (def=0x0)    //    Enable Interrupt on line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">INTEN9</b> (def=0x0)    //    Enable Interrupt on line 9
</li>
<li class="content">
[10]<b style="margin: 20px;">INTEN10</b> (def=0x0)    //    Enable Interrupt on line 10
</li>
<li class="content">
[11]<b style="margin: 20px;">INTEN11</b> (def=0x0)    //    Enable Interrupt on line 11
</li>
<li class="content">
[12]<b style="margin: 20px;">INTEN12</b> (def=0x0)    //    Enable Interrupt on line 12
</li>
<li class="content">
[13]<b style="margin: 20px;">INTEN13</b> (def=0x0)    //    Enable Interrupt on line 13
</li>
<li class="content">
[14]<b style="margin: 20px;">INTEN14</b> (def=0x0)    //    Enable Interrupt on line 14
</li>
<li class="content">
[15]<b style="margin: 20px;">INTEN15</b> (def=0x0)    //    Enable Interrupt on line 15
</li>
<li class="content">
[16]<b style="margin: 20px;">INTEN16</b> (def=0x0)    //    Enable Interrupt on line 16
</li>
<li class="content">
[17]<b style="margin: 20px;">INTEN17</b> (def=0x0)    //    Enable Interrupt on line 17
</li>
<li class="content">
[18]<b style="margin: 20px;">INTEN18</b> (def=0x0)    //    Enable Interrupt on line 18
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010404<b style="margin: 20px;">EVEN</b>//   Event enable register (EXTI_EVEN)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EVEN0</b> (def=0x0)    //    Enable Event on line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">EVEN1</b> (def=0x0)    //    Enable Event on line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">EVEN2</b> (def=0x0)    //    Enable Event on line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">EVEN3</b> (def=0x0)    //    Enable Event on line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">EVEN4</b> (def=0x0)    //    Enable Event on line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">EVEN5</b> (def=0x0)    //    Enable Event on line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">EVEN6</b> (def=0x0)    //    Enable Event on line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">EVEN7</b> (def=0x0)    //    Enable Event on line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">EVEN8</b> (def=0x0)    //    Enable Event on line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">EVEN9</b> (def=0x0)    //    Enable Event on line 9
</li>
<li class="content">
[10]<b style="margin: 20px;">EVEN10</b> (def=0x0)    //    Enable Event on line 10
</li>
<li class="content">
[11]<b style="margin: 20px;">EVEN11</b> (def=0x0)    //    Enable Event on line 11
</li>
<li class="content">
[12]<b style="margin: 20px;">EVEN12</b> (def=0x0)    //    Enable Event on line 12
</li>
<li class="content">
[13]<b style="margin: 20px;">EVEN13</b> (def=0x0)    //    Enable Event on line 13
</li>
<li class="content">
[14]<b style="margin: 20px;">EVEN14</b> (def=0x0)    //    Enable Event on line 14
</li>
<li class="content">
[15]<b style="margin: 20px;">EVEN15</b> (def=0x0)    //    Enable Event on line 15
</li>
<li class="content">
[16]<b style="margin: 20px;">EVEN16</b> (def=0x0)    //    Enable Event on line 16
</li>
<li class="content">
[17]<b style="margin: 20px;">EVEN17</b> (def=0x0)    //    Enable Event on line 17
</li>
<li class="content">
[18]<b style="margin: 20px;">EVEN18</b> (def=0x0)    //    Enable Event on line 18
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010408<b style="margin: 20px;">RTEN</b>//   Rising Edge Trigger Enable register (EXTI_RTEN)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RTEN0</b> (def=0x0)    //    Rising edge trigger enable of line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">RTEN1</b> (def=0x0)    //    Rising edge trigger enable of line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">RTEN2</b> (def=0x0)    //    Rising edge trigger enable of line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">RTEN3</b> (def=0x0)    //    Rising edge trigger enable of line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">RTEN4</b> (def=0x0)    //    Rising edge trigger enable of line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">RTEN5</b> (def=0x0)    //    Rising edge trigger enable of line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">RTEN6</b> (def=0x0)    //    Rising edge trigger enable of line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">RTEN7</b> (def=0x0)    //    Rising edge trigger enable of line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">RTEN8</b> (def=0x0)    //    Rising edge trigger enable of line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">RTEN9</b> (def=0x0)    //    Rising edge trigger enable of line 9
</li>
<li class="content">
[10]<b style="margin: 20px;">RTEN10</b> (def=0x0)    //    Rising edge trigger enable of line 10
</li>
<li class="content">
[11]<b style="margin: 20px;">RTEN11</b> (def=0x0)    //    Rising edge trigger enable of line 11
</li>
<li class="content">
[12]<b style="margin: 20px;">RTEN12</b> (def=0x0)    //    Rising edge trigger enable of line 12
</li>
<li class="content">
[13]<b style="margin: 20px;">RTEN13</b> (def=0x0)    //    Rising edge trigger enable of line 13
</li>
<li class="content">
[14]<b style="margin: 20px;">RTEN14</b> (def=0x0)    //    Rising edge trigger enable of line 14
</li>
<li class="content">
[15]<b style="margin: 20px;">RTEN15</b> (def=0x0)    //    Rising edge trigger enable of line 15
</li>
<li class="content">
[16]<b style="margin: 20px;">RTEN16</b> (def=0x0)    //    Rising edge trigger enable of line 16
</li>
<li class="content">
[17]<b style="margin: 20px;">RTEN17</b> (def=0x0)    //    Rising edge trigger enable of line 17
</li>
<li class="content">
[18]<b style="margin: 20px;">RTEN18</b> (def=0x0)    //    Rising edge trigger enable of line 18
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001040C<b style="margin: 20px;">FTEN</b>//   Falling Egde Trigger Enable register (EXTI_FTEN)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FTEN0</b> (def=0x0)    //    Falling edge trigger enable of line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">FTEN1</b> (def=0x0)    //    Falling edge trigger enable of line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">FTEN2</b> (def=0x0)    //    Falling edge trigger enable of line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">FTEN3</b> (def=0x0)    //    Falling edge trigger enable of line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">FTEN4</b> (def=0x0)    //    Falling edge trigger enable of line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">FTEN5</b> (def=0x0)    //    Falling edge trigger enable of line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">FTEN6</b> (def=0x0)    //    Falling edge trigger enable of line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">FTEN7</b> (def=0x0)    //    Falling edge trigger enable of line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">FTEN8</b> (def=0x0)    //    Falling edge trigger enable of line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">FTEN9</b> (def=0x0)    //    Falling edge trigger enable of line 9
</li>
<li class="content">
[10]<b style="margin: 20px;">FTEN10</b> (def=0x0)    //    Falling edge trigger enable of line 10
</li>
<li class="content">
[11]<b style="margin: 20px;">FTEN11</b> (def=0x0)    //    Falling edge trigger enable of line 11
</li>
<li class="content">
[12]<b style="margin: 20px;">FTEN12</b> (def=0x0)    //    Falling edge trigger enable of line 12
</li>
<li class="content">
[13]<b style="margin: 20px;">FTEN13</b> (def=0x0)    //    Falling edge trigger enable of line 13
</li>
<li class="content">
[14]<b style="margin: 20px;">FTEN14</b> (def=0x0)    //    Falling edge trigger enable of line 14
</li>
<li class="content">
[15]<b style="margin: 20px;">FTEN15</b> (def=0x0)    //    Falling edge trigger enable of line 15
</li>
<li class="content">
[16]<b style="margin: 20px;">FTEN16</b> (def=0x0)    //    Falling edge trigger enable of line 16
</li>
<li class="content">
[17]<b style="margin: 20px;">FTEN17</b> (def=0x0)    //    Falling edge trigger enable of line 17
</li>
<li class="content">
[18]<b style="margin: 20px;">FTEN18</b> (def=0x0)    //    Falling edge trigger enable of line 18
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010410<b style="margin: 20px;">SWIEV</b>//   Software interrupt event register (EXTI_SWIEV)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SWIEV0</b> (def=0x0)    //    Interrupt/Event software trigger on line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">SWIEV1</b> (def=0x0)    //    Interrupt/Event software trigger on line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">SWIEV2</b> (def=0x0)    //    Interrupt/Event software trigger on line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">SWIEV3</b> (def=0x0)    //    Interrupt/Event software trigger on line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">SWIEV4</b> (def=0x0)    //    Interrupt/Event software trigger on line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">SWIEV5</b> (def=0x0)    //    Interrupt/Event software trigger on line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">SWIEV6</b> (def=0x0)    //    Interrupt/Event software trigger on line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">SWIEV7</b> (def=0x0)    //    Interrupt/Event software trigger on line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">SWIEV8</b> (def=0x0)    //    Interrupt/Event software trigger on line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">SWIEV9</b> (def=0x0)    //    Interrupt/Event software trigger on line 9
</li>
<li class="content">
[10]<b style="margin: 20px;">SWIEV10</b> (def=0x0)    //    Interrupt/Event software trigger on line 10
</li>
<li class="content">
[11]<b style="margin: 20px;">SWIEV11</b> (def=0x0)    //    Interrupt/Event software trigger on line 11
</li>
<li class="content">
[12]<b style="margin: 20px;">SWIEV12</b> (def=0x0)    //    Interrupt/Event software trigger on line 12
</li>
<li class="content">
[13]<b style="margin: 20px;">SWIEV13</b> (def=0x0)    //    Interrupt/Event software trigger on line 13
</li>
<li class="content">
[14]<b style="margin: 20px;">SWIEV14</b> (def=0x0)    //    Interrupt/Event software trigger on line 14
</li>
<li class="content">
[15]<b style="margin: 20px;">SWIEV15</b> (def=0x0)    //    Interrupt/Event software trigger on line 15
</li>
<li class="content">
[16]<b style="margin: 20px;">SWIEV16</b> (def=0x0)    //    Interrupt/Event software trigger on line 16
</li>
<li class="content">
[17]<b style="margin: 20px;">SWIEV17</b> (def=0x0)    //    Interrupt/Event software trigger on line 17
</li>
<li class="content">
[18]<b style="margin: 20px;">SWIEV18</b> (def=0x0)    //    Interrupt/Event software trigger on line 18
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010414<b style="margin: 20px;">PD</b>//   Pending register (EXTI_PD)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PD0</b> (def=0x0)    //    Interrupt pending status of line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">PD1</b> (def=0x0)    //    Interrupt pending status of line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">PD2</b> (def=0x0)    //    Interrupt pending status of line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">PD3</b> (def=0x0)    //    Interrupt pending status of line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">PD4</b> (def=0x0)    //    Interrupt pending status of line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">PD5</b> (def=0x0)    //    Interrupt pending status of line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">PD6</b> (def=0x0)    //    Interrupt pending status of line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">PD7</b> (def=0x0)    //    Interrupt pending status of line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">PD8</b> (def=0x0)    //    Interrupt pending status of line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">PD9</b> (def=0x0)    //    Interrupt pending status of line 9
</li>
<li class="content">
[10]<b style="margin: 20px;">PD10</b> (def=0x0)    //    Interrupt pending status of line 10
</li>
<li class="content">
[11]<b style="margin: 20px;">PD11</b> (def=0x0)    //    Interrupt pending status of line 11
</li>
<li class="content">
[12]<b style="margin: 20px;">PD12</b> (def=0x0)    //    Interrupt pending status of line 12
</li>
<li class="content">
[13]<b style="margin: 20px;">PD13</b> (def=0x0)    //    Interrupt pending status of line 13
</li>
<li class="content">
[14]<b style="margin: 20px;">PD14</b> (def=0x0)    //    Interrupt pending status of line 14
</li>
<li class="content">
[15]<b style="margin: 20px;">PD15</b> (def=0x0)    //    Interrupt pending status of line 15
</li>
<li class="content">
[16]<b style="margin: 20px;">PD16</b> (def=0x0)    //    Interrupt pending status of line 16
</li>
<li class="content">
[17]<b style="margin: 20px;">PD17</b> (def=0x0)    //    Interrupt pending status of line 17
</li>
<li class="content">
[18]<b style="margin: 20px;">PD18</b> (def=0x0)    //    Interrupt pending status of line 18
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[25]  <b>EXTI_Line0</b>    //    </li>
<li>[26]  <b>EXTI_Line1</b>    //    </li>
<li>[27]  <b>EXTI_Line2</b>    //    </li>
<li>[28]  <b>EXTI_Line3</b>    //    </li>
<li>[29]  <b>EXTI_Line4</b>    //    </li>
<li>[42]  <b>EXTI_line9_5</b>    //    </li>
<li>[59]  <b>EXTI_line15_10</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40022000<b style="margin: 20px;">FMC</b>// FMC</summary>
<ul>
<li class="content"><details><summary>0x40022000<b style="margin: 20px;">WS</b>//   wait state counter register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">WSCNT</b> (def=0x0)    //    wait state counter register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022004<b style="margin: 20px;">KEY0</b>//   Unlock key register 0</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">KEY</b> (def=0x0)    //    FMC_CTL0 unlock key
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022008<b style="margin: 20px;">OBKEY</b>//   Option byte unlock key register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">OBKEY</b> (def=0x0)    //    FMC_ CTL0 option byte operation unlock register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002200C<b style="margin: 20px;">STAT0</b>//   Status register 0</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">ENDF</b> (def=0x0)    //    End of operation flag bit
</li>
<li class="content">
[4]<b style="margin: 20px;">WPERR</b> (def=0x0)    //    Erase/Program protection error flag bit
</li>
<li class="content">
[2]<b style="margin: 20px;">PGERR</b> (def=0x0)    //    Program error flag bit
</li>
<li class="content">
[0]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    The flash is busy bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022010<b style="margin: 20px;">CTL0</b>//   Control register 0</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">ENDIE</b> (def=0x0)    //    End of operation interrupt enable bit
</li>
<li class="content">
[10]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable bit
</li>
<li class="content">
[9]<b style="margin: 20px;">OBWEN</b> (def=0x0)    //    Option byte erase/program enable bit
</li>
<li class="content">
[7]<b style="margin: 20px;">LK</b> (def=0x1)    //    FMC_CTL0 lock bit
</li>
<li class="content">
[6]<b style="margin: 20px;">START</b> (def=0x0)    //    Send erase command to FMC bit
</li>
<li class="content">
[5]<b style="margin: 20px;">OBER</b> (def=0x0)    //    Option bytes erase command bit
</li>
<li class="content">
[4]<b style="margin: 20px;">OBPG</b> (def=0x0)    //    Option bytes program command bit
</li>
<li class="content">
[2]<b style="margin: 20px;">MER</b> (def=0x0)    //    Main flash mass erase for bank0 command bit
</li>
<li class="content">
[1]<b style="margin: 20px;">PER</b> (def=0x0)    //    Main flash page erase for bank0 command bit
</li>
<li class="content">
[0]<b style="margin: 20px;">PG</b> (def=0x0)    //    Main flash program for bank0 command bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022014<b style="margin: 20px;">ADDR0</b>//   Address register 0</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    Flash erase/program command address bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002201C<b style="margin: 20px;">OBSTAT</b>//   Option byte status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">OBERR</b> (def=0x0)    //    Option bytes read error bit
</li>
<li class="content">
[1]<b style="margin: 20px;">SPC</b> (def=0x0)    //    Option bytes security protection code
</li>
<li class="content">
[2:9]<b style="margin: 20px;">USER</b> (def=0x0)    //    Store USER of option bytes block after system reset
</li>
<li class="content">
[10:25]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Store DATA[15:0] of option bytes block after system reset
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022020<b style="margin: 20px;">WP</b>//   Erase/Program Protection register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">WP</b> (def=0x0)    //    Store WP[31:0] of option bytes block after system reset
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40022100<b style="margin: 20px;">PID</b>//   Product ID register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PID</b> (def=0x0)    //    Product reserved ID code register
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[23]  <b>FMC</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40003000<b style="margin: 20px;">FWDGT</b>// free watchdog timer</summary>
<ul>
<li class="content"><details><summary>0x40003000<b style="margin: 20px;">CTL</b>//   Control register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CMD</b> (def=0x0)    //    Key value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003004<b style="margin: 20px;">PSC</b>//   Prescaler register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Free watchdog timer prescaler selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003008<b style="margin: 20px;">RLD</b>//   Reload register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">RLD</b> (def=0xFFF)    //    Free watchdog timer counter reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000300C<b style="margin: 20px;">STAT</b>//   Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PUD</b> (def=0x0)    //    Free watchdog timer prescaler value update
</li>
<li class="content">
[1]<b style="margin: 20px;">RUD</b> (def=0x0)    //    Free watchdog timer counter reload value update
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010800<b style="margin: 20px;">GPIOA</b>// General-purpose I/Os</summary>
<ul>
<li class="content"><details><summary>0x40010800<b style="margin: 20px;">CTL0</b>//   port control register 0</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">CTL7</b> (def=0x1)    //    Port x configuration bits (x = 7)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MD7</b> (def=0x0)    //    Port x mode bits (x = 7)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CTL6</b> (def=0x1)    //    Port x configuration bits (x = 6)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MD6</b> (def=0x0)    //    Port x mode bits (x = 6)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CTL5</b> (def=0x1)    //    Port x configuration bits (x = 5)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MD5</b> (def=0x0)    //    Port x mode bits (x = 5)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CTL4</b> (def=0x1)    //    Port x configuration bits (x = 4)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MD4</b> (def=0x0)    //    Port x mode bits (x = 4)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CTL3</b> (def=0x1)    //    Port x configuration bits (x = 3)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MD3</b> (def=0x0)    //    Port x mode bits (x = 3 )
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CTL2</b> (def=0x1)    //    Port x configuration bits (x = 2)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MD2</b> (def=0x0)    //    Port x mode bits (x = 2 )
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CTL1</b> (def=0x1)    //    Port x configuration bits (x = 1)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MD1</b> (def=0x0)    //    Port x mode bits (x = 1)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CTL0</b> (def=0x1)    //    Port x configuration bits (x = 0)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">MD0</b> (def=0x0)    //    Port x mode bits (x = 0)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010804<b style="margin: 20px;">CTL1</b>//   port control register 1</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">CTL15</b> (def=0x1)    //    Port x configuration bits (x = 15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MD15</b> (def=0x0)    //    Port x mode bits (x = 15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CTL14</b> (def=0x1)    //    Port x configuration bits (x = 14)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MD14</b> (def=0x0)    //    Port x mode bits (x = 14)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CTL13</b> (def=0x1)    //    Port x configuration bits (x = 13)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MD13</b> (def=0x0)    //    Port x mode bits (x = 13)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CTL12</b> (def=0x1)    //    Port x configuration bits (x = 12)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MD12</b> (def=0x0)    //    Port x mode bits (x = 12)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CTL11</b> (def=0x1)    //    Port x configuration bits (x = 11)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MD11</b> (def=0x0)    //    Port x mode bits (x = 11 )
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CTL10</b> (def=0x1)    //    Port x configuration bits (x = 10)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MD10</b> (def=0x0)    //    Port x mode bits (x = 10 )
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CTL9</b> (def=0x1)    //    Port x configuration bits (x = 9)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MD9</b> (def=0x0)    //    Port x mode bits (x = 9)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CTL8</b> (def=0x1)    //    Port x configuration bits (x = 8)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">MD8</b> (def=0x0)    //    Port x mode bits (x = 8)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010808<b style="margin: 20px;">ISTAT</b>//   Port input status register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ISTAT15</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[14]<b style="margin: 20px;">ISTAT14</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[13]<b style="margin: 20px;">ISTAT13</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[12]<b style="margin: 20px;">ISTAT12</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[11]<b style="margin: 20px;">ISTAT11</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[10]<b style="margin: 20px;">ISTAT10</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[9]<b style="margin: 20px;">ISTAT9</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[8]<b style="margin: 20px;">ISTAT8</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[7]<b style="margin: 20px;">ISTAT7</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[6]<b style="margin: 20px;">ISTAT6</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[5]<b style="margin: 20px;">ISTAT5</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[4]<b style="margin: 20px;">ISTAT4</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[3]<b style="margin: 20px;">ISTAT3</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[2]<b style="margin: 20px;">ISTAT2</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[1]<b style="margin: 20px;">ISTAT1</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[0]<b style="margin: 20px;">ISTAT0</b> (def=0x0)    //    Port input status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001080C<b style="margin: 20px;">OCTL</b>//   Port output control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OCTL15</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[14]<b style="margin: 20px;">OCTL14</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[13]<b style="margin: 20px;">OCTL13</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[12]<b style="margin: 20px;">OCTL12</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[11]<b style="margin: 20px;">OCTL11</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[10]<b style="margin: 20px;">OCTL10</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[9]<b style="margin: 20px;">OCTL9</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[8]<b style="margin: 20px;">OCTL8</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[7]<b style="margin: 20px;">OCTL7</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[6]<b style="margin: 20px;">OCTL6</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[5]<b style="margin: 20px;">OCTL5</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[4]<b style="margin: 20px;">OCTL4</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[3]<b style="margin: 20px;">OCTL3</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[2]<b style="margin: 20px;">OCTL2</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[1]<b style="margin: 20px;">OCTL1</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[0]<b style="margin: 20px;">OCTL0</b> (def=0x0)    //    Port output control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010810<b style="margin: 20px;">BOP</b>//   Port bit operate register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">CR15</b> (def=0x0)    //    Port 15 Clear bit
</li>
<li class="content">
[30]<b style="margin: 20px;">CR14</b> (def=0x0)    //    Port 14 Clear bit
</li>
<li class="content">
[29]<b style="margin: 20px;">CR13</b> (def=0x0)    //    Port 13 Clear bit
</li>
<li class="content">
[28]<b style="margin: 20px;">CR12</b> (def=0x0)    //    Port 12 Clear bit
</li>
<li class="content">
[27]<b style="margin: 20px;">CR11</b> (def=0x0)    //    Port 11 Clear bit
</li>
<li class="content">
[26]<b style="margin: 20px;">CR10</b> (def=0x0)    //    Port 10 Clear bit
</li>
<li class="content">
[25]<b style="margin: 20px;">CR9</b> (def=0x0)    //    Port 9 Clear bit
</li>
<li class="content">
[24]<b style="margin: 20px;">CR8</b> (def=0x0)    //    Port 8 Clear bit
</li>
<li class="content">
[23]<b style="margin: 20px;">CR7</b> (def=0x0)    //    Port 7 Clear bit
</li>
<li class="content">
[22]<b style="margin: 20px;">CR6</b> (def=0x0)    //    Port 6 Clear bit
</li>
<li class="content">
[21]<b style="margin: 20px;">CR5</b> (def=0x0)    //    Port 5 Clear bit
</li>
<li class="content">
[20]<b style="margin: 20px;">CR4</b> (def=0x0)    //    Port 4 Clear bit
</li>
<li class="content">
[19]<b style="margin: 20px;">CR3</b> (def=0x0)    //    Port 3 Clear bit
</li>
<li class="content">
[18]<b style="margin: 20px;">CR2</b> (def=0x0)    //    Port 2 Clear bit
</li>
<li class="content">
[17]<b style="margin: 20px;">CR1</b> (def=0x0)    //    Port 1 Clear bit
</li>
<li class="content">
[16]<b style="margin: 20px;">CR0</b> (def=0x0)    //    Port 0 Clear bit
</li>
<li class="content">
[15]<b style="margin: 20px;">BOP15</b> (def=0x0)    //    Port 15 Set bit
</li>
<li class="content">
[14]<b style="margin: 20px;">BOP14</b> (def=0x0)    //    Port 14 Set bit
</li>
<li class="content">
[13]<b style="margin: 20px;">BOP13</b> (def=0x0)    //    Port 13 Set bit
</li>
<li class="content">
[12]<b style="margin: 20px;">BOP12</b> (def=0x0)    //    Port 12 Set bit
</li>
<li class="content">
[11]<b style="margin: 20px;">BOP11</b> (def=0x0)    //    Port 11 Set bit
</li>
<li class="content">
[10]<b style="margin: 20px;">BOP10</b> (def=0x0)    //    Port 10 Set bit
</li>
<li class="content">
[9]<b style="margin: 20px;">BOP9</b> (def=0x0)    //    Port 9 Set bit
</li>
<li class="content">
[8]<b style="margin: 20px;">BOP8</b> (def=0x0)    //    Port 8 Set bit
</li>
<li class="content">
[7]<b style="margin: 20px;">BOP7</b> (def=0x0)    //    Port 7 Set bit
</li>
<li class="content">
[6]<b style="margin: 20px;">BOP6</b> (def=0x0)    //    Port 6 Set bit
</li>
<li class="content">
[5]<b style="margin: 20px;">BOP5</b> (def=0x0)    //    Port 5 Set bit
</li>
<li class="content">
[4]<b style="margin: 20px;">BOP4</b> (def=0x0)    //    Port 4 Set bit
</li>
<li class="content">
[3]<b style="margin: 20px;">BOP3</b> (def=0x0)    //    Port 3 Set bit
</li>
<li class="content">
[2]<b style="margin: 20px;">BOP2</b> (def=0x0)    //    Port 2 Set bit
</li>
<li class="content">
[1]<b style="margin: 20px;">BOP1</b> (def=0x0)    //    Port 1 Set bit
</li>
<li class="content">
[0]<b style="margin: 20px;">BOP0</b> (def=0x0)    //    Port 0 Set bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010814<b style="margin: 20px;">BC</b>//   Port bit clear register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CR15</b> (def=0x0)    //    Port 15 Clear bit
</li>
<li class="content">
[14]<b style="margin: 20px;">CR14</b> (def=0x0)    //    Port 14 Clear bit
</li>
<li class="content">
[13]<b style="margin: 20px;">CR13</b> (def=0x0)    //    Port 13 Clear bit
</li>
<li class="content">
[12]<b style="margin: 20px;">CR12</b> (def=0x0)    //    Port 12 Clear bit
</li>
<li class="content">
[11]<b style="margin: 20px;">CR11</b> (def=0x0)    //    Port 11 Clear bit
</li>
<li class="content">
[10]<b style="margin: 20px;">CR10</b> (def=0x0)    //    Port 10 Clear bit
</li>
<li class="content">
[9]<b style="margin: 20px;">CR9</b> (def=0x0)    //    Port 9 Clear bit
</li>
<li class="content">
[8]<b style="margin: 20px;">CR8</b> (def=0x0)    //    Port 8 Clear bit
</li>
<li class="content">
[7]<b style="margin: 20px;">CR7</b> (def=0x0)    //    Port 7 Clear bit
</li>
<li class="content">
[6]<b style="margin: 20px;">CR6</b> (def=0x0)    //    Port 6 Clear bit
</li>
<li class="content">
[5]<b style="margin: 20px;">CR5</b> (def=0x0)    //    Port 5 Clear bit
</li>
<li class="content">
[4]<b style="margin: 20px;">CR4</b> (def=0x0)    //    Port 4 Clear bit
</li>
<li class="content">
[3]<b style="margin: 20px;">CR3</b> (def=0x0)    //    Port 3 Clear bit
</li>
<li class="content">
[2]<b style="margin: 20px;">CR2</b> (def=0x0)    //    Port 2 Clear bit
</li>
<li class="content">
[1]<b style="margin: 20px;">CR1</b> (def=0x0)    //    Port 1 Clear bit
</li>
<li class="content">
[0]<b style="margin: 20px;">CR0</b> (def=0x0)    //    Port 0 Clear bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010818<b style="margin: 20px;">LOCK</b>//   GPIO port configuration lock register</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">LKK</b> (def=0x0)    //    Lock sequence key 
</li>
<li class="content">
[15]<b style="margin: 20px;">LK15</b> (def=0x0)    //    Port Lock bit 15
</li>
<li class="content">
[14]<b style="margin: 20px;">LK14</b> (def=0x0)    //    Port Lock bit 14
</li>
<li class="content">
[13]<b style="margin: 20px;">LK13</b> (def=0x0)    //    Port Lock bit 13
</li>
<li class="content">
[12]<b style="margin: 20px;">LK12</b> (def=0x0)    //    Port Lock bit 12
</li>
<li class="content">
[11]<b style="margin: 20px;">LK11</b> (def=0x0)    //    Port Lock bit 11
</li>
<li class="content">
[10]<b style="margin: 20px;">LK10</b> (def=0x0)    //    Port Lock bit 10
</li>
<li class="content">
[9]<b style="margin: 20px;">LK9</b> (def=0x0)    //    Port Lock bit 9
</li>
<li class="content">
[8]<b style="margin: 20px;">LK8</b> (def=0x0)    //    Port Lock bit 8
</li>
<li class="content">
[7]<b style="margin: 20px;">LK7</b> (def=0x0)    //    Port Lock bit 7
</li>
<li class="content">
[6]<b style="margin: 20px;">LK6</b> (def=0x0)    //    Port Lock bit 6
</li>
<li class="content">
[5]<b style="margin: 20px;">LK5</b> (def=0x0)    //    Port Lock bit 5
</li>
<li class="content">
[4]<b style="margin: 20px;">LK4</b> (def=0x0)    //    Port Lock bit 4
</li>
<li class="content">
[3]<b style="margin: 20px;">LK3</b> (def=0x0)    //    Port Lock bit 3
</li>
<li class="content">
[2]<b style="margin: 20px;">LK2</b> (def=0x0)    //    Port Lock bit 2
</li>
<li class="content">
[1]<b style="margin: 20px;">LK1</b> (def=0x0)    //    Port Lock bit 1
</li>
<li class="content">
[0]<b style="margin: 20px;">LK0</b> (def=0x0)    //    Port Lock bit 0
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C00<b style="margin: 20px;">GPIOB</b>// </summary>
<ul>
<li class="content"><details><summary>0x40010C00<b style="margin: 20px;">CTL0</b>//   port control register 0</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">CTL7</b> (def=0x1)    //    Port x configuration bits (x = 7)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MD7</b> (def=0x0)    //    Port x mode bits (x = 7)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CTL6</b> (def=0x1)    //    Port x configuration bits (x = 6)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MD6</b> (def=0x0)    //    Port x mode bits (x = 6)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CTL5</b> (def=0x1)    //    Port x configuration bits (x = 5)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MD5</b> (def=0x0)    //    Port x mode bits (x = 5)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CTL4</b> (def=0x1)    //    Port x configuration bits (x = 4)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MD4</b> (def=0x0)    //    Port x mode bits (x = 4)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CTL3</b> (def=0x1)    //    Port x configuration bits (x = 3)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MD3</b> (def=0x0)    //    Port x mode bits (x = 3 )
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CTL2</b> (def=0x1)    //    Port x configuration bits (x = 2)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MD2</b> (def=0x0)    //    Port x mode bits (x = 2 )
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CTL1</b> (def=0x1)    //    Port x configuration bits (x = 1)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MD1</b> (def=0x0)    //    Port x mode bits (x = 1)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CTL0</b> (def=0x1)    //    Port x configuration bits (x = 0)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">MD0</b> (def=0x0)    //    Port x mode bits (x = 0)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C04<b style="margin: 20px;">CTL1</b>//   port control register 1</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">CTL15</b> (def=0x1)    //    Port x configuration bits (x = 15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MD15</b> (def=0x0)    //    Port x mode bits (x = 15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CTL14</b> (def=0x1)    //    Port x configuration bits (x = 14)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MD14</b> (def=0x0)    //    Port x mode bits (x = 14)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CTL13</b> (def=0x1)    //    Port x configuration bits (x = 13)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MD13</b> (def=0x0)    //    Port x mode bits (x = 13)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CTL12</b> (def=0x1)    //    Port x configuration bits (x = 12)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MD12</b> (def=0x0)    //    Port x mode bits (x = 12)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CTL11</b> (def=0x1)    //    Port x configuration bits (x = 11)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MD11</b> (def=0x0)    //    Port x mode bits (x = 11 )
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CTL10</b> (def=0x1)    //    Port x configuration bits (x = 10)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MD10</b> (def=0x0)    //    Port x mode bits (x = 10 )
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CTL9</b> (def=0x1)    //    Port x configuration bits (x = 9)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MD9</b> (def=0x0)    //    Port x mode bits (x = 9)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CTL8</b> (def=0x1)    //    Port x configuration bits (x = 8)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">MD8</b> (def=0x0)    //    Port x mode bits (x = 8)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C08<b style="margin: 20px;">ISTAT</b>//   Port input status register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ISTAT15</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[14]<b style="margin: 20px;">ISTAT14</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[13]<b style="margin: 20px;">ISTAT13</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[12]<b style="margin: 20px;">ISTAT12</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[11]<b style="margin: 20px;">ISTAT11</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[10]<b style="margin: 20px;">ISTAT10</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[9]<b style="margin: 20px;">ISTAT9</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[8]<b style="margin: 20px;">ISTAT8</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[7]<b style="margin: 20px;">ISTAT7</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[6]<b style="margin: 20px;">ISTAT6</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[5]<b style="margin: 20px;">ISTAT5</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[4]<b style="margin: 20px;">ISTAT4</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[3]<b style="margin: 20px;">ISTAT3</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[2]<b style="margin: 20px;">ISTAT2</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[1]<b style="margin: 20px;">ISTAT1</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[0]<b style="margin: 20px;">ISTAT0</b> (def=0x0)    //    Port input status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C0C<b style="margin: 20px;">OCTL</b>//   Port output control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OCTL15</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[14]<b style="margin: 20px;">OCTL14</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[13]<b style="margin: 20px;">OCTL13</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[12]<b style="margin: 20px;">OCTL12</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[11]<b style="margin: 20px;">OCTL11</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[10]<b style="margin: 20px;">OCTL10</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[9]<b style="margin: 20px;">OCTL9</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[8]<b style="margin: 20px;">OCTL8</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[7]<b style="margin: 20px;">OCTL7</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[6]<b style="margin: 20px;">OCTL6</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[5]<b style="margin: 20px;">OCTL5</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[4]<b style="margin: 20px;">OCTL4</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[3]<b style="margin: 20px;">OCTL3</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[2]<b style="margin: 20px;">OCTL2</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[1]<b style="margin: 20px;">OCTL1</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[0]<b style="margin: 20px;">OCTL0</b> (def=0x0)    //    Port output control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C10<b style="margin: 20px;">BOP</b>//   Port bit operate register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">CR15</b> (def=0x0)    //    Port 15 Clear bit
</li>
<li class="content">
[30]<b style="margin: 20px;">CR14</b> (def=0x0)    //    Port 14 Clear bit
</li>
<li class="content">
[29]<b style="margin: 20px;">CR13</b> (def=0x0)    //    Port 13 Clear bit
</li>
<li class="content">
[28]<b style="margin: 20px;">CR12</b> (def=0x0)    //    Port 12 Clear bit
</li>
<li class="content">
[27]<b style="margin: 20px;">CR11</b> (def=0x0)    //    Port 11 Clear bit
</li>
<li class="content">
[26]<b style="margin: 20px;">CR10</b> (def=0x0)    //    Port 10 Clear bit
</li>
<li class="content">
[25]<b style="margin: 20px;">CR9</b> (def=0x0)    //    Port 9 Clear bit
</li>
<li class="content">
[24]<b style="margin: 20px;">CR8</b> (def=0x0)    //    Port 8 Clear bit
</li>
<li class="content">
[23]<b style="margin: 20px;">CR7</b> (def=0x0)    //    Port 7 Clear bit
</li>
<li class="content">
[22]<b style="margin: 20px;">CR6</b> (def=0x0)    //    Port 6 Clear bit
</li>
<li class="content">
[21]<b style="margin: 20px;">CR5</b> (def=0x0)    //    Port 5 Clear bit
</li>
<li class="content">
[20]<b style="margin: 20px;">CR4</b> (def=0x0)    //    Port 4 Clear bit
</li>
<li class="content">
[19]<b style="margin: 20px;">CR3</b> (def=0x0)    //    Port 3 Clear bit
</li>
<li class="content">
[18]<b style="margin: 20px;">CR2</b> (def=0x0)    //    Port 2 Clear bit
</li>
<li class="content">
[17]<b style="margin: 20px;">CR1</b> (def=0x0)    //    Port 1 Clear bit
</li>
<li class="content">
[16]<b style="margin: 20px;">CR0</b> (def=0x0)    //    Port 0 Clear bit
</li>
<li class="content">
[15]<b style="margin: 20px;">BOP15</b> (def=0x0)    //    Port 15 Set bit
</li>
<li class="content">
[14]<b style="margin: 20px;">BOP14</b> (def=0x0)    //    Port 14 Set bit
</li>
<li class="content">
[13]<b style="margin: 20px;">BOP13</b> (def=0x0)    //    Port 13 Set bit
</li>
<li class="content">
[12]<b style="margin: 20px;">BOP12</b> (def=0x0)    //    Port 12 Set bit
</li>
<li class="content">
[11]<b style="margin: 20px;">BOP11</b> (def=0x0)    //    Port 11 Set bit
</li>
<li class="content">
[10]<b style="margin: 20px;">BOP10</b> (def=0x0)    //    Port 10 Set bit
</li>
<li class="content">
[9]<b style="margin: 20px;">BOP9</b> (def=0x0)    //    Port 9 Set bit
</li>
<li class="content">
[8]<b style="margin: 20px;">BOP8</b> (def=0x0)    //    Port 8 Set bit
</li>
<li class="content">
[7]<b style="margin: 20px;">BOP7</b> (def=0x0)    //    Port 7 Set bit
</li>
<li class="content">
[6]<b style="margin: 20px;">BOP6</b> (def=0x0)    //    Port 6 Set bit
</li>
<li class="content">
[5]<b style="margin: 20px;">BOP5</b> (def=0x0)    //    Port 5 Set bit
</li>
<li class="content">
[4]<b style="margin: 20px;">BOP4</b> (def=0x0)    //    Port 4 Set bit
</li>
<li class="content">
[3]<b style="margin: 20px;">BOP3</b> (def=0x0)    //    Port 3 Set bit
</li>
<li class="content">
[2]<b style="margin: 20px;">BOP2</b> (def=0x0)    //    Port 2 Set bit
</li>
<li class="content">
[1]<b style="margin: 20px;">BOP1</b> (def=0x0)    //    Port 1 Set bit
</li>
<li class="content">
[0]<b style="margin: 20px;">BOP0</b> (def=0x0)    //    Port 0 Set bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C14<b style="margin: 20px;">BC</b>//   Port bit clear register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CR15</b> (def=0x0)    //    Port 15 Clear bit
</li>
<li class="content">
[14]<b style="margin: 20px;">CR14</b> (def=0x0)    //    Port 14 Clear bit
</li>
<li class="content">
[13]<b style="margin: 20px;">CR13</b> (def=0x0)    //    Port 13 Clear bit
</li>
<li class="content">
[12]<b style="margin: 20px;">CR12</b> (def=0x0)    //    Port 12 Clear bit
</li>
<li class="content">
[11]<b style="margin: 20px;">CR11</b> (def=0x0)    //    Port 11 Clear bit
</li>
<li class="content">
[10]<b style="margin: 20px;">CR10</b> (def=0x0)    //    Port 10 Clear bit
</li>
<li class="content">
[9]<b style="margin: 20px;">CR9</b> (def=0x0)    //    Port 9 Clear bit
</li>
<li class="content">
[8]<b style="margin: 20px;">CR8</b> (def=0x0)    //    Port 8 Clear bit
</li>
<li class="content">
[7]<b style="margin: 20px;">CR7</b> (def=0x0)    //    Port 7 Clear bit
</li>
<li class="content">
[6]<b style="margin: 20px;">CR6</b> (def=0x0)    //    Port 6 Clear bit
</li>
<li class="content">
[5]<b style="margin: 20px;">CR5</b> (def=0x0)    //    Port 5 Clear bit
</li>
<li class="content">
[4]<b style="margin: 20px;">CR4</b> (def=0x0)    //    Port 4 Clear bit
</li>
<li class="content">
[3]<b style="margin: 20px;">CR3</b> (def=0x0)    //    Port 3 Clear bit
</li>
<li class="content">
[2]<b style="margin: 20px;">CR2</b> (def=0x0)    //    Port 2 Clear bit
</li>
<li class="content">
[1]<b style="margin: 20px;">CR1</b> (def=0x0)    //    Port 1 Clear bit
</li>
<li class="content">
[0]<b style="margin: 20px;">CR0</b> (def=0x0)    //    Port 0 Clear bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010C18<b style="margin: 20px;">LOCK</b>//   GPIO port configuration lock register</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">LKK</b> (def=0x0)    //    Lock sequence key 
</li>
<li class="content">
[15]<b style="margin: 20px;">LK15</b> (def=0x0)    //    Port Lock bit 15
</li>
<li class="content">
[14]<b style="margin: 20px;">LK14</b> (def=0x0)    //    Port Lock bit 14
</li>
<li class="content">
[13]<b style="margin: 20px;">LK13</b> (def=0x0)    //    Port Lock bit 13
</li>
<li class="content">
[12]<b style="margin: 20px;">LK12</b> (def=0x0)    //    Port Lock bit 12
</li>
<li class="content">
[11]<b style="margin: 20px;">LK11</b> (def=0x0)    //    Port Lock bit 11
</li>
<li class="content">
[10]<b style="margin: 20px;">LK10</b> (def=0x0)    //    Port Lock bit 10
</li>
<li class="content">
[9]<b style="margin: 20px;">LK9</b> (def=0x0)    //    Port Lock bit 9
</li>
<li class="content">
[8]<b style="margin: 20px;">LK8</b> (def=0x0)    //    Port Lock bit 8
</li>
<li class="content">
[7]<b style="margin: 20px;">LK7</b> (def=0x0)    //    Port Lock bit 7
</li>
<li class="content">
[6]<b style="margin: 20px;">LK6</b> (def=0x0)    //    Port Lock bit 6
</li>
<li class="content">
[5]<b style="margin: 20px;">LK5</b> (def=0x0)    //    Port Lock bit 5
</li>
<li class="content">
[4]<b style="margin: 20px;">LK4</b> (def=0x0)    //    Port Lock bit 4
</li>
<li class="content">
[3]<b style="margin: 20px;">LK3</b> (def=0x0)    //    Port Lock bit 3
</li>
<li class="content">
[2]<b style="margin: 20px;">LK2</b> (def=0x0)    //    Port Lock bit 2
</li>
<li class="content">
[1]<b style="margin: 20px;">LK1</b> (def=0x0)    //    Port Lock bit 1
</li>
<li class="content">
[0]<b style="margin: 20px;">LK0</b> (def=0x0)    //    Port Lock bit 0
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011000<b style="margin: 20px;">GPIOC</b>// </summary>
<ul>
<li class="content"><details><summary>0x40011000<b style="margin: 20px;">CTL0</b>//   port control register 0</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">CTL7</b> (def=0x1)    //    Port x configuration bits (x = 7)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MD7</b> (def=0x0)    //    Port x mode bits (x = 7)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CTL6</b> (def=0x1)    //    Port x configuration bits (x = 6)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MD6</b> (def=0x0)    //    Port x mode bits (x = 6)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CTL5</b> (def=0x1)    //    Port x configuration bits (x = 5)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MD5</b> (def=0x0)    //    Port x mode bits (x = 5)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CTL4</b> (def=0x1)    //    Port x configuration bits (x = 4)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MD4</b> (def=0x0)    //    Port x mode bits (x = 4)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CTL3</b> (def=0x1)    //    Port x configuration bits (x = 3)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MD3</b> (def=0x0)    //    Port x mode bits (x = 3 )
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CTL2</b> (def=0x1)    //    Port x configuration bits (x = 2)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MD2</b> (def=0x0)    //    Port x mode bits (x = 2 )
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CTL1</b> (def=0x1)    //    Port x configuration bits (x = 1)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MD1</b> (def=0x0)    //    Port x mode bits (x = 1)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CTL0</b> (def=0x1)    //    Port x configuration bits (x = 0)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">MD0</b> (def=0x0)    //    Port x mode bits (x = 0)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011004<b style="margin: 20px;">CTL1</b>//   port control register 1</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">CTL15</b> (def=0x1)    //    Port x configuration bits (x = 15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MD15</b> (def=0x0)    //    Port x mode bits (x = 15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CTL14</b> (def=0x1)    //    Port x configuration bits (x = 14)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MD14</b> (def=0x0)    //    Port x mode bits (x = 14)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CTL13</b> (def=0x1)    //    Port x configuration bits (x = 13)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MD13</b> (def=0x0)    //    Port x mode bits (x = 13)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CTL12</b> (def=0x1)    //    Port x configuration bits (x = 12)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MD12</b> (def=0x0)    //    Port x mode bits (x = 12)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CTL11</b> (def=0x1)    //    Port x configuration bits (x = 11)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MD11</b> (def=0x0)    //    Port x mode bits (x = 11 )
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CTL10</b> (def=0x1)    //    Port x configuration bits (x = 10)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MD10</b> (def=0x0)    //    Port x mode bits (x = 10 )
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CTL9</b> (def=0x1)    //    Port x configuration bits (x = 9)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MD9</b> (def=0x0)    //    Port x mode bits (x = 9)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CTL8</b> (def=0x1)    //    Port x configuration bits (x = 8)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">MD8</b> (def=0x0)    //    Port x mode bits (x = 8)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011008<b style="margin: 20px;">ISTAT</b>//   Port input status register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ISTAT15</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[14]<b style="margin: 20px;">ISTAT14</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[13]<b style="margin: 20px;">ISTAT13</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[12]<b style="margin: 20px;">ISTAT12</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[11]<b style="margin: 20px;">ISTAT11</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[10]<b style="margin: 20px;">ISTAT10</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[9]<b style="margin: 20px;">ISTAT9</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[8]<b style="margin: 20px;">ISTAT8</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[7]<b style="margin: 20px;">ISTAT7</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[6]<b style="margin: 20px;">ISTAT6</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[5]<b style="margin: 20px;">ISTAT5</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[4]<b style="margin: 20px;">ISTAT4</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[3]<b style="margin: 20px;">ISTAT3</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[2]<b style="margin: 20px;">ISTAT2</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[1]<b style="margin: 20px;">ISTAT1</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[0]<b style="margin: 20px;">ISTAT0</b> (def=0x0)    //    Port input status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001100C<b style="margin: 20px;">OCTL</b>//   Port output control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OCTL15</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[14]<b style="margin: 20px;">OCTL14</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[13]<b style="margin: 20px;">OCTL13</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[12]<b style="margin: 20px;">OCTL12</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[11]<b style="margin: 20px;">OCTL11</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[10]<b style="margin: 20px;">OCTL10</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[9]<b style="margin: 20px;">OCTL9</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[8]<b style="margin: 20px;">OCTL8</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[7]<b style="margin: 20px;">OCTL7</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[6]<b style="margin: 20px;">OCTL6</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[5]<b style="margin: 20px;">OCTL5</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[4]<b style="margin: 20px;">OCTL4</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[3]<b style="margin: 20px;">OCTL3</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[2]<b style="margin: 20px;">OCTL2</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[1]<b style="margin: 20px;">OCTL1</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[0]<b style="margin: 20px;">OCTL0</b> (def=0x0)    //    Port output control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011010<b style="margin: 20px;">BOP</b>//   Port bit operate register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">CR15</b> (def=0x0)    //    Port 15 Clear bit
</li>
<li class="content">
[30]<b style="margin: 20px;">CR14</b> (def=0x0)    //    Port 14 Clear bit
</li>
<li class="content">
[29]<b style="margin: 20px;">CR13</b> (def=0x0)    //    Port 13 Clear bit
</li>
<li class="content">
[28]<b style="margin: 20px;">CR12</b> (def=0x0)    //    Port 12 Clear bit
</li>
<li class="content">
[27]<b style="margin: 20px;">CR11</b> (def=0x0)    //    Port 11 Clear bit
</li>
<li class="content">
[26]<b style="margin: 20px;">CR10</b> (def=0x0)    //    Port 10 Clear bit
</li>
<li class="content">
[25]<b style="margin: 20px;">CR9</b> (def=0x0)    //    Port 9 Clear bit
</li>
<li class="content">
[24]<b style="margin: 20px;">CR8</b> (def=0x0)    //    Port 8 Clear bit
</li>
<li class="content">
[23]<b style="margin: 20px;">CR7</b> (def=0x0)    //    Port 7 Clear bit
</li>
<li class="content">
[22]<b style="margin: 20px;">CR6</b> (def=0x0)    //    Port 6 Clear bit
</li>
<li class="content">
[21]<b style="margin: 20px;">CR5</b> (def=0x0)    //    Port 5 Clear bit
</li>
<li class="content">
[20]<b style="margin: 20px;">CR4</b> (def=0x0)    //    Port 4 Clear bit
</li>
<li class="content">
[19]<b style="margin: 20px;">CR3</b> (def=0x0)    //    Port 3 Clear bit
</li>
<li class="content">
[18]<b style="margin: 20px;">CR2</b> (def=0x0)    //    Port 2 Clear bit
</li>
<li class="content">
[17]<b style="margin: 20px;">CR1</b> (def=0x0)    //    Port 1 Clear bit
</li>
<li class="content">
[16]<b style="margin: 20px;">CR0</b> (def=0x0)    //    Port 0 Clear bit
</li>
<li class="content">
[15]<b style="margin: 20px;">BOP15</b> (def=0x0)    //    Port 15 Set bit
</li>
<li class="content">
[14]<b style="margin: 20px;">BOP14</b> (def=0x0)    //    Port 14 Set bit
</li>
<li class="content">
[13]<b style="margin: 20px;">BOP13</b> (def=0x0)    //    Port 13 Set bit
</li>
<li class="content">
[12]<b style="margin: 20px;">BOP12</b> (def=0x0)    //    Port 12 Set bit
</li>
<li class="content">
[11]<b style="margin: 20px;">BOP11</b> (def=0x0)    //    Port 11 Set bit
</li>
<li class="content">
[10]<b style="margin: 20px;">BOP10</b> (def=0x0)    //    Port 10 Set bit
</li>
<li class="content">
[9]<b style="margin: 20px;">BOP9</b> (def=0x0)    //    Port 9 Set bit
</li>
<li class="content">
[8]<b style="margin: 20px;">BOP8</b> (def=0x0)    //    Port 8 Set bit
</li>
<li class="content">
[7]<b style="margin: 20px;">BOP7</b> (def=0x0)    //    Port 7 Set bit
</li>
<li class="content">
[6]<b style="margin: 20px;">BOP6</b> (def=0x0)    //    Port 6 Set bit
</li>
<li class="content">
[5]<b style="margin: 20px;">BOP5</b> (def=0x0)    //    Port 5 Set bit
</li>
<li class="content">
[4]<b style="margin: 20px;">BOP4</b> (def=0x0)    //    Port 4 Set bit
</li>
<li class="content">
[3]<b style="margin: 20px;">BOP3</b> (def=0x0)    //    Port 3 Set bit
</li>
<li class="content">
[2]<b style="margin: 20px;">BOP2</b> (def=0x0)    //    Port 2 Set bit
</li>
<li class="content">
[1]<b style="margin: 20px;">BOP1</b> (def=0x0)    //    Port 1 Set bit
</li>
<li class="content">
[0]<b style="margin: 20px;">BOP0</b> (def=0x0)    //    Port 0 Set bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011014<b style="margin: 20px;">BC</b>//   Port bit clear register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CR15</b> (def=0x0)    //    Port 15 Clear bit
</li>
<li class="content">
[14]<b style="margin: 20px;">CR14</b> (def=0x0)    //    Port 14 Clear bit
</li>
<li class="content">
[13]<b style="margin: 20px;">CR13</b> (def=0x0)    //    Port 13 Clear bit
</li>
<li class="content">
[12]<b style="margin: 20px;">CR12</b> (def=0x0)    //    Port 12 Clear bit
</li>
<li class="content">
[11]<b style="margin: 20px;">CR11</b> (def=0x0)    //    Port 11 Clear bit
</li>
<li class="content">
[10]<b style="margin: 20px;">CR10</b> (def=0x0)    //    Port 10 Clear bit
</li>
<li class="content">
[9]<b style="margin: 20px;">CR9</b> (def=0x0)    //    Port 9 Clear bit
</li>
<li class="content">
[8]<b style="margin: 20px;">CR8</b> (def=0x0)    //    Port 8 Clear bit
</li>
<li class="content">
[7]<b style="margin: 20px;">CR7</b> (def=0x0)    //    Port 7 Clear bit
</li>
<li class="content">
[6]<b style="margin: 20px;">CR6</b> (def=0x0)    //    Port 6 Clear bit
</li>
<li class="content">
[5]<b style="margin: 20px;">CR5</b> (def=0x0)    //    Port 5 Clear bit
</li>
<li class="content">
[4]<b style="margin: 20px;">CR4</b> (def=0x0)    //    Port 4 Clear bit
</li>
<li class="content">
[3]<b style="margin: 20px;">CR3</b> (def=0x0)    //    Port 3 Clear bit
</li>
<li class="content">
[2]<b style="margin: 20px;">CR2</b> (def=0x0)    //    Port 2 Clear bit
</li>
<li class="content">
[1]<b style="margin: 20px;">CR1</b> (def=0x0)    //    Port 1 Clear bit
</li>
<li class="content">
[0]<b style="margin: 20px;">CR0</b> (def=0x0)    //    Port 0 Clear bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011018<b style="margin: 20px;">LOCK</b>//   GPIO port configuration lock register</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">LKK</b> (def=0x0)    //    Lock sequence key 
</li>
<li class="content">
[15]<b style="margin: 20px;">LK15</b> (def=0x0)    //    Port Lock bit 15
</li>
<li class="content">
[14]<b style="margin: 20px;">LK14</b> (def=0x0)    //    Port Lock bit 14
</li>
<li class="content">
[13]<b style="margin: 20px;">LK13</b> (def=0x0)    //    Port Lock bit 13
</li>
<li class="content">
[12]<b style="margin: 20px;">LK12</b> (def=0x0)    //    Port Lock bit 12
</li>
<li class="content">
[11]<b style="margin: 20px;">LK11</b> (def=0x0)    //    Port Lock bit 11
</li>
<li class="content">
[10]<b style="margin: 20px;">LK10</b> (def=0x0)    //    Port Lock bit 10
</li>
<li class="content">
[9]<b style="margin: 20px;">LK9</b> (def=0x0)    //    Port Lock bit 9
</li>
<li class="content">
[8]<b style="margin: 20px;">LK8</b> (def=0x0)    //    Port Lock bit 8
</li>
<li class="content">
[7]<b style="margin: 20px;">LK7</b> (def=0x0)    //    Port Lock bit 7
</li>
<li class="content">
[6]<b style="margin: 20px;">LK6</b> (def=0x0)    //    Port Lock bit 6
</li>
<li class="content">
[5]<b style="margin: 20px;">LK5</b> (def=0x0)    //    Port Lock bit 5
</li>
<li class="content">
[4]<b style="margin: 20px;">LK4</b> (def=0x0)    //    Port Lock bit 4
</li>
<li class="content">
[3]<b style="margin: 20px;">LK3</b> (def=0x0)    //    Port Lock bit 3
</li>
<li class="content">
[2]<b style="margin: 20px;">LK2</b> (def=0x0)    //    Port Lock bit 2
</li>
<li class="content">
[1]<b style="margin: 20px;">LK1</b> (def=0x0)    //    Port Lock bit 1
</li>
<li class="content">
[0]<b style="margin: 20px;">LK0</b> (def=0x0)    //    Port Lock bit 0
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011400<b style="margin: 20px;">GPIOD</b>// </summary>
<ul>
<li class="content"><details><summary>0x40011400<b style="margin: 20px;">CTL0</b>//   port control register 0</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">CTL7</b> (def=0x1)    //    Port x configuration bits (x = 7)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MD7</b> (def=0x0)    //    Port x mode bits (x = 7)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CTL6</b> (def=0x1)    //    Port x configuration bits (x = 6)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MD6</b> (def=0x0)    //    Port x mode bits (x = 6)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CTL5</b> (def=0x1)    //    Port x configuration bits (x = 5)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MD5</b> (def=0x0)    //    Port x mode bits (x = 5)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CTL4</b> (def=0x1)    //    Port x configuration bits (x = 4)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MD4</b> (def=0x0)    //    Port x mode bits (x = 4)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CTL3</b> (def=0x1)    //    Port x configuration bits (x = 3)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MD3</b> (def=0x0)    //    Port x mode bits (x = 3 )
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CTL2</b> (def=0x1)    //    Port x configuration bits (x = 2)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MD2</b> (def=0x0)    //    Port x mode bits (x = 2 )
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CTL1</b> (def=0x1)    //    Port x configuration bits (x = 1)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MD1</b> (def=0x0)    //    Port x mode bits (x = 1)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CTL0</b> (def=0x1)    //    Port x configuration bits (x = 0)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">MD0</b> (def=0x0)    //    Port x mode bits (x = 0)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011404<b style="margin: 20px;">CTL1</b>//   port control register 1</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">CTL15</b> (def=0x1)    //    Port x configuration bits (x = 15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MD15</b> (def=0x0)    //    Port x mode bits (x = 15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CTL14</b> (def=0x1)    //    Port x configuration bits (x = 14)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MD14</b> (def=0x0)    //    Port x mode bits (x = 14)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CTL13</b> (def=0x1)    //    Port x configuration bits (x = 13)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MD13</b> (def=0x0)    //    Port x mode bits (x = 13)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CTL12</b> (def=0x1)    //    Port x configuration bits (x = 12)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MD12</b> (def=0x0)    //    Port x mode bits (x = 12)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CTL11</b> (def=0x1)    //    Port x configuration bits (x = 11)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MD11</b> (def=0x0)    //    Port x mode bits (x = 11 )
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CTL10</b> (def=0x1)    //    Port x configuration bits (x = 10)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MD10</b> (def=0x0)    //    Port x mode bits (x = 10 )
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CTL9</b> (def=0x1)    //    Port x configuration bits (x = 9)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MD9</b> (def=0x0)    //    Port x mode bits (x = 9)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CTL8</b> (def=0x1)    //    Port x configuration bits (x = 8)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">MD8</b> (def=0x0)    //    Port x mode bits (x = 8)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011408<b style="margin: 20px;">ISTAT</b>//   Port input status register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ISTAT15</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[14]<b style="margin: 20px;">ISTAT14</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[13]<b style="margin: 20px;">ISTAT13</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[12]<b style="margin: 20px;">ISTAT12</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[11]<b style="margin: 20px;">ISTAT11</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[10]<b style="margin: 20px;">ISTAT10</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[9]<b style="margin: 20px;">ISTAT9</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[8]<b style="margin: 20px;">ISTAT8</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[7]<b style="margin: 20px;">ISTAT7</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[6]<b style="margin: 20px;">ISTAT6</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[5]<b style="margin: 20px;">ISTAT5</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[4]<b style="margin: 20px;">ISTAT4</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[3]<b style="margin: 20px;">ISTAT3</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[2]<b style="margin: 20px;">ISTAT2</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[1]<b style="margin: 20px;">ISTAT1</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[0]<b style="margin: 20px;">ISTAT0</b> (def=0x0)    //    Port input status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001140C<b style="margin: 20px;">OCTL</b>//   Port output control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OCTL15</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[14]<b style="margin: 20px;">OCTL14</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[13]<b style="margin: 20px;">OCTL13</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[12]<b style="margin: 20px;">OCTL12</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[11]<b style="margin: 20px;">OCTL11</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[10]<b style="margin: 20px;">OCTL10</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[9]<b style="margin: 20px;">OCTL9</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[8]<b style="margin: 20px;">OCTL8</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[7]<b style="margin: 20px;">OCTL7</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[6]<b style="margin: 20px;">OCTL6</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[5]<b style="margin: 20px;">OCTL5</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[4]<b style="margin: 20px;">OCTL4</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[3]<b style="margin: 20px;">OCTL3</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[2]<b style="margin: 20px;">OCTL2</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[1]<b style="margin: 20px;">OCTL1</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[0]<b style="margin: 20px;">OCTL0</b> (def=0x0)    //    Port output control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011410<b style="margin: 20px;">BOP</b>//   Port bit operate register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">CR15</b> (def=0x0)    //    Port 15 Clear bit
</li>
<li class="content">
[30]<b style="margin: 20px;">CR14</b> (def=0x0)    //    Port 14 Clear bit
</li>
<li class="content">
[29]<b style="margin: 20px;">CR13</b> (def=0x0)    //    Port 13 Clear bit
</li>
<li class="content">
[28]<b style="margin: 20px;">CR12</b> (def=0x0)    //    Port 12 Clear bit
</li>
<li class="content">
[27]<b style="margin: 20px;">CR11</b> (def=0x0)    //    Port 11 Clear bit
</li>
<li class="content">
[26]<b style="margin: 20px;">CR10</b> (def=0x0)    //    Port 10 Clear bit
</li>
<li class="content">
[25]<b style="margin: 20px;">CR9</b> (def=0x0)    //    Port 9 Clear bit
</li>
<li class="content">
[24]<b style="margin: 20px;">CR8</b> (def=0x0)    //    Port 8 Clear bit
</li>
<li class="content">
[23]<b style="margin: 20px;">CR7</b> (def=0x0)    //    Port 7 Clear bit
</li>
<li class="content">
[22]<b style="margin: 20px;">CR6</b> (def=0x0)    //    Port 6 Clear bit
</li>
<li class="content">
[21]<b style="margin: 20px;">CR5</b> (def=0x0)    //    Port 5 Clear bit
</li>
<li class="content">
[20]<b style="margin: 20px;">CR4</b> (def=0x0)    //    Port 4 Clear bit
</li>
<li class="content">
[19]<b style="margin: 20px;">CR3</b> (def=0x0)    //    Port 3 Clear bit
</li>
<li class="content">
[18]<b style="margin: 20px;">CR2</b> (def=0x0)    //    Port 2 Clear bit
</li>
<li class="content">
[17]<b style="margin: 20px;">CR1</b> (def=0x0)    //    Port 1 Clear bit
</li>
<li class="content">
[16]<b style="margin: 20px;">CR0</b> (def=0x0)    //    Port 0 Clear bit
</li>
<li class="content">
[15]<b style="margin: 20px;">BOP15</b> (def=0x0)    //    Port 15 Set bit
</li>
<li class="content">
[14]<b style="margin: 20px;">BOP14</b> (def=0x0)    //    Port 14 Set bit
</li>
<li class="content">
[13]<b style="margin: 20px;">BOP13</b> (def=0x0)    //    Port 13 Set bit
</li>
<li class="content">
[12]<b style="margin: 20px;">BOP12</b> (def=0x0)    //    Port 12 Set bit
</li>
<li class="content">
[11]<b style="margin: 20px;">BOP11</b> (def=0x0)    //    Port 11 Set bit
</li>
<li class="content">
[10]<b style="margin: 20px;">BOP10</b> (def=0x0)    //    Port 10 Set bit
</li>
<li class="content">
[9]<b style="margin: 20px;">BOP9</b> (def=0x0)    //    Port 9 Set bit
</li>
<li class="content">
[8]<b style="margin: 20px;">BOP8</b> (def=0x0)    //    Port 8 Set bit
</li>
<li class="content">
[7]<b style="margin: 20px;">BOP7</b> (def=0x0)    //    Port 7 Set bit
</li>
<li class="content">
[6]<b style="margin: 20px;">BOP6</b> (def=0x0)    //    Port 6 Set bit
</li>
<li class="content">
[5]<b style="margin: 20px;">BOP5</b> (def=0x0)    //    Port 5 Set bit
</li>
<li class="content">
[4]<b style="margin: 20px;">BOP4</b> (def=0x0)    //    Port 4 Set bit
</li>
<li class="content">
[3]<b style="margin: 20px;">BOP3</b> (def=0x0)    //    Port 3 Set bit
</li>
<li class="content">
[2]<b style="margin: 20px;">BOP2</b> (def=0x0)    //    Port 2 Set bit
</li>
<li class="content">
[1]<b style="margin: 20px;">BOP1</b> (def=0x0)    //    Port 1 Set bit
</li>
<li class="content">
[0]<b style="margin: 20px;">BOP0</b> (def=0x0)    //    Port 0 Set bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011414<b style="margin: 20px;">BC</b>//   Port bit clear register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CR15</b> (def=0x0)    //    Port 15 Clear bit
</li>
<li class="content">
[14]<b style="margin: 20px;">CR14</b> (def=0x0)    //    Port 14 Clear bit
</li>
<li class="content">
[13]<b style="margin: 20px;">CR13</b> (def=0x0)    //    Port 13 Clear bit
</li>
<li class="content">
[12]<b style="margin: 20px;">CR12</b> (def=0x0)    //    Port 12 Clear bit
</li>
<li class="content">
[11]<b style="margin: 20px;">CR11</b> (def=0x0)    //    Port 11 Clear bit
</li>
<li class="content">
[10]<b style="margin: 20px;">CR10</b> (def=0x0)    //    Port 10 Clear bit
</li>
<li class="content">
[9]<b style="margin: 20px;">CR9</b> (def=0x0)    //    Port 9 Clear bit
</li>
<li class="content">
[8]<b style="margin: 20px;">CR8</b> (def=0x0)    //    Port 8 Clear bit
</li>
<li class="content">
[7]<b style="margin: 20px;">CR7</b> (def=0x0)    //    Port 7 Clear bit
</li>
<li class="content">
[6]<b style="margin: 20px;">CR6</b> (def=0x0)    //    Port 6 Clear bit
</li>
<li class="content">
[5]<b style="margin: 20px;">CR5</b> (def=0x0)    //    Port 5 Clear bit
</li>
<li class="content">
[4]<b style="margin: 20px;">CR4</b> (def=0x0)    //    Port 4 Clear bit
</li>
<li class="content">
[3]<b style="margin: 20px;">CR3</b> (def=0x0)    //    Port 3 Clear bit
</li>
<li class="content">
[2]<b style="margin: 20px;">CR2</b> (def=0x0)    //    Port 2 Clear bit
</li>
<li class="content">
[1]<b style="margin: 20px;">CR1</b> (def=0x0)    //    Port 1 Clear bit
</li>
<li class="content">
[0]<b style="margin: 20px;">CR0</b> (def=0x0)    //    Port 0 Clear bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011418<b style="margin: 20px;">LOCK</b>//   GPIO port configuration lock register</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">LKK</b> (def=0x0)    //    Lock sequence key 
</li>
<li class="content">
[15]<b style="margin: 20px;">LK15</b> (def=0x0)    //    Port Lock bit 15
</li>
<li class="content">
[14]<b style="margin: 20px;">LK14</b> (def=0x0)    //    Port Lock bit 14
</li>
<li class="content">
[13]<b style="margin: 20px;">LK13</b> (def=0x0)    //    Port Lock bit 13
</li>
<li class="content">
[12]<b style="margin: 20px;">LK12</b> (def=0x0)    //    Port Lock bit 12
</li>
<li class="content">
[11]<b style="margin: 20px;">LK11</b> (def=0x0)    //    Port Lock bit 11
</li>
<li class="content">
[10]<b style="margin: 20px;">LK10</b> (def=0x0)    //    Port Lock bit 10
</li>
<li class="content">
[9]<b style="margin: 20px;">LK9</b> (def=0x0)    //    Port Lock bit 9
</li>
<li class="content">
[8]<b style="margin: 20px;">LK8</b> (def=0x0)    //    Port Lock bit 8
</li>
<li class="content">
[7]<b style="margin: 20px;">LK7</b> (def=0x0)    //    Port Lock bit 7
</li>
<li class="content">
[6]<b style="margin: 20px;">LK6</b> (def=0x0)    //    Port Lock bit 6
</li>
<li class="content">
[5]<b style="margin: 20px;">LK5</b> (def=0x0)    //    Port Lock bit 5
</li>
<li class="content">
[4]<b style="margin: 20px;">LK4</b> (def=0x0)    //    Port Lock bit 4
</li>
<li class="content">
[3]<b style="margin: 20px;">LK3</b> (def=0x0)    //    Port Lock bit 3
</li>
<li class="content">
[2]<b style="margin: 20px;">LK2</b> (def=0x0)    //    Port Lock bit 2
</li>
<li class="content">
[1]<b style="margin: 20px;">LK1</b> (def=0x0)    //    Port Lock bit 1
</li>
<li class="content">
[0]<b style="margin: 20px;">LK0</b> (def=0x0)    //    Port Lock bit 0
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011800<b style="margin: 20px;">GPIOE</b>// </summary>
<ul>
<li class="content"><details><summary>0x40011800<b style="margin: 20px;">CTL0</b>//   port control register 0</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">CTL7</b> (def=0x1)    //    Port x configuration bits (x = 7)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MD7</b> (def=0x0)    //    Port x mode bits (x = 7)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CTL6</b> (def=0x1)    //    Port x configuration bits (x = 6)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MD6</b> (def=0x0)    //    Port x mode bits (x = 6)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CTL5</b> (def=0x1)    //    Port x configuration bits (x = 5)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MD5</b> (def=0x0)    //    Port x mode bits (x = 5)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CTL4</b> (def=0x1)    //    Port x configuration bits (x = 4)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MD4</b> (def=0x0)    //    Port x mode bits (x = 4)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CTL3</b> (def=0x1)    //    Port x configuration bits (x = 3)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MD3</b> (def=0x0)    //    Port x mode bits (x = 3 )
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CTL2</b> (def=0x1)    //    Port x configuration bits (x = 2)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MD2</b> (def=0x0)    //    Port x mode bits (x = 2 )
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CTL1</b> (def=0x1)    //    Port x configuration bits (x = 1)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MD1</b> (def=0x0)    //    Port x mode bits (x = 1)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CTL0</b> (def=0x1)    //    Port x configuration bits (x = 0)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">MD0</b> (def=0x0)    //    Port x mode bits (x = 0)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011804<b style="margin: 20px;">CTL1</b>//   port control register 1</summary>
<ul>
<li class="content">
[30:31]<b style="margin: 20px;">CTL15</b> (def=0x1)    //    Port x configuration bits (x = 15)
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MD15</b> (def=0x0)    //    Port x mode bits (x = 15)
</li>
<li class="content">
[26:27]<b style="margin: 20px;">CTL14</b> (def=0x1)    //    Port x configuration bits (x = 14)
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MD14</b> (def=0x0)    //    Port x mode bits (x = 14)
</li>
<li class="content">
[22:23]<b style="margin: 20px;">CTL13</b> (def=0x1)    //    Port x configuration bits (x = 13)
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MD13</b> (def=0x0)    //    Port x mode bits (x = 13)
</li>
<li class="content">
[18:19]<b style="margin: 20px;">CTL12</b> (def=0x1)    //    Port x configuration bits (x = 12)
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MD12</b> (def=0x0)    //    Port x mode bits (x = 12)
</li>
<li class="content">
[14:15]<b style="margin: 20px;">CTL11</b> (def=0x1)    //    Port x configuration bits (x = 11)
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MD11</b> (def=0x0)    //    Port x mode bits (x = 11 )
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CTL10</b> (def=0x1)    //    Port x configuration bits (x = 10)
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MD10</b> (def=0x0)    //    Port x mode bits (x = 10 )
</li>
<li class="content">
[6:7]<b style="margin: 20px;">CTL9</b> (def=0x1)    //    Port x configuration bits (x = 9)
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MD9</b> (def=0x0)    //    Port x mode bits (x = 9)
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CTL8</b> (def=0x1)    //    Port x configuration bits (x = 8)
</li>
<li class="content">
[0:1]<b style="margin: 20px;">MD8</b> (def=0x0)    //    Port x mode bits (x = 8)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011808<b style="margin: 20px;">ISTAT</b>//   Port input status register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ISTAT15</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[14]<b style="margin: 20px;">ISTAT14</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[13]<b style="margin: 20px;">ISTAT13</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[12]<b style="margin: 20px;">ISTAT12</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[11]<b style="margin: 20px;">ISTAT11</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[10]<b style="margin: 20px;">ISTAT10</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[9]<b style="margin: 20px;">ISTAT9</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[8]<b style="margin: 20px;">ISTAT8</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[7]<b style="margin: 20px;">ISTAT7</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[6]<b style="margin: 20px;">ISTAT6</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[5]<b style="margin: 20px;">ISTAT5</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[4]<b style="margin: 20px;">ISTAT4</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[3]<b style="margin: 20px;">ISTAT3</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[2]<b style="margin: 20px;">ISTAT2</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[1]<b style="margin: 20px;">ISTAT1</b> (def=0x0)    //    Port input status
</li>
<li class="content">
[0]<b style="margin: 20px;">ISTAT0</b> (def=0x0)    //    Port input status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001180C<b style="margin: 20px;">OCTL</b>//   Port output control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">OCTL15</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[14]<b style="margin: 20px;">OCTL14</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[13]<b style="margin: 20px;">OCTL13</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[12]<b style="margin: 20px;">OCTL12</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[11]<b style="margin: 20px;">OCTL11</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[10]<b style="margin: 20px;">OCTL10</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[9]<b style="margin: 20px;">OCTL9</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[8]<b style="margin: 20px;">OCTL8</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[7]<b style="margin: 20px;">OCTL7</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[6]<b style="margin: 20px;">OCTL6</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[5]<b style="margin: 20px;">OCTL5</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[4]<b style="margin: 20px;">OCTL4</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[3]<b style="margin: 20px;">OCTL3</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[2]<b style="margin: 20px;">OCTL2</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[1]<b style="margin: 20px;">OCTL1</b> (def=0x0)    //    Port output control
</li>
<li class="content">
[0]<b style="margin: 20px;">OCTL0</b> (def=0x0)    //    Port output control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011810<b style="margin: 20px;">BOP</b>//   Port bit operate register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">CR15</b> (def=0x0)    //    Port 15 Clear bit
</li>
<li class="content">
[30]<b style="margin: 20px;">CR14</b> (def=0x0)    //    Port 14 Clear bit
</li>
<li class="content">
[29]<b style="margin: 20px;">CR13</b> (def=0x0)    //    Port 13 Clear bit
</li>
<li class="content">
[28]<b style="margin: 20px;">CR12</b> (def=0x0)    //    Port 12 Clear bit
</li>
<li class="content">
[27]<b style="margin: 20px;">CR11</b> (def=0x0)    //    Port 11 Clear bit
</li>
<li class="content">
[26]<b style="margin: 20px;">CR10</b> (def=0x0)    //    Port 10 Clear bit
</li>
<li class="content">
[25]<b style="margin: 20px;">CR9</b> (def=0x0)    //    Port 9 Clear bit
</li>
<li class="content">
[24]<b style="margin: 20px;">CR8</b> (def=0x0)    //    Port 8 Clear bit
</li>
<li class="content">
[23]<b style="margin: 20px;">CR7</b> (def=0x0)    //    Port 7 Clear bit
</li>
<li class="content">
[22]<b style="margin: 20px;">CR6</b> (def=0x0)    //    Port 6 Clear bit
</li>
<li class="content">
[21]<b style="margin: 20px;">CR5</b> (def=0x0)    //    Port 5 Clear bit
</li>
<li class="content">
[20]<b style="margin: 20px;">CR4</b> (def=0x0)    //    Port 4 Clear bit
</li>
<li class="content">
[19]<b style="margin: 20px;">CR3</b> (def=0x0)    //    Port 3 Clear bit
</li>
<li class="content">
[18]<b style="margin: 20px;">CR2</b> (def=0x0)    //    Port 2 Clear bit
</li>
<li class="content">
[17]<b style="margin: 20px;">CR1</b> (def=0x0)    //    Port 1 Clear bit
</li>
<li class="content">
[16]<b style="margin: 20px;">CR0</b> (def=0x0)    //    Port 0 Clear bit
</li>
<li class="content">
[15]<b style="margin: 20px;">BOP15</b> (def=0x0)    //    Port 15 Set bit
</li>
<li class="content">
[14]<b style="margin: 20px;">BOP14</b> (def=0x0)    //    Port 14 Set bit
</li>
<li class="content">
[13]<b style="margin: 20px;">BOP13</b> (def=0x0)    //    Port 13 Set bit
</li>
<li class="content">
[12]<b style="margin: 20px;">BOP12</b> (def=0x0)    //    Port 12 Set bit
</li>
<li class="content">
[11]<b style="margin: 20px;">BOP11</b> (def=0x0)    //    Port 11 Set bit
</li>
<li class="content">
[10]<b style="margin: 20px;">BOP10</b> (def=0x0)    //    Port 10 Set bit
</li>
<li class="content">
[9]<b style="margin: 20px;">BOP9</b> (def=0x0)    //    Port 9 Set bit
</li>
<li class="content">
[8]<b style="margin: 20px;">BOP8</b> (def=0x0)    //    Port 8 Set bit
</li>
<li class="content">
[7]<b style="margin: 20px;">BOP7</b> (def=0x0)    //    Port 7 Set bit
</li>
<li class="content">
[6]<b style="margin: 20px;">BOP6</b> (def=0x0)    //    Port 6 Set bit
</li>
<li class="content">
[5]<b style="margin: 20px;">BOP5</b> (def=0x0)    //    Port 5 Set bit
</li>
<li class="content">
[4]<b style="margin: 20px;">BOP4</b> (def=0x0)    //    Port 4 Set bit
</li>
<li class="content">
[3]<b style="margin: 20px;">BOP3</b> (def=0x0)    //    Port 3 Set bit
</li>
<li class="content">
[2]<b style="margin: 20px;">BOP2</b> (def=0x0)    //    Port 2 Set bit
</li>
<li class="content">
[1]<b style="margin: 20px;">BOP1</b> (def=0x0)    //    Port 1 Set bit
</li>
<li class="content">
[0]<b style="margin: 20px;">BOP0</b> (def=0x0)    //    Port 0 Set bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011814<b style="margin: 20px;">BC</b>//   Port bit clear register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CR15</b> (def=0x0)    //    Port 15 Clear bit
</li>
<li class="content">
[14]<b style="margin: 20px;">CR14</b> (def=0x0)    //    Port 14 Clear bit
</li>
<li class="content">
[13]<b style="margin: 20px;">CR13</b> (def=0x0)    //    Port 13 Clear bit
</li>
<li class="content">
[12]<b style="margin: 20px;">CR12</b> (def=0x0)    //    Port 12 Clear bit
</li>
<li class="content">
[11]<b style="margin: 20px;">CR11</b> (def=0x0)    //    Port 11 Clear bit
</li>
<li class="content">
[10]<b style="margin: 20px;">CR10</b> (def=0x0)    //    Port 10 Clear bit
</li>
<li class="content">
[9]<b style="margin: 20px;">CR9</b> (def=0x0)    //    Port 9 Clear bit
</li>
<li class="content">
[8]<b style="margin: 20px;">CR8</b> (def=0x0)    //    Port 8 Clear bit
</li>
<li class="content">
[7]<b style="margin: 20px;">CR7</b> (def=0x0)    //    Port 7 Clear bit
</li>
<li class="content">
[6]<b style="margin: 20px;">CR6</b> (def=0x0)    //    Port 6 Clear bit
</li>
<li class="content">
[5]<b style="margin: 20px;">CR5</b> (def=0x0)    //    Port 5 Clear bit
</li>
<li class="content">
[4]<b style="margin: 20px;">CR4</b> (def=0x0)    //    Port 4 Clear bit
</li>
<li class="content">
[3]<b style="margin: 20px;">CR3</b> (def=0x0)    //    Port 3 Clear bit
</li>
<li class="content">
[2]<b style="margin: 20px;">CR2</b> (def=0x0)    //    Port 2 Clear bit
</li>
<li class="content">
[1]<b style="margin: 20px;">CR1</b> (def=0x0)    //    Port 1 Clear bit
</li>
<li class="content">
[0]<b style="margin: 20px;">CR0</b> (def=0x0)    //    Port 0 Clear bit
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011818<b style="margin: 20px;">LOCK</b>//   GPIO port configuration lock register</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">LKK</b> (def=0x0)    //    Lock sequence key 
</li>
<li class="content">
[15]<b style="margin: 20px;">LK15</b> (def=0x0)    //    Port Lock bit 15
</li>
<li class="content">
[14]<b style="margin: 20px;">LK14</b> (def=0x0)    //    Port Lock bit 14
</li>
<li class="content">
[13]<b style="margin: 20px;">LK13</b> (def=0x0)    //    Port Lock bit 13
</li>
<li class="content">
[12]<b style="margin: 20px;">LK12</b> (def=0x0)    //    Port Lock bit 12
</li>
<li class="content">
[11]<b style="margin: 20px;">LK11</b> (def=0x0)    //    Port Lock bit 11
</li>
<li class="content">
[10]<b style="margin: 20px;">LK10</b> (def=0x0)    //    Port Lock bit 10
</li>
<li class="content">
[9]<b style="margin: 20px;">LK9</b> (def=0x0)    //    Port Lock bit 9
</li>
<li class="content">
[8]<b style="margin: 20px;">LK8</b> (def=0x0)    //    Port Lock bit 8
</li>
<li class="content">
[7]<b style="margin: 20px;">LK7</b> (def=0x0)    //    Port Lock bit 7
</li>
<li class="content">
[6]<b style="margin: 20px;">LK6</b> (def=0x0)    //    Port Lock bit 6
</li>
<li class="content">
[5]<b style="margin: 20px;">LK5</b> (def=0x0)    //    Port Lock bit 5
</li>
<li class="content">
[4]<b style="margin: 20px;">LK4</b> (def=0x0)    //    Port Lock bit 4
</li>
<li class="content">
[3]<b style="margin: 20px;">LK3</b> (def=0x0)    //    Port Lock bit 3
</li>
<li class="content">
[2]<b style="margin: 20px;">LK2</b> (def=0x0)    //    Port Lock bit 2
</li>
<li class="content">
[1]<b style="margin: 20px;">LK1</b> (def=0x0)    //    Port Lock bit 1
</li>
<li class="content">
[0]<b style="margin: 20px;">LK0</b> (def=0x0)    //    Port Lock bit 0
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005400<b style="margin: 20px;">I2C0</b>// Inter integrated circuit</summary>
<ul>
<li class="content"><details><summary>0x40005400<b style="margin: 20px;">CTL0</b>//   Control register 0</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">SRESET</b> (def=0x0)    //    Software reset
</li>
<li class="content">
[13]<b style="margin: 20px;">SALT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content">
[12]<b style="margin: 20px;">PECTRANS</b> (def=0x0)    //    PEC Transfer
</li>
<li class="content">
[11]<b style="margin: 20px;">POAP</b> (def=0x0)    //    Position of ACK and PEC when receiving
</li>
<li class="content">
[10]<b style="margin: 20px;">ACKEN</b> (def=0x0)    //    Whether or not to send an ACK
</li>
<li class="content">
[9]<b style="margin: 20px;">STOP</b> (def=0x0)    //    Generate a STOP condition on I2C bus
</li>
<li class="content">
[8]<b style="margin: 20px;">START</b> (def=0x0)    //    Generate a START condition on I2C bus
</li>
<li class="content">
[7]<b style="margin: 20px;">SS</b> (def=0x0)    //    Whether to stretch SCL low when data is not ready in slave mode
</li>
<li class="content">
[6]<b style="margin: 20px;">GCEN</b> (def=0x0)    //    Whether or not to response to a General Call (0x00)
</li>
<li class="content">
[5]<b style="margin: 20px;">PECEN</b> (def=0x0)    //    PEC Calculation Switch
</li>
<li class="content">
[4]<b style="margin: 20px;">ARPEN</b> (def=0x0)    //    ARP protocol in SMBus switch
</li>
<li class="content">
[3]<b style="margin: 20px;">SMBSEL</b> (def=0x0)    //    SMBusType Selection
</li>
<li class="content">
[1]<b style="margin: 20px;">SMBEN</b> (def=0x0)    //    SMBus/I2C mode switch
</li>
<li class="content">
[0]<b style="margin: 20px;">I2CEN</b> (def=0x0)    //    I2C peripheral enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005404<b style="margin: 20px;">CTL1</b>//   Control register 1</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">DMALST</b> (def=0x0)    //    Flag indicating DMA last transfer
</li>
<li class="content">
[11]<b style="margin: 20px;">DMAON</b> (def=0x0)    //    DMA mode switch
</li>
<li class="content">
[10]<b style="margin: 20px;">BUFIE</b> (def=0x0)    //    Buffer interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">EVIE</b> (def=0x0)    //    Event interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[0:5]<b style="margin: 20px;">I2CCLK</b> (def=0x0)    //    I2C Peripheral clock frequency
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005408<b style="margin: 20px;">SADDR0</b>//   Slave address register 0</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ADDFORMAT</b> (def=0x0)    //    Address mode for the I2C slave
</li>
<li class="content">
[8:9]<b style="margin: 20px;">ADDRESS9_8</b> (def=0x0)    //    Highest two bits of a 10-bit address
</li>
<li class="content">
[1:7]<b style="margin: 20px;">ADDRESS7_1</b> (def=0x0)    //    7-bit address or bits 7:1 of a 10-bit address
</li>
<li class="content">
[0]<b style="margin: 20px;">ADDRESS0</b> (def=0x0)    //    Bit 0 of a 10-bit address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000540C<b style="margin: 20px;">SADDR1</b>//   Slave address register 1</summary>
<ul>
<li class="content">
[1:7]<b style="margin: 20px;">ADDRESS2</b> (def=0x0)    //    Second I2C address for the slave in Dual-Address mode
</li>
<li class="content">
[0]<b style="margin: 20px;">DUADEN</b> (def=0x0)    //    Dual-Address mode switch
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005410<b style="margin: 20px;">DATA</b>//   Transfer buffer register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">TRB</b> (def=0x0)    //    Transmission or reception data buffer register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005414<b style="margin: 20px;">STAT0</b>//   Transfer status register 0</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">SMBALT</b> (def=0x0)    //    SMBus Alert status
</li>
<li class="content">
[14]<b style="margin: 20px;">SMBTO</b> (def=0x0)    //    Timeout signal in SMBus mode
</li>
<li class="content">
[12]<b style="margin: 20px;">PECERR</b> (def=0x0)    //    PEC error when receiving data
</li>
<li class="content">
[11]<b style="margin: 20px;">OUERR</b> (def=0x0)    //    Over-run or under-run situation occurs in slave mode
</li>
<li class="content">
[10]<b style="margin: 20px;">AERR</b> (def=0x0)    //    Acknowledge error
</li>
<li class="content">
[9]<b style="margin: 20px;">LOSTARB</b> (def=0x0)    //    Arbitration Lost in master mode
</li>
<li class="content">
[8]<b style="margin: 20px;">BERR</b> (def=0x0)    //    A bus error occurs indication a unexpected START or STOP condition on I2C bus
</li>
<li class="content">
[7]<b style="margin: 20px;">TBE</b> (def=0x0)    //    I2C_DATA is Empty during transmitting
</li>
<li class="content">
[6]<b style="margin: 20px;">RBNE</b> (def=0x0)    //    I2C_DATA is not Empty during receiving
</li>
<li class="content">
[4]<b style="margin: 20px;">STPDET</b> (def=0x0)    //    STOP condition detected in slave mode
</li>
<li class="content">
[3]<b style="margin: 20px;">ADD10SEND</b> (def=0x0)    //    Header of 10-bit address is sent in master mode
</li>
<li class="content">
[2]<b style="margin: 20px;">BTC</b> (def=0x0)    //    Byte transmission completed
</li>
<li class="content">
[1]<b style="margin: 20px;">ADDSEND</b> (def=0x0)    //    Address is sent in master mode or received and matches in slave mode
</li>
<li class="content">
[0]<b style="margin: 20px;">SBSEND</b> (def=0x0)    //    START condition sent out in master mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005418<b style="margin: 20px;">STAT1</b>//   Transfer status register 1</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">PECV</b> (def=0x0)    //    Packet Error Checking Value that calculated by hardware when PEC is enabled
</li>
<li class="content">
[7]<b style="margin: 20px;">DUMODF</b> (def=0x0)    //    Dual Flag in slave mode
</li>
<li class="content">
[6]<b style="margin: 20px;">HSTSMB</b> (def=0x0)    //    SMBus Host Header detected in slave mode
</li>
<li class="content">
[5]<b style="margin: 20px;">DEFSMB</b> (def=0x0)    //    Default address of SMBusDevice
</li>
<li class="content">
[4]<b style="margin: 20px;">RXGC</b> (def=0x0)    //    General call address (00h) received
</li>
<li class="content">
[2]<b style="margin: 20px;">TR</b> (def=0x0)    //    Whether the I2C is a transmitter or a receiver
</li>
<li class="content">
[1]<b style="margin: 20px;">I2CBSY</b> (def=0x0)    //    Busy flag
</li>
<li class="content">
[0]<b style="margin: 20px;">MASTER</b> (def=0x0)    //    A flag indicating whether I2C block is in master or slave mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000541C<b style="margin: 20px;">CKCFG</b>//   Clock configure register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">FAST</b> (def=0x0)    //    I2C speed selection in master mode
</li>
<li class="content">
[14]<b style="margin: 20px;">DTCY</b> (def=0x0)    //    Duty cycle in fast mode
</li>
<li class="content">
[0:11]<b style="margin: 20px;">CLKC</b> (def=0x0)    //    I2C Clock control in master mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005420<b style="margin: 20px;">RT</b>//   Rise time register</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">RISETIME</b> (def=0x2)    //    Maximum rise time in master mode
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[50]  <b>I2C0_EV</b>    //    </li>
<li>[51]  <b>I2C0_ER</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40005800<b style="margin: 20px;">I2C1</b>// </summary>
<ul>
<li class="content"><details><summary>0x40005800<b style="margin: 20px;">CTL0</b>//   Control register 0</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">SRESET</b> (def=0x0)    //    Software reset
</li>
<li class="content">
[13]<b style="margin: 20px;">SALT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content">
[12]<b style="margin: 20px;">PECTRANS</b> (def=0x0)    //    PEC Transfer
</li>
<li class="content">
[11]<b style="margin: 20px;">POAP</b> (def=0x0)    //    Position of ACK and PEC when receiving
</li>
<li class="content">
[10]<b style="margin: 20px;">ACKEN</b> (def=0x0)    //    Whether or not to send an ACK
</li>
<li class="content">
[9]<b style="margin: 20px;">STOP</b> (def=0x0)    //    Generate a STOP condition on I2C bus
</li>
<li class="content">
[8]<b style="margin: 20px;">START</b> (def=0x0)    //    Generate a START condition on I2C bus
</li>
<li class="content">
[7]<b style="margin: 20px;">SS</b> (def=0x0)    //    Whether to stretch SCL low when data is not ready in slave mode
</li>
<li class="content">
[6]<b style="margin: 20px;">GCEN</b> (def=0x0)    //    Whether or not to response to a General Call (0x00)
</li>
<li class="content">
[5]<b style="margin: 20px;">PECEN</b> (def=0x0)    //    PEC Calculation Switch
</li>
<li class="content">
[4]<b style="margin: 20px;">ARPEN</b> (def=0x0)    //    ARP protocol in SMBus switch
</li>
<li class="content">
[3]<b style="margin: 20px;">SMBSEL</b> (def=0x0)    //    SMBusType Selection
</li>
<li class="content">
[1]<b style="margin: 20px;">SMBEN</b> (def=0x0)    //    SMBus/I2C mode switch
</li>
<li class="content">
[0]<b style="margin: 20px;">I2CEN</b> (def=0x0)    //    I2C peripheral enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005804<b style="margin: 20px;">CTL1</b>//   Control register 1</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">DMALST</b> (def=0x0)    //    Flag indicating DMA last transfer
</li>
<li class="content">
[11]<b style="margin: 20px;">DMAON</b> (def=0x0)    //    DMA mode switch
</li>
<li class="content">
[10]<b style="margin: 20px;">BUFIE</b> (def=0x0)    //    Buffer interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">EVIE</b> (def=0x0)    //    Event interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[0:5]<b style="margin: 20px;">I2CCLK</b> (def=0x0)    //    I2C Peripheral clock frequency
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005808<b style="margin: 20px;">SADDR0</b>//   Slave address register 0</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ADDFORMAT</b> (def=0x0)    //    Address mode for the I2C slave
</li>
<li class="content">
[8:9]<b style="margin: 20px;">ADDRESS9_8</b> (def=0x0)    //    Highest two bits of a 10-bit address
</li>
<li class="content">
[1:7]<b style="margin: 20px;">ADDRESS7_1</b> (def=0x0)    //    7-bit address or bits 7:1 of a 10-bit address
</li>
<li class="content">
[0]<b style="margin: 20px;">ADDRESS0</b> (def=0x0)    //    Bit 0 of a 10-bit address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000580C<b style="margin: 20px;">SADDR1</b>//   Slave address register 1</summary>
<ul>
<li class="content">
[1:7]<b style="margin: 20px;">ADDRESS2</b> (def=0x0)    //    Second I2C address for the slave in Dual-Address mode
</li>
<li class="content">
[0]<b style="margin: 20px;">DUADEN</b> (def=0x0)    //    Dual-Address mode switch
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005810<b style="margin: 20px;">DATA</b>//   Transfer buffer register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">TRB</b> (def=0x0)    //    Transmission or reception data buffer register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005814<b style="margin: 20px;">STAT0</b>//   Transfer status register 0</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">SMBALT</b> (def=0x0)    //    SMBus Alert status
</li>
<li class="content">
[14]<b style="margin: 20px;">SMBTO</b> (def=0x0)    //    Timeout signal in SMBus mode
</li>
<li class="content">
[12]<b style="margin: 20px;">PECERR</b> (def=0x0)    //    PEC error when receiving data
</li>
<li class="content">
[11]<b style="margin: 20px;">OUERR</b> (def=0x0)    //    Over-run or under-run situation occurs in slave mode
</li>
<li class="content">
[10]<b style="margin: 20px;">AERR</b> (def=0x0)    //    Acknowledge error
</li>
<li class="content">
[9]<b style="margin: 20px;">LOSTARB</b> (def=0x0)    //    Arbitration Lost in master mode
</li>
<li class="content">
[8]<b style="margin: 20px;">BERR</b> (def=0x0)    //    A bus error occurs indication a unexpected START or STOP condition on I2C bus
</li>
<li class="content">
[7]<b style="margin: 20px;">TBE</b> (def=0x0)    //    I2C_DATA is Empty during transmitting
</li>
<li class="content">
[6]<b style="margin: 20px;">RBNE</b> (def=0x0)    //    I2C_DATA is not Empty during receiving
</li>
<li class="content">
[4]<b style="margin: 20px;">STPDET</b> (def=0x0)    //    STOP condition detected in slave mode
</li>
<li class="content">
[3]<b style="margin: 20px;">ADD10SEND</b> (def=0x0)    //    Header of 10-bit address is sent in master mode
</li>
<li class="content">
[2]<b style="margin: 20px;">BTC</b> (def=0x0)    //    Byte transmission completed
</li>
<li class="content">
[1]<b style="margin: 20px;">ADDSEND</b> (def=0x0)    //    Address is sent in master mode or received and matches in slave mode
</li>
<li class="content">
[0]<b style="margin: 20px;">SBSEND</b> (def=0x0)    //    START condition sent out in master mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005818<b style="margin: 20px;">STAT1</b>//   Transfer status register 1</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">PECV</b> (def=0x0)    //    Packet Error Checking Value that calculated by hardware when PEC is enabled
</li>
<li class="content">
[7]<b style="margin: 20px;">DUMODF</b> (def=0x0)    //    Dual Flag in slave mode
</li>
<li class="content">
[6]<b style="margin: 20px;">HSTSMB</b> (def=0x0)    //    SMBus Host Header detected in slave mode
</li>
<li class="content">
[5]<b style="margin: 20px;">DEFSMB</b> (def=0x0)    //    Default address of SMBusDevice
</li>
<li class="content">
[4]<b style="margin: 20px;">RXGC</b> (def=0x0)    //    General call address (00h) received
</li>
<li class="content">
[2]<b style="margin: 20px;">TR</b> (def=0x0)    //    Whether the I2C is a transmitter or a receiver
</li>
<li class="content">
[1]<b style="margin: 20px;">I2CBSY</b> (def=0x0)    //    Busy flag
</li>
<li class="content">
[0]<b style="margin: 20px;">MASTER</b> (def=0x0)    //    A flag indicating whether I2C block is in master or slave mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000581C<b style="margin: 20px;">CKCFG</b>//   Clock configure register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">FAST</b> (def=0x0)    //    I2C speed selection in master mode
</li>
<li class="content">
[14]<b style="margin: 20px;">DTCY</b> (def=0x0)    //    Duty cycle in fast mode
</li>
<li class="content">
[0:11]<b style="margin: 20px;">CLKC</b> (def=0x0)    //    I2C Clock control in master mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005820<b style="margin: 20px;">RT</b>//   Rise time register</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">RISETIME</b> (def=0x2)    //    Maximum rise time in master mode
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[52]  <b>I2C1_EV</b>    //    </li>
<li>[53]  <b>I2C1_ER</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0xD2000000<b style="margin: 20px;">ECLIC</b>// Enhanced Core Local Interrupt Controller</summary>
<ul>
<li class="content"><details><summary>0xD2000000<b style="margin: 20px;">CLICCFG</b>//   cliccfg Register</summary>
<ul>
<li class="content">
[1:4]<b style="margin: 20px;">NLBITS</b> (def=0x0)    //    NLBITS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2000004<b style="margin: 20px;">CLICINFO</b>//   clicinfo Register</summary>
<ul>
<li class="content">
[0:12]<b style="margin: 20px;">NUM_INTERRUPT</b> (def=0x0)    //    NUM_INTERRUPT
</li>
<li class="content">
[13:20]<b style="margin: 20px;">VERSION</b> (def=0x0)    //    VERSION
</li>
<li class="content">
[21:24]<b style="margin: 20px;">CLICINTCTLBITS</b> (def=0x0)    //    CLICINTCTLBITS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200000B<b style="margin: 20px;">MTH</b>//   MTH Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">MTH</b> (def=0x0)    //    MTH
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001000<b style="margin: 20px;">CLICINTIP_0</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001004<b style="margin: 20px;">CLICINTIP_1</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001008<b style="margin: 20px;">CLICINTIP_2</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200100C<b style="margin: 20px;">CLICINTIP_3</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001010<b style="margin: 20px;">CLICINTIP_4</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001014<b style="margin: 20px;">CLICINTIP_5</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001018<b style="margin: 20px;">CLICINTIP_6</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200101C<b style="margin: 20px;">CLICINTIP_7</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001020<b style="margin: 20px;">CLICINTIP_8</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001024<b style="margin: 20px;">CLICINTIP_9</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001028<b style="margin: 20px;">CLICINTIP_10</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200102C<b style="margin: 20px;">CLICINTIP_11</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001030<b style="margin: 20px;">CLICINTIP_12</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001034<b style="margin: 20px;">CLICINTIP_13</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001038<b style="margin: 20px;">CLICINTIP_14</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200103C<b style="margin: 20px;">CLICINTIP_15</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001040<b style="margin: 20px;">CLICINTIP_16</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001044<b style="margin: 20px;">CLICINTIP_17</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001048<b style="margin: 20px;">CLICINTIP_18</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200104C<b style="margin: 20px;">CLICINTIP_19</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001050<b style="margin: 20px;">CLICINTIP_20</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001054<b style="margin: 20px;">CLICINTIP_21</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001058<b style="margin: 20px;">CLICINTIP_22</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200105C<b style="margin: 20px;">CLICINTIP_23</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001060<b style="margin: 20px;">CLICINTIP_24</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001064<b style="margin: 20px;">CLICINTIP_25</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001068<b style="margin: 20px;">CLICINTIP_26</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200106C<b style="margin: 20px;">CLICINTIP_27</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001070<b style="margin: 20px;">CLICINTIP_28</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001074<b style="margin: 20px;">CLICINTIP_29</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001078<b style="margin: 20px;">CLICINTIP_30</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200107C<b style="margin: 20px;">CLICINTIP_31</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001080<b style="margin: 20px;">CLICINTIP_32</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001084<b style="margin: 20px;">CLICINTIP_33</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001088<b style="margin: 20px;">CLICINTIP_34</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200108C<b style="margin: 20px;">CLICINTIP_35</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001090<b style="margin: 20px;">CLICINTIP_36</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001094<b style="margin: 20px;">CLICINTIP_37</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001098<b style="margin: 20px;">CLICINTIP_38</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200109C<b style="margin: 20px;">CLICINTIP_39</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010A0<b style="margin: 20px;">CLICINTIP_40</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010A4<b style="margin: 20px;">CLICINTIP_41</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010A8<b style="margin: 20px;">CLICINTIP_42</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010AC<b style="margin: 20px;">CLICINTIP_43</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010B0<b style="margin: 20px;">CLICINTIP_44</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010B4<b style="margin: 20px;">CLICINTIP_45</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010B8<b style="margin: 20px;">CLICINTIP_46</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010BC<b style="margin: 20px;">CLICINTIP_47</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010C0<b style="margin: 20px;">CLICINTIP_48</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010C4<b style="margin: 20px;">CLICINTIP_49</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010C8<b style="margin: 20px;">CLICINTIP_50</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010CC<b style="margin: 20px;">CLICINTIP_51</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010D0<b style="margin: 20px;">CLICINTIP_52</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010D4<b style="margin: 20px;">CLICINTIP_53</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010D8<b style="margin: 20px;">CLICINTIP_54</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010DC<b style="margin: 20px;">CLICINTIP_55</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010E0<b style="margin: 20px;">CLICINTIP_56</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010E4<b style="margin: 20px;">CLICINTIP_57</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010E8<b style="margin: 20px;">CLICINTIP_58</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010EC<b style="margin: 20px;">CLICINTIP_59</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010F0<b style="margin: 20px;">CLICINTIP_60</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010F4<b style="margin: 20px;">CLICINTIP_61</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010F8<b style="margin: 20px;">CLICINTIP_62</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010FC<b style="margin: 20px;">CLICINTIP_63</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001100<b style="margin: 20px;">CLICINTIP_64</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001104<b style="margin: 20px;">CLICINTIP_65</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001108<b style="margin: 20px;">CLICINTIP_66</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200110C<b style="margin: 20px;">CLICINTIP_67</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001110<b style="margin: 20px;">CLICINTIP_68</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001114<b style="margin: 20px;">CLICINTIP_69</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001118<b style="margin: 20px;">CLICINTIP_70</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200111C<b style="margin: 20px;">CLICINTIP_71</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001120<b style="margin: 20px;">CLICINTIP_72</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001124<b style="margin: 20px;">CLICINTIP_73</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001128<b style="margin: 20px;">CLICINTIP_74</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200112C<b style="margin: 20px;">CLICINTIP_75</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001130<b style="margin: 20px;">CLICINTIP_76</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001134<b style="margin: 20px;">CLICINTIP_77</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001138<b style="margin: 20px;">CLICINTIP_78</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200113C<b style="margin: 20px;">CLICINTIP_79</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001140<b style="margin: 20px;">CLICINTIP_80</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001144<b style="margin: 20px;">CLICINTIP_81</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001148<b style="margin: 20px;">CLICINTIP_82</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200114C<b style="margin: 20px;">CLICINTIP_83</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001150<b style="margin: 20px;">CLICINTIP_84</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001158<b style="margin: 20px;">CLICINTIP_85</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200115C<b style="margin: 20px;">CLICINTIP_86</b>//   clicintip Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IP</b> (def=0x0)    //    IP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001001<b style="margin: 20px;">CLICINTIE_0</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001005<b style="margin: 20px;">CLICINTIE_1</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001009<b style="margin: 20px;">CLICINTIE_2</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200100D<b style="margin: 20px;">CLICINTIE_3</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001011<b style="margin: 20px;">CLICINTIE_4</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001015<b style="margin: 20px;">CLICINTIE_5</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001019<b style="margin: 20px;">CLICINTIE_6</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200101D<b style="margin: 20px;">CLICINTIE_7</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001021<b style="margin: 20px;">CLICINTIE_8</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001025<b style="margin: 20px;">CLICINTIE_9</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001029<b style="margin: 20px;">CLICINTIE_10</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200102D<b style="margin: 20px;">CLICINTIE_11</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001031<b style="margin: 20px;">CLICINTIE_12</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001035<b style="margin: 20px;">CLICINTIE_13</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001039<b style="margin: 20px;">CLICINTIE_14</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200103D<b style="margin: 20px;">CLICINTIE_15</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001041<b style="margin: 20px;">CLICINTIE_16</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001045<b style="margin: 20px;">CLICINTIE_17</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001049<b style="margin: 20px;">CLICINTIE_18</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200104D<b style="margin: 20px;">CLICINTIE_19</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001051<b style="margin: 20px;">CLICINTIE_20</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001055<b style="margin: 20px;">CLICINTIE_21</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001059<b style="margin: 20px;">CLICINTIE_22</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200105D<b style="margin: 20px;">CLICINTIE_23</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001061<b style="margin: 20px;">CLICINTIE_24</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001065<b style="margin: 20px;">CLICINTIE_25</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001069<b style="margin: 20px;">CLICINTIE_26</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200106D<b style="margin: 20px;">CLICINTIE_27</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001071<b style="margin: 20px;">CLICINTIE_28</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001075<b style="margin: 20px;">CLICINTIE_29</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001079<b style="margin: 20px;">CLICINTIE_30</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200107D<b style="margin: 20px;">CLICINTIE_31</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001081<b style="margin: 20px;">CLICINTIE_32</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001085<b style="margin: 20px;">CLICINTIE_33</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001089<b style="margin: 20px;">CLICINTIE_34</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200108D<b style="margin: 20px;">CLICINTIE_35</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001091<b style="margin: 20px;">CLICINTIE_36</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001095<b style="margin: 20px;">CLICINTIE_37</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001099<b style="margin: 20px;">CLICINTIE_38</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200109D<b style="margin: 20px;">CLICINTIE_39</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010A1<b style="margin: 20px;">CLICINTIE_40</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010A5<b style="margin: 20px;">CLICINTIE_41</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010A9<b style="margin: 20px;">CLICINTIE_42</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010AD<b style="margin: 20px;">CLICINTIE_43</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010B1<b style="margin: 20px;">CLICINTIE_44</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010B5<b style="margin: 20px;">CLICINTIE_45</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010B9<b style="margin: 20px;">CLICINTIE_46</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010BD<b style="margin: 20px;">CLICINTIE_47</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010C1<b style="margin: 20px;">CLICINTIE_48</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010C5<b style="margin: 20px;">CLICINTIE_49</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010C9<b style="margin: 20px;">CLICINTIE_50</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010CD<b style="margin: 20px;">CLICINTIE_51</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010D1<b style="margin: 20px;">CLICINTIE_52</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010D5<b style="margin: 20px;">CLICINTIE_53</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010D9<b style="margin: 20px;">CLICINTIE_54</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010DD<b style="margin: 20px;">CLICINTIE_55</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010E1<b style="margin: 20px;">CLICINTIE_56</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010E5<b style="margin: 20px;">CLICINTIE_57</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010E9<b style="margin: 20px;">CLICINTIE_58</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010ED<b style="margin: 20px;">CLICINTIE_59</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010F1<b style="margin: 20px;">CLICINTIE_60</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010F5<b style="margin: 20px;">CLICINTIE_61</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010F9<b style="margin: 20px;">CLICINTIE_62</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010FD<b style="margin: 20px;">CLICINTIE_63</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001101<b style="margin: 20px;">CLICINTIE_64</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001105<b style="margin: 20px;">CLICINTIE_65</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001109<b style="margin: 20px;">CLICINTIE_66</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200110D<b style="margin: 20px;">CLICINTIE_67</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001111<b style="margin: 20px;">CLICINTIE_68</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001115<b style="margin: 20px;">CLICINTIE_69</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001119<b style="margin: 20px;">CLICINTIE_70</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200111D<b style="margin: 20px;">CLICINTIE_71</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001121<b style="margin: 20px;">CLICINTIE_72</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001125<b style="margin: 20px;">CLICINTIE_73</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001129<b style="margin: 20px;">CLICINTIE_74</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200112D<b style="margin: 20px;">CLICINTIE_75</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001131<b style="margin: 20px;">CLICINTIE_76</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001135<b style="margin: 20px;">CLICINTIE_77</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001139<b style="margin: 20px;">CLICINTIE_78</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200113D<b style="margin: 20px;">CLICINTIE_79</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001141<b style="margin: 20px;">CLICINTIE_80</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001145<b style="margin: 20px;">CLICINTIE_81</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001149<b style="margin: 20px;">CLICINTIE_82</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200114D<b style="margin: 20px;">CLICINTIE_83</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001151<b style="margin: 20px;">CLICINTIE_84</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001155<b style="margin: 20px;">CLICINTIE_85</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001159<b style="margin: 20px;">CLICINTIE_86</b>//   clicintie Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IE</b> (def=0x0)    //    IE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001002<b style="margin: 20px;">CLICINTATTR_0</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001006<b style="margin: 20px;">CLICINTATTR_1</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200100A<b style="margin: 20px;">CLICINTATTR_2</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200100E<b style="margin: 20px;">CLICINTATTR_3</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001012<b style="margin: 20px;">CLICINTATTR_4</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001016<b style="margin: 20px;">CLICINTATTR_5</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200101A<b style="margin: 20px;">CLICINTATTR_6</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200101E<b style="margin: 20px;">CLICINTATTR_7</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001022<b style="margin: 20px;">CLICINTATTR_8</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001026<b style="margin: 20px;">CLICINTATTR_9</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200102A<b style="margin: 20px;">CLICINTATTR_10</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200102E<b style="margin: 20px;">CLICINTATTR_11</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001032<b style="margin: 20px;">CLICINTATTR_12</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001036<b style="margin: 20px;">CLICINTATTR_13</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200103A<b style="margin: 20px;">CLICINTATTR_14</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200103E<b style="margin: 20px;">CLICINTATTR_15</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001042<b style="margin: 20px;">CLICINTATTR_16</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001046<b style="margin: 20px;">CLICINTATTR_17</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200104A<b style="margin: 20px;">CLICINTATTR_18</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200104E<b style="margin: 20px;">CLICINTATTR_19</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001052<b style="margin: 20px;">CLICINTATTR_20</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001056<b style="margin: 20px;">CLICINTATTR_21</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200105A<b style="margin: 20px;">CLICINTATTR_22</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200105E<b style="margin: 20px;">CLICINTATTR_23</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001062<b style="margin: 20px;">CLICINTATTR_24</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001066<b style="margin: 20px;">CLICINTATTR_25</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200106A<b style="margin: 20px;">CLICINTATTR_26</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200106E<b style="margin: 20px;">CLICINTATTR_27</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001072<b style="margin: 20px;">CLICINTATTR_28</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001076<b style="margin: 20px;">CLICINTATTR_29</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200107A<b style="margin: 20px;">CLICINTATTR_30</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200107E<b style="margin: 20px;">CLICINTATTR_31</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001082<b style="margin: 20px;">CLICINTATTR_32</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001086<b style="margin: 20px;">CLICINTATTR_33</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200108A<b style="margin: 20px;">CLICINTATTR_34</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200108E<b style="margin: 20px;">CLICINTATTR_35</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001092<b style="margin: 20px;">CLICINTATTR_36</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001096<b style="margin: 20px;">CLICINTATTR_37</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200109A<b style="margin: 20px;">CLICINTATTR_38</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200109E<b style="margin: 20px;">CLICINTATTR_39</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010A2<b style="margin: 20px;">CLICINTATTR_40</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010A6<b style="margin: 20px;">CLICINTATTR_41</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010AA<b style="margin: 20px;">CLICINTATTR_42</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010AE<b style="margin: 20px;">CLICINTATTR_43</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010B2<b style="margin: 20px;">CLICINTATTR_44</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010B6<b style="margin: 20px;">CLICINTATTR_45</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010BA<b style="margin: 20px;">CLICINTATTR_46</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010BE<b style="margin: 20px;">CLICINTATTR_47</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010C2<b style="margin: 20px;">CLICINTATTR_48</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010C6<b style="margin: 20px;">CLICINTATTR_49</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010CA<b style="margin: 20px;">CLICINTATTR_50</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010CE<b style="margin: 20px;">CLICINTATTR_51</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010D2<b style="margin: 20px;">CLICINTATTR_52</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010D6<b style="margin: 20px;">CLICINTATTR_53</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010DA<b style="margin: 20px;">CLICINTATTR_54</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010DE<b style="margin: 20px;">CLICINTATTR_55</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010E2<b style="margin: 20px;">CLICINTATTR_56</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010E6<b style="margin: 20px;">CLICINTATTR_57</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010EA<b style="margin: 20px;">CLICINTATTR_58</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010EE<b style="margin: 20px;">CLICINTATTR_59</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010F2<b style="margin: 20px;">CLICINTATTR_60</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010F6<b style="margin: 20px;">CLICINTATTR_61</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010FA<b style="margin: 20px;">CLICINTATTR_62</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010FE<b style="margin: 20px;">CLICINTATTR_63</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001102<b style="margin: 20px;">CLICINTATTR_64</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001106<b style="margin: 20px;">CLICINTATTR_65</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200110A<b style="margin: 20px;">CLICINTATTR_66</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200110E<b style="margin: 20px;">CLICINTATTR_67</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001112<b style="margin: 20px;">CLICINTATTR_68</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001116<b style="margin: 20px;">CLICINTATTR_69</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200111A<b style="margin: 20px;">CLICINTATTR_70</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200111E<b style="margin: 20px;">CLICINTATTR_71</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001122<b style="margin: 20px;">CLICINTATTR_72</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001126<b style="margin: 20px;">CLICINTATTR_73</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200112A<b style="margin: 20px;">CLICINTATTR_74</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200112E<b style="margin: 20px;">CLICINTATTR_75</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001132<b style="margin: 20px;">CLICINTATTR_76</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001136<b style="margin: 20px;">CLICINTATTR_77</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200113A<b style="margin: 20px;">CLICINTATTR_78</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200113E<b style="margin: 20px;">CLICINTATTR_79</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001142<b style="margin: 20px;">CLICINTATTR_80</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001146<b style="margin: 20px;">CLICINTATTR_81</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200114A<b style="margin: 20px;">CLICINTATTR_82</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200114E<b style="margin: 20px;">CLICINTATTR_83</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001152<b style="margin: 20px;">CLICINTATTR_84</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001156<b style="margin: 20px;">CLICINTATTR_85</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200115A<b style="margin: 20px;">CLICINTATTR_86</b>//   clicintattr Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SHV</b> (def=0x0)    //    SHV
</li>
<li class="content">
[1:2]<b style="margin: 20px;">TRIG</b> (def=0x0)    //    TRIG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001003<b style="margin: 20px;">CLICINTCTL_0</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001007<b style="margin: 20px;">CLICINTCTL_1</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200100B<b style="margin: 20px;">CLICINTCTL_2</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200100F<b style="margin: 20px;">CLICINTCTL_3</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001013<b style="margin: 20px;">CLICINTCTL_4</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001017<b style="margin: 20px;">CLICINTCTL_5</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200101B<b style="margin: 20px;">CLICINTCTL_6</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200101F<b style="margin: 20px;">CLICINTCTL_7</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001023<b style="margin: 20px;">CLICINTCTL_8</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001027<b style="margin: 20px;">CLICINTCTL_9</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200102B<b style="margin: 20px;">CLICINTCTL_10</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200102F<b style="margin: 20px;">CLICINTCTL_11</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001033<b style="margin: 20px;">CLICINTCTL_12</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001037<b style="margin: 20px;">CLICINTCTL_13</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200103B<b style="margin: 20px;">CLICINTCTL_14</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200103F<b style="margin: 20px;">CLICINTCTL_15</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001043<b style="margin: 20px;">CLICINTCTL_16</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001047<b style="margin: 20px;">CLICINTCTL_17</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200104B<b style="margin: 20px;">CLICINTCTL_18</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200104F<b style="margin: 20px;">CLICINTCTL_19</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001053<b style="margin: 20px;">CLICINTCTL_20</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001057<b style="margin: 20px;">CLICINTCTL_21</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200105B<b style="margin: 20px;">CLICINTCTL_22</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200105F<b style="margin: 20px;">CLICINTCTL_23</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001063<b style="margin: 20px;">CLICINTCTL_24</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001067<b style="margin: 20px;">CLICINTCTL_25</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200106B<b style="margin: 20px;">CLICINTCTL_26</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200106F<b style="margin: 20px;">CLICINTCTL_27</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001073<b style="margin: 20px;">CLICINTCTL_28</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001077<b style="margin: 20px;">CLICINTCTL_29</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200107B<b style="margin: 20px;">CLICINTCTL_30</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200107F<b style="margin: 20px;">CLICINTCTL_31</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001083<b style="margin: 20px;">CLICINTCTL_32</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001087<b style="margin: 20px;">CLICINTCTL_33</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200108B<b style="margin: 20px;">CLICINTCTL_34</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200108F<b style="margin: 20px;">CLICINTCTL_35</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001093<b style="margin: 20px;">CLICINTCTL_36</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001097<b style="margin: 20px;">CLICINTCTL_37</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200109B<b style="margin: 20px;">CLICINTCTL_38</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200109F<b style="margin: 20px;">CLICINTCTL_39</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010A3<b style="margin: 20px;">CLICINTCTL_40</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010A7<b style="margin: 20px;">CLICINTCTL_41</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010AB<b style="margin: 20px;">CLICINTCTL_42</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010AF<b style="margin: 20px;">CLICINTCTL_43</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010B3<b style="margin: 20px;">CLICINTCTL_44</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010B7<b style="margin: 20px;">CLICINTCTL_45</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010BB<b style="margin: 20px;">CLICINTCTL_46</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010BF<b style="margin: 20px;">CLICINTCTL_47</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010C3<b style="margin: 20px;">CLICINTCTL_48</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010C7<b style="margin: 20px;">CLICINTCTL_49</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010CB<b style="margin: 20px;">CLICINTCTL_50</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010CF<b style="margin: 20px;">CLICINTCTL_51</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010D3<b style="margin: 20px;">CLICINTCTL_52</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010D7<b style="margin: 20px;">CLICINTCTL_53</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010DB<b style="margin: 20px;">CLICINTCTL_54</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010DF<b style="margin: 20px;">CLICINTCTL_55</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010E3<b style="margin: 20px;">CLICINTCTL_56</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010E7<b style="margin: 20px;">CLICINTCTL_57</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010EB<b style="margin: 20px;">CLICINTCTL_58</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010EF<b style="margin: 20px;">CLICINTCTL_59</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010F3<b style="margin: 20px;">CLICINTCTL_60</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010F7<b style="margin: 20px;">CLICINTCTL_61</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010FB<b style="margin: 20px;">CLICINTCTL_62</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD20010FF<b style="margin: 20px;">CLICINTCTL_63</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001103<b style="margin: 20px;">CLICINTCTL_64</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001107<b style="margin: 20px;">CLICINTCTL_65</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200110B<b style="margin: 20px;">CLICINTCTL_66</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200110F<b style="margin: 20px;">CLICINTCTL_67</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001113<b style="margin: 20px;">CLICINTCTL_68</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001117<b style="margin: 20px;">CLICINTCTL_69</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200111B<b style="margin: 20px;">CLICINTCTL_70</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200111F<b style="margin: 20px;">CLICINTCTL_71</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001123<b style="margin: 20px;">CLICINTCTL_72</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001127<b style="margin: 20px;">CLICINTCTL_73</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200112B<b style="margin: 20px;">CLICINTCTL_74</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200112F<b style="margin: 20px;">CLICINTCTL_75</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001133<b style="margin: 20px;">CLICINTCTL_76</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001137<b style="margin: 20px;">CLICINTCTL_77</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200113B<b style="margin: 20px;">CLICINTCTL_78</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200113F<b style="margin: 20px;">CLICINTCTL_79</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001143<b style="margin: 20px;">CLICINTCTL_80</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001147<b style="margin: 20px;">CLICINTCTL_81</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200114B<b style="margin: 20px;">CLICINTCTL_82</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200114F<b style="margin: 20px;">CLICINTCTL_83</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001153<b style="margin: 20px;">CLICINTCTL_84</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD2001157<b style="margin: 20px;">CLICINTCTL_85</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xD200115B<b style="margin: 20px;">CLICINTCTL_86</b>//   clicintctl Register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">LEVEL_PRIORITY</b> (def=0x0)    //    LEVEL_PRIORITY
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007000<b style="margin: 20px;">PMU</b>// Power management unit</summary>
<ul>
<li class="content"><details><summary>0x40007000<b style="margin: 20px;">CTL</b>//   power control register</summary>
<ul>
<li class="content">
[8]<b style="margin: 20px;">BKPWEN</b> (def=0x0)    //    Backup Domain Write Enable
</li>
<li class="content">
[5:7]<b style="margin: 20px;">LVDT</b> (def=0x0)    //    Low Voltage Detector Threshold
</li>
<li class="content">
[4]<b style="margin: 20px;">LVDEN</b> (def=0x0)    //    Low Voltage Detector Enable
</li>
<li class="content">
[3]<b style="margin: 20px;">STBRST</b> (def=0x0)    //    Standby Flag Reset
</li>
<li class="content">
[2]<b style="margin: 20px;">WURST</b> (def=0x0)    //    Wakeup Flag Reset
</li>
<li class="content">
[1]<b style="margin: 20px;">STBMOD</b> (def=0x0)    //    Standby Mode
</li>
<li class="content">
[0]<b style="margin: 20px;">LDOLP</b> (def=0x0)    //    LDO Low Power Mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007004<b style="margin: 20px;">CS</b>//   power control/status register</summary>
<ul>
<li class="content">
[8]<b style="margin: 20px;">WUPEN</b> (def=0x0)    //    Enable WKUP pin
</li>
<li class="content">
[2]<b style="margin: 20px;">LVDF</b> (def=0x0)    //    Low Voltage Detector Status Flag
</li>
<li class="content">
[1]<b style="margin: 20px;">STBF</b> (def=0x0)    //    Standby flag
</li>
<li class="content">
[0]<b style="margin: 20px;">WUF</b> (def=0x0)    //    Wakeup flag
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021000<b style="margin: 20px;">RCU</b>// Reset and clock unit</summary>
<ul>
<li class="content"><details><summary>0x40021000<b style="margin: 20px;">CTL</b>//   Control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IRC8MEN</b> (def=0x1)    //    Internal 8MHz RC oscillator Enable
</li>
<li class="content">
[1]<b style="margin: 20px;">IRC8MSTB</b> (def=0x1)    //    IRC8M Internal 8MHz RC Oscillator stabilization Flag
</li>
<li class="content">
[3:7]<b style="margin: 20px;">IRC8MADJ</b> (def=0x10)    //    Internal 8MHz RC Oscillator clock trim adjust value
</li>
<li class="content">
[8:15]<b style="margin: 20px;">IRC8MCALIB</b> (def=0x0)    //    Internal 8MHz RC Oscillator calibration value register
</li>
<li class="content">
[16]<b style="margin: 20px;">HXTALEN</b> (def=0x0)    //    External High Speed oscillator Enable
</li>
<li class="content">
[17]<b style="margin: 20px;">HXTALSTB</b> (def=0x0)    //    External crystal oscillator (HXTAL) clock stabilization flag
</li>
<li class="content">
[18]<b style="margin: 20px;">HXTALBPS</b> (def=0x0)    //    External crystal oscillator (HXTAL) clock bypass mode enable
</li>
<li class="content">
[19]<b style="margin: 20px;">CKMEN</b> (def=0x0)    //    HXTAL Clock Monitor Enable
</li>
<li class="content">
[24]<b style="margin: 20px;">PLLEN</b> (def=0x0)    //    PLL enable
</li>
<li class="content">
[25]<b style="margin: 20px;">PLLSTB</b> (def=0x0)    //    PLL Clock Stabilization Flag
</li>
<li class="content">
[26]<b style="margin: 20px;">PLL1EN</b> (def=0x0)    //    PLL1 enable
</li>
<li class="content">
[27]<b style="margin: 20px;">PLL1STB</b> (def=0x0)    //    PLL1 Clock Stabilization Flag
</li>
<li class="content">
[28]<b style="margin: 20px;">PLL2EN</b> (def=0x0)    //    PLL2 enable
</li>
<li class="content">
[29]<b style="margin: 20px;">PLL2STB</b> (def=0x0)    //    PLL2 Clock Stabilization Flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021004<b style="margin: 20px;">CFG0</b>//   Clock configuration register 0 (RCU_CFG0)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">SCS</b> (def=0x0)    //    System clock switch
</li>
<li class="content">
[2:3]<b style="margin: 20px;">SCSS</b> (def=0x0)    //    System clock switch status
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AHBPSC</b> (def=0x0)    //    AHB prescaler selection
</li>
<li class="content">
[8:10]<b style="margin: 20px;">APB1PSC</b> (def=0x0)    //    APB1 prescaler selection
</li>
<li class="content">
[11:13]<b style="margin: 20px;">APB2PSC</b> (def=0x0)    //    APB2 prescaler selection
</li>
<li class="content">
[14:15]<b style="margin: 20px;">ADCPSC_1_0</b> (def=0x0)    //    ADC clock prescaler selection
</li>
<li class="content">
[16]<b style="margin: 20px;">PLLSEL</b> (def=0x0)    //    PLL Clock Source Selection
</li>
<li class="content">
[17]<b style="margin: 20px;">PREDV0_LSB</b> (def=0x0)    //    The LSB of PREDV0 division factor
</li>
<li class="content">
[18:21]<b style="margin: 20px;">PLLMF_3_0</b> (def=0x0)    //    The PLL clock multiplication factor
</li>
<li class="content">
[22:23]<b style="margin: 20px;">USBFSPSC</b> (def=0x0)    //    USBFS clock prescaler selection
</li>
<li class="content">
[24:27]<b style="margin: 20px;">CKOUT0SEL</b> (def=0x0)    //    CKOUT0 Clock Source Selection
</li>
<li class="content">
[28]<b style="margin: 20px;">ADCPSC_2</b> (def=0x0)    //    Bit 2 of ADCPSC
</li>
<li class="content">
[29]<b style="margin: 20px;">PLLMF_4</b> (def=0x0)    //    Bit 4 of PLLMF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021008<b style="margin: 20px;">INT</b>//   Clock interrupt register (RCU_INT)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IRC40KSTBIF</b> (def=0x0)    //    IRC40K stabilization interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">LXTALSTBIF</b> (def=0x0)    //    LXTAL stabilization interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">IRC8MSTBIF</b> (def=0x0)    //    IRC8M stabilization interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">HXTALSTBIF</b> (def=0x0)    //    HXTAL stabilization interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">PLLSTBIF</b> (def=0x0)    //    PLL stabilization interrupt flag
</li>
<li class="content">
[5]<b style="margin: 20px;">PLL1STBIF</b> (def=0x0)    //    PLL1 stabilization interrupt flag
</li>
<li class="content">
[6]<b style="margin: 20px;">PLL2STBIF</b> (def=0x0)    //    PLL2 stabilization interrupt flag
</li>
<li class="content">
[7]<b style="margin: 20px;">CKMIF</b> (def=0x0)    //    HXTAL Clock Stuck Interrupt Flag
</li>
<li class="content">
[8]<b style="margin: 20px;">IRC40KSTBIE</b> (def=0x0)    //    IRC40K Stabilization interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">LXTALSTBIE</b> (def=0x0)    //    LXTAL Stabilization Interrupt Enable
</li>
<li class="content">
[10]<b style="margin: 20px;">IRC8MSTBIE</b> (def=0x0)    //    IRC8M Stabilization Interrupt Enable
</li>
<li class="content">
[11]<b style="margin: 20px;">HXTALSTBIE</b> (def=0x0)    //    HXTAL Stabilization Interrupt Enable
</li>
<li class="content">
[12]<b style="margin: 20px;">PLLSTBIE</b> (def=0x0)    //    PLL Stabilization Interrupt Enable
</li>
<li class="content">
[13]<b style="margin: 20px;">PLL1STBIE</b> (def=0x0)    //    PLL1 Stabilization Interrupt Enable
</li>
<li class="content">
[14]<b style="margin: 20px;">PLL2STBIE</b> (def=0x0)    //    PLL2 Stabilization Interrupt Enable
</li>
<li class="content">
[16]<b style="margin: 20px;">IRC40KSTBIC</b> (def=0x0)    //    IRC40K Stabilization Interrupt Clear
</li>
<li class="content">
[17]<b style="margin: 20px;">LXTALSTBIC</b> (def=0x0)    //    LXTAL Stabilization Interrupt Clear
</li>
<li class="content">
[18]<b style="margin: 20px;">IRC8MSTBIC</b> (def=0x0)    //    IRC8M Stabilization Interrupt Clear
</li>
<li class="content">
[19]<b style="margin: 20px;">HXTALSTBIC</b> (def=0x0)    //    HXTAL Stabilization Interrupt Clear
</li>
<li class="content">
[20]<b style="margin: 20px;">PLLSTBIC</b> (def=0x0)    //    PLL stabilization Interrupt Clear
</li>
<li class="content">
[21]<b style="margin: 20px;">PLL1STBIC</b> (def=0x0)    //    PLL1 stabilization Interrupt Clear
</li>
<li class="content">
[22]<b style="margin: 20px;">PLL2STBIC</b> (def=0x0)    //    PLL2 stabilization Interrupt Clear
</li>
<li class="content">
[23]<b style="margin: 20px;">CKMIC</b> (def=0x0)    //    HXTAL Clock Stuck Interrupt Clear
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002100C<b style="margin: 20px;">APB2RST</b>//   APB2 reset register (RCU_APB2RST)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">AFRST</b> (def=0x0)    //    Alternate function I/O reset
</li>
<li class="content">
[2]<b style="margin: 20px;">PARST</b> (def=0x0)    //    GPIO port A reset
</li>
<li class="content">
[3]<b style="margin: 20px;">PBRST</b> (def=0x0)    //    GPIO port B reset
</li>
<li class="content">
[4]<b style="margin: 20px;">PCRST</b> (def=0x0)    //    GPIO port C reset
</li>
<li class="content">
[5]<b style="margin: 20px;">PDRST</b> (def=0x0)    //    GPIO port D reset
</li>
<li class="content">
[6]<b style="margin: 20px;">PERST</b> (def=0x0)    //    GPIO port E reset
</li>
<li class="content">
[9]<b style="margin: 20px;">ADC0RST</b> (def=0x0)    //    ADC0 reset
</li>
<li class="content">
[10]<b style="margin: 20px;">ADC1RST</b> (def=0x0)    //    ADC1 reset
</li>
<li class="content">
[11]<b style="margin: 20px;">TIMER0RST</b> (def=0x0)    //    Timer 0 reset
</li>
<li class="content">
[12]<b style="margin: 20px;">SPI0RST</b> (def=0x0)    //    SPI0 reset
</li>
<li class="content">
[14]<b style="margin: 20px;">USART0RST</b> (def=0x0)    //    USART0 Reset
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021010<b style="margin: 20px;">APB1RST</b>//   APB1 reset register (RCU_APB1RST)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TIMER1RST</b> (def=0x0)    //    TIMER1 timer reset
</li>
<li class="content">
[1]<b style="margin: 20px;">TIMER2RST</b> (def=0x0)    //    TIMER2 timer reset
</li>
<li class="content">
[2]<b style="margin: 20px;">TIMER3RST</b> (def=0x0)    //    TIMER3 timer reset
</li>
<li class="content">
[3]<b style="margin: 20px;">TIMER4RST</b> (def=0x0)    //    TIMER4 timer reset
</li>
<li class="content">
[4]<b style="margin: 20px;">TIMER5RST</b> (def=0x0)    //    TIMER5 timer reset
</li>
<li class="content">
[5]<b style="margin: 20px;">TIMER6RST</b> (def=0x0)    //    TIMER6 timer reset
</li>
<li class="content">
[11]<b style="margin: 20px;">WWDGTRST</b> (def=0x0)    //    Window watchdog timer reset
</li>
<li class="content">
[14]<b style="margin: 20px;">SPI1RST</b> (def=0x0)    //    SPI1 reset
</li>
<li class="content">
[15]<b style="margin: 20px;">SPI2RST</b> (def=0x0)    //    SPI2 reset
</li>
<li class="content">
[17]<b style="margin: 20px;">USART1RST</b> (def=0x0)    //    USART1 reset
</li>
<li class="content">
[18]<b style="margin: 20px;">USART2RST</b> (def=0x0)    //    USART2 reset
</li>
<li class="content">
[19]<b style="margin: 20px;">UART3RST</b> (def=0x0)    //    UART3 reset
</li>
<li class="content">
[20]<b style="margin: 20px;">UART4RST</b> (def=0x0)    //    UART4 reset
</li>
<li class="content">
[21]<b style="margin: 20px;">I2C0RST</b> (def=0x0)    //    I2C0 reset
</li>
<li class="content">
[22]<b style="margin: 20px;">I2C1RST</b> (def=0x0)    //    I2C1 reset
</li>
<li class="content">
[25]<b style="margin: 20px;">CAN0RST</b> (def=0x0)    //    CAN0 reset
</li>
<li class="content">
[26]<b style="margin: 20px;">CAN1RST</b> (def=0x0)    //    CAN1 reset
</li>
<li class="content">
[27]<b style="margin: 20px;">BKPIRST</b> (def=0x0)    //    Backup interface reset
</li>
<li class="content">
[28]<b style="margin: 20px;">PMURST</b> (def=0x0)    //    Power control reset
</li>
<li class="content">
[29]<b style="margin: 20px;">DACRST</b> (def=0x0)    //    DAC reset
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021014<b style="margin: 20px;">AHBEN</b>//   AHB enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DMA0EN</b> (def=0x0)    //    DMA0 clock enable
</li>
<li class="content">
[1]<b style="margin: 20px;">DMA1EN</b> (def=0x0)    //    DMA1 clock enable
</li>
<li class="content">
[2]<b style="margin: 20px;">SRAMSPEN</b> (def=0x1)    //    SRAM interface clock enable when sleep mode
</li>
<li class="content">
[4]<b style="margin: 20px;">FMCSPEN</b> (def=0x1)    //    FMC clock enable when sleep mode
</li>
<li class="content">
[6]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    CRC clock enable
</li>
<li class="content">
[8]<b style="margin: 20px;">EXMCEN</b> (def=0x0)    //    EXMC clock enable
</li>
<li class="content">
[12]<b style="margin: 20px;">USBFSEN</b> (def=0x0)    //    USBFS clock enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021018<b style="margin: 20px;">APB2EN</b>//   APB2 clock enable register (RCU_APB2EN)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">AFEN</b> (def=0x0)    //    Alternate function IO clock enable 
</li>
<li class="content">
[2]<b style="margin: 20px;">PAEN</b> (def=0x0)    //    GPIO port A clock enable
</li>
<li class="content">
[3]<b style="margin: 20px;">PBEN</b> (def=0x0)    //    GPIO port B clock enable
</li>
<li class="content">
[4]<b style="margin: 20px;">PCEN</b> (def=0x0)    //    GPIO port C clock enable
</li>
<li class="content">
[5]<b style="margin: 20px;">PDEN</b> (def=0x0)    //    GPIO port D clock enable 
</li>
<li class="content">
[6]<b style="margin: 20px;">PEEN</b> (def=0x0)    //    GPIO port E clock enable 
</li>
<li class="content">
[9]<b style="margin: 20px;">ADC0EN</b> (def=0x0)    //    ADC0 clock enable
</li>
<li class="content">
[10]<b style="margin: 20px;">ADC1EN</b> (def=0x0)    //    ADC1 clock enable
</li>
<li class="content">
[11]<b style="margin: 20px;">TIMER0EN</b> (def=0x0)    //    TIMER0 clock enable 
</li>
<li class="content">
[12]<b style="margin: 20px;">SPI0EN</b> (def=0x0)    //    SPI0 clock enable
</li>
<li class="content">
[14]<b style="margin: 20px;">USART0EN</b> (def=0x0)    //    USART0 clock enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002101C<b style="margin: 20px;">APB1EN</b>//   APB1 clock enable register (RCU_APB1EN)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TIMER1EN</b> (def=0x0)    //    TIMER1 timer clock enable
</li>
<li class="content">
[1]<b style="margin: 20px;">TIMER2EN</b> (def=0x0)    //    TIMER2 timer clock enable
</li>
<li class="content">
[2]<b style="margin: 20px;">TIMER3EN</b> (def=0x0)    //    TIMER3 timer clock enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TIMER4EN</b> (def=0x0)    //    TIMER4 timer clock enable
</li>
<li class="content">
[4]<b style="margin: 20px;">TIMER5EN</b> (def=0x0)    //    TIMER5 timer clock enable
</li>
<li class="content">
[5]<b style="margin: 20px;">TIMER6EN</b> (def=0x0)    //    TIMER6 timer clock enable
</li>
<li class="content">
[11]<b style="margin: 20px;">WWDGTEN</b> (def=0x0)    //    Window watchdog timer clock enable
</li>
<li class="content">
[14]<b style="margin: 20px;">SPI1EN</b> (def=0x0)    //    SPI1 clock enable
</li>
<li class="content">
[15]<b style="margin: 20px;">SPI2EN</b> (def=0x0)    //    SPI2 clock enable
</li>
<li class="content">
[17]<b style="margin: 20px;">USART1EN</b> (def=0x0)    //    USART1 clock enable
</li>
<li class="content">
[18]<b style="margin: 20px;">USART2EN</b> (def=0x0)    //    USART2 clock enable
</li>
<li class="content">
[19]<b style="margin: 20px;">UART3EN</b> (def=0x0)    //    UART3 clock enable
</li>
<li class="content">
[20]<b style="margin: 20px;">UART4EN</b> (def=0x0)    //    UART4 clock enable
</li>
<li class="content">
[21]<b style="margin: 20px;">I2C0EN</b> (def=0x0)    //    I2C0 clock enable
</li>
<li class="content">
[22]<b style="margin: 20px;">I2C1EN</b> (def=0x0)    //    I2C1 clock enable
</li>
<li class="content">
[25]<b style="margin: 20px;">CAN0EN</b> (def=0x0)    //    CAN0 clock enable
</li>
<li class="content">
[26]<b style="margin: 20px;">CAN1EN</b> (def=0x0)    //    CAN1 clock enable
</li>
<li class="content">
[27]<b style="margin: 20px;">BKPIEN</b> (def=0x0)    //    Backup interface clock enable 
</li>
<li class="content">
[28]<b style="margin: 20px;">PMUEN</b> (def=0x0)    //    Power control clock enable 
</li>
<li class="content">
[29]<b style="margin: 20px;">DACEN</b> (def=0x0)    //    DAC clock enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021020<b style="margin: 20px;">BDCTL</b>//   Backup domain control register (RCU_BDCTL)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LXTALEN</b> (def=0x0)    //    LXTAL enable
</li>
<li class="content">
[1]<b style="margin: 20px;">LXTALSTB</b> (def=0x0)    //    External low-speed oscillator stabilization
</li>
<li class="content">
[2]<b style="margin: 20px;">LXTALBPS</b> (def=0x0)    //    LXTAL bypass mode enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">RTCSRC</b> (def=0x0)    //    RTC clock entry selection
</li>
<li class="content">
[15]<b style="margin: 20px;">RTCEN</b> (def=0x0)    //    RTC clock enable
</li>
<li class="content">
[16]<b style="margin: 20px;">BKPRST</b> (def=0x0)    //    Backup domain reset
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021024<b style="margin: 20px;">RSTSCK</b>//   Reset source /clock register (RCU_RSTSCK)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IRC40KEN</b> (def=0x0)    //    IRC40K enable
</li>
<li class="content">
[1]<b style="margin: 20px;">IRC40KSTB</b> (def=0x0)    //    IRC40K stabilization
</li>
<li class="content">
[24]<b style="margin: 20px;">RSTFC</b> (def=0x0)    //    Reset flag clear
</li>
<li class="content">
[26]<b style="margin: 20px;">EPRSTF</b> (def=0x1)    //    External PIN reset flag
</li>
<li class="content">
[27]<b style="margin: 20px;">PORRSTF</b> (def=0x1)    //    Power reset flag
</li>
<li class="content">
[28]<b style="margin: 20px;">SWRSTF</b> (def=0x0)    //    Software reset flag
</li>
<li class="content">
[29]<b style="margin: 20px;">FWDGTRSTF</b> (def=0x0)    //    Free Watchdog timer reset flag
</li>
<li class="content">
[30]<b style="margin: 20px;">WWDGTRSTF</b> (def=0x0)    //    Window watchdog timer reset flag
</li>
<li class="content">
[31]<b style="margin: 20px;">LPRSTF</b> (def=0x0)    //    Low-power reset flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021028<b style="margin: 20px;">AHBRST</b>//   AHB reset register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">USBFSRST</b> (def=0x0)    //    USBFS reset
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002102C<b style="margin: 20px;">CFG1</b>//   Clock Configuration register 1</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">PREDV0</b> (def=0x0)    //    PREDV0 division factor
</li>
<li class="content">
[4:7]<b style="margin: 20px;">PREDV1</b> (def=0x0)    //    PREDV1 division factor
</li>
<li class="content">
[8:11]<b style="margin: 20px;">PLL1MF</b> (def=0x0)    //    The PLL1 clock multiplication factor
</li>
<li class="content">
[12:15]<b style="margin: 20px;">PLL2MF</b> (def=0x0)    //    The PLL2 clock multiplication factor
</li>
<li class="content">
[16]<b style="margin: 20px;">PREDV0SEL</b> (def=0x0)    //    PREDV0 input Clock Source Selection
</li>
<li class="content">
[17]<b style="margin: 20px;">I2S1SEL</b> (def=0x0)    //    I2S1 Clock Source Selection
</li>
<li class="content">
[18]<b style="margin: 20px;">I2S2SEL</b> (def=0x0)    //    I2S2 Clock Source Selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021034<b style="margin: 20px;">DSV</b>//   Deep sleep mode Voltage register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">DSLPVS</b> (def=0x0)    //    Deep-sleep mode voltage select
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[24]  <b>RCU</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40002800<b style="margin: 20px;">RTC</b>// Real-time clock</summary>
<ul>
<li class="content"><details><summary>0x40002800<b style="margin: 20px;">INTEN</b>//   RTC interrupt enable register</summary>
<ul>
<li class="content">
[2]<b style="margin: 20px;">OVIE</b> (def=0x0)    //    Overflow interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">ALRMIE</b> (def=0x0)    //    Alarm interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">SCIE</b> (def=0x0)    //    Second interrupt
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002804<b style="margin: 20px;">CTL</b>//   control register</summary>
<ul>
<li class="content">
[5]<b style="margin: 20px;">LWOFF</b> (def=0x1)    //    Last write operation finished flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CMF</b> (def=0x0)    //    Configuration mode flag
</li>
<li class="content">
[3]<b style="margin: 20px;">RSYNF</b> (def=0x0)    //    Registers synchronized flag
</li>
<li class="content">
[2]<b style="margin: 20px;">OVIF</b> (def=0x0)    //    Overflow interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">ALRMIF</b> (def=0x0)    //    Alarm interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">SCIF</b> (def=0x0)    //    Sencond interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002808<b style="margin: 20px;">PSCH</b>//   RTC prescaler high register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">PSC</b> (def=0x0)    //    RTC prescaler value high
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000280C<b style="margin: 20px;">PSCL</b>//    RTC prescaler low register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x8000)    //    RTC prescaler value low
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002810<b style="margin: 20px;">DIVH</b>//   RTC divider high register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">DIV</b> (def=0x0)    //    RTC divider value high
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002814<b style="margin: 20px;">DIVL</b>//   RTC divider low register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DIV</b> (def=0x8000)    //    RTC divider value low
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002818<b style="margin: 20px;">CNTH</b>//   RTC counter high register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    RTC counter value high
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000281C<b style="margin: 20px;">CNTL</b>//   RTC counter low register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    RTC counter value low
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002820<b style="margin: 20px;">ALRMH</b>//   Alarm high register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ALRM</b> (def=0xFFFF)    //    Alarm value high
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002824<b style="margin: 20px;">ALRML</b>//   RTC alarm low register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ALRM</b> (def=0xFFFF)    //    alarm value low
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[22]  <b>RTC</b>    //    </li>
<li>[60]  <b>RTC_Alarm</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40013000<b style="margin: 20px;">SPI0</b>// Serial peripheral interface</summary>
<ul>
<li class="content"><details><summary>0x40013000<b style="margin: 20px;">CTL0</b>//   control register 0</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">BDEN</b> (def=0x0)    //    Bidirectional enable
</li>
<li class="content">
[14]<b style="margin: 20px;">BDOEN</b> (def=0x0)    //    Bidirectional Transmit output enable 
</li>
<li class="content">
[13]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    CRC Calculation Enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCNT</b> (def=0x0)    //    CRC Next Transfer
</li>
<li class="content">
[11]<b style="margin: 20px;">FF16</b> (def=0x0)    //    Data frame format
</li>
<li class="content">
[10]<b style="margin: 20px;">RO</b> (def=0x0)    //    Receive only
</li>
<li class="content">
[9]<b style="margin: 20px;">SWNSSEN</b> (def=0x0)    //    NSS Software Mode Selection
</li>
<li class="content">
[8]<b style="margin: 20px;">SWNSS</b> (def=0x0)    //    NSS Pin Selection In NSS Software Mode
</li>
<li class="content">
[7]<b style="margin: 20px;">LF</b> (def=0x0)    //    LSB First Mode
</li>
<li class="content">
[6]<b style="margin: 20px;">SPIEN</b> (def=0x0)    //    SPI enable
</li>
<li class="content">
[3:5]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Master Clock Prescaler Selection
</li>
<li class="content">
[2]<b style="margin: 20px;">MSTMOD</b> (def=0x0)    //    Master Mode Enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CKPL</b> (def=0x0)    //    Clock polarity Selection
</li>
<li class="content">
[0]<b style="margin: 20px;">CKPH</b> (def=0x0)    //    Clock Phase Selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013004<b style="margin: 20px;">CTL1</b>//   control register 1</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TBEIE</b> (def=0x0)    //    Tx buffer empty interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">RBNEIE</b> (def=0x0)    //    RX buffer not empty interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">TMOD</b> (def=0x0)    //    SPI TI mode enable
</li>
<li class="content">
[3]<b style="margin: 20px;">NSSP</b> (def=0x0)    //    SPI NSS pulse mode enable
</li>
<li class="content">
[2]<b style="margin: 20px;">NSSDRV</b> (def=0x0)    //    Drive NSS Output
</li>
<li class="content">
[1]<b style="margin: 20px;">DMATEN</b> (def=0x0)    //    Transmit Buffer DMA Enable
</li>
<li class="content">
[0]<b style="margin: 20px;">DMAREN</b> (def=0x0)    //    Rx buffer DMA enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013008<b style="margin: 20px;">STAT</b>//   status register</summary>
<ul>
<li class="content">
[8]<b style="margin: 20px;">FERR</b> (def=0x0)    //    Format error
</li>
<li class="content">
[7]<b style="margin: 20px;">TRANS</b> (def=0x0)    //    Transmitting On-going Bit
</li>
<li class="content">
[6]<b style="margin: 20px;">RXORERR</b> (def=0x0)    //    Reception Overrun Error Bit
</li>
<li class="content">
[5]<b style="margin: 20px;">CONFERR</b> (def=0x0)    //    SPI Configuration error
</li>
<li class="content">
[4]<b style="margin: 20px;">CRCERR</b> (def=0x0)    //    SPI CRC Error Bit
</li>
<li class="content">
[3]<b style="margin: 20px;">TXURERR</b> (def=0x0)    //    Transmission underrun error bit
</li>
<li class="content">
[2]<b style="margin: 20px;">I2SCH</b> (def=0x0)    //    I2S channel side
</li>
<li class="content">
[1]<b style="margin: 20px;">TBE</b> (def=0x1)    //    Transmit Buffer Empty
</li>
<li class="content">
[0]<b style="margin: 20px;">RBNE</b> (def=0x0)    //    Receive Buffer Not Empty
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001300C<b style="margin: 20px;">DATA</b>//   data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">SPI_DATA</b> (def=0x0)    //    Data transfer register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013010<b style="margin: 20px;">CRCPOLY</b>//   CRC polynomial register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CRCPOLY</b> (def=0x7)    //    CRC polynomial value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013014<b style="margin: 20px;">RCRC</b>//   RX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RCRC</b> (def=0x0)    //    RX CRC value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013018<b style="margin: 20px;">TCRC</b>//   TX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">TCRC</b> (def=0x0)    //    Tx CRC value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001301C<b style="margin: 20px;">I2SCTL</b>//   I2S control register</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">I2SSEL</b> (def=0x0)    //    I2S mode selection
</li>
<li class="content">
[10]<b style="margin: 20px;">I2SEN</b> (def=0x0)    //    I2S Enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">I2SOPMOD</b> (def=0x0)    //    I2S operation mode
</li>
<li class="content">
[7]<b style="margin: 20px;">PCMSMOD</b> (def=0x0)    //    PCM frame synchronization mode
</li>
<li class="content">
[4:5]<b style="margin: 20px;">I2SSTD</b> (def=0x0)    //    I2S standard selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CKPL</b> (def=0x0)    //    Idle state clock polarity
</li>
<li class="content">
[1:2]<b style="margin: 20px;">DTLEN</b> (def=0x0)    //    Data length
</li>
<li class="content">
[0]<b style="margin: 20px;">CHLEN</b> (def=0x0)    //    Channel length (number of bits per audio channel)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013020<b style="margin: 20px;">I2SPSC</b>//   I2S prescaler register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">MCKOEN</b> (def=0x0)    //    I2S_MCK output enable
</li>
<li class="content">
[8]<b style="margin: 20px;">OF</b> (def=0x0)    //    Odd factor for the prescaler
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DIV</b> (def=0x2)    //    Dividing factor for the prescaler
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[54]  <b>SPI0</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40003800<b style="margin: 20px;">SPI1</b>// </summary>
<ul>
<li class="content"><details><summary>0x40003800<b style="margin: 20px;">CTL0</b>//   control register 0</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">BDEN</b> (def=0x0)    //    Bidirectional enable
</li>
<li class="content">
[14]<b style="margin: 20px;">BDOEN</b> (def=0x0)    //    Bidirectional Transmit output enable 
</li>
<li class="content">
[13]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    CRC Calculation Enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCNT</b> (def=0x0)    //    CRC Next Transfer
</li>
<li class="content">
[11]<b style="margin: 20px;">FF16</b> (def=0x0)    //    Data frame format
</li>
<li class="content">
[10]<b style="margin: 20px;">RO</b> (def=0x0)    //    Receive only
</li>
<li class="content">
[9]<b style="margin: 20px;">SWNSSEN</b> (def=0x0)    //    NSS Software Mode Selection
</li>
<li class="content">
[8]<b style="margin: 20px;">SWNSS</b> (def=0x0)    //    NSS Pin Selection In NSS Software Mode
</li>
<li class="content">
[7]<b style="margin: 20px;">LF</b> (def=0x0)    //    LSB First Mode
</li>
<li class="content">
[6]<b style="margin: 20px;">SPIEN</b> (def=0x0)    //    SPI enable
</li>
<li class="content">
[3:5]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Master Clock Prescaler Selection
</li>
<li class="content">
[2]<b style="margin: 20px;">MSTMOD</b> (def=0x0)    //    Master Mode Enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CKPL</b> (def=0x0)    //    Clock polarity Selection
</li>
<li class="content">
[0]<b style="margin: 20px;">CKPH</b> (def=0x0)    //    Clock Phase Selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003804<b style="margin: 20px;">CTL1</b>//   control register 1</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TBEIE</b> (def=0x0)    //    Tx buffer empty interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">RBNEIE</b> (def=0x0)    //    RX buffer not empty interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">TMOD</b> (def=0x0)    //    SPI TI mode enable
</li>
<li class="content">
[3]<b style="margin: 20px;">NSSP</b> (def=0x0)    //    SPI NSS pulse mode enable
</li>
<li class="content">
[2]<b style="margin: 20px;">NSSDRV</b> (def=0x0)    //    Drive NSS Output
</li>
<li class="content">
[1]<b style="margin: 20px;">DMATEN</b> (def=0x0)    //    Transmit Buffer DMA Enable
</li>
<li class="content">
[0]<b style="margin: 20px;">DMAREN</b> (def=0x0)    //    Rx buffer DMA enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003808<b style="margin: 20px;">STAT</b>//   status register</summary>
<ul>
<li class="content">
[8]<b style="margin: 20px;">FERR</b> (def=0x0)    //    Format error
</li>
<li class="content">
[7]<b style="margin: 20px;">TRANS</b> (def=0x0)    //    Transmitting On-going Bit
</li>
<li class="content">
[6]<b style="margin: 20px;">RXORERR</b> (def=0x0)    //    Reception Overrun Error Bit
</li>
<li class="content">
[5]<b style="margin: 20px;">CONFERR</b> (def=0x0)    //    SPI Configuration error
</li>
<li class="content">
[4]<b style="margin: 20px;">CRCERR</b> (def=0x0)    //    SPI CRC Error Bit
</li>
<li class="content">
[3]<b style="margin: 20px;">TXURERR</b> (def=0x0)    //    Transmission underrun error bit
</li>
<li class="content">
[2]<b style="margin: 20px;">I2SCH</b> (def=0x0)    //    I2S channel side
</li>
<li class="content">
[1]<b style="margin: 20px;">TBE</b> (def=0x1)    //    Transmit Buffer Empty
</li>
<li class="content">
[0]<b style="margin: 20px;">RBNE</b> (def=0x0)    //    Receive Buffer Not Empty
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000380C<b style="margin: 20px;">DATA</b>//   data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">SPI_DATA</b> (def=0x0)    //    Data transfer register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003810<b style="margin: 20px;">CRCPOLY</b>//   CRC polynomial register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CRCPOLY</b> (def=0x7)    //    CRC polynomial value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003814<b style="margin: 20px;">RCRC</b>//   RX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RCRC</b> (def=0x0)    //    RX CRC value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003818<b style="margin: 20px;">TCRC</b>//   TX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">TCRC</b> (def=0x0)    //    Tx CRC value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000381C<b style="margin: 20px;">I2SCTL</b>//   I2S control register</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">I2SSEL</b> (def=0x0)    //    I2S mode selection
</li>
<li class="content">
[10]<b style="margin: 20px;">I2SEN</b> (def=0x0)    //    I2S Enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">I2SOPMOD</b> (def=0x0)    //    I2S operation mode
</li>
<li class="content">
[7]<b style="margin: 20px;">PCMSMOD</b> (def=0x0)    //    PCM frame synchronization mode
</li>
<li class="content">
[4:5]<b style="margin: 20px;">I2SSTD</b> (def=0x0)    //    I2S standard selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CKPL</b> (def=0x0)    //    Idle state clock polarity
</li>
<li class="content">
[1:2]<b style="margin: 20px;">DTLEN</b> (def=0x0)    //    Data length
</li>
<li class="content">
[0]<b style="margin: 20px;">CHLEN</b> (def=0x0)    //    Channel length (number of bits per audio channel)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003820<b style="margin: 20px;">I2SPSC</b>//   I2S prescaler register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">MCKOEN</b> (def=0x0)    //    I2S_MCK output enable
</li>
<li class="content">
[8]<b style="margin: 20px;">OF</b> (def=0x0)    //    Odd factor for the prescaler
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DIV</b> (def=0x2)    //    Dividing factor for the prescaler
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[55]  <b>SPI1</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C00<b style="margin: 20px;">SPI2</b>// </summary>
<ul>
<li class="content"><details><summary>0x40003C00<b style="margin: 20px;">CTL0</b>//   control register 0</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">BDEN</b> (def=0x0)    //    Bidirectional enable
</li>
<li class="content">
[14]<b style="margin: 20px;">BDOEN</b> (def=0x0)    //    Bidirectional Transmit output enable 
</li>
<li class="content">
[13]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    CRC Calculation Enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCNT</b> (def=0x0)    //    CRC Next Transfer
</li>
<li class="content">
[11]<b style="margin: 20px;">FF16</b> (def=0x0)    //    Data frame format
</li>
<li class="content">
[10]<b style="margin: 20px;">RO</b> (def=0x0)    //    Receive only
</li>
<li class="content">
[9]<b style="margin: 20px;">SWNSSEN</b> (def=0x0)    //    NSS Software Mode Selection
</li>
<li class="content">
[8]<b style="margin: 20px;">SWNSS</b> (def=0x0)    //    NSS Pin Selection In NSS Software Mode
</li>
<li class="content">
[7]<b style="margin: 20px;">LF</b> (def=0x0)    //    LSB First Mode
</li>
<li class="content">
[6]<b style="margin: 20px;">SPIEN</b> (def=0x0)    //    SPI enable
</li>
<li class="content">
[3:5]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Master Clock Prescaler Selection
</li>
<li class="content">
[2]<b style="margin: 20px;">MSTMOD</b> (def=0x0)    //    Master Mode Enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CKPL</b> (def=0x0)    //    Clock polarity Selection
</li>
<li class="content">
[0]<b style="margin: 20px;">CKPH</b> (def=0x0)    //    Clock Phase Selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C04<b style="margin: 20px;">CTL1</b>//   control register 1</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TBEIE</b> (def=0x0)    //    Tx buffer empty interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">RBNEIE</b> (def=0x0)    //    RX buffer not empty interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">TMOD</b> (def=0x0)    //    SPI TI mode enable
</li>
<li class="content">
[3]<b style="margin: 20px;">NSSP</b> (def=0x0)    //    SPI NSS pulse mode enable
</li>
<li class="content">
[2]<b style="margin: 20px;">NSSDRV</b> (def=0x0)    //    Drive NSS Output
</li>
<li class="content">
[1]<b style="margin: 20px;">DMATEN</b> (def=0x0)    //    Transmit Buffer DMA Enable
</li>
<li class="content">
[0]<b style="margin: 20px;">DMAREN</b> (def=0x0)    //    Rx buffer DMA enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C08<b style="margin: 20px;">STAT</b>//   status register</summary>
<ul>
<li class="content">
[8]<b style="margin: 20px;">FERR</b> (def=0x0)    //    Format error
</li>
<li class="content">
[7]<b style="margin: 20px;">TRANS</b> (def=0x0)    //    Transmitting On-going Bit
</li>
<li class="content">
[6]<b style="margin: 20px;">RXORERR</b> (def=0x0)    //    Reception Overrun Error Bit
</li>
<li class="content">
[5]<b style="margin: 20px;">CONFERR</b> (def=0x0)    //    SPI Configuration error
</li>
<li class="content">
[4]<b style="margin: 20px;">CRCERR</b> (def=0x0)    //    SPI CRC Error Bit
</li>
<li class="content">
[3]<b style="margin: 20px;">TXURERR</b> (def=0x0)    //    Transmission underrun error bit
</li>
<li class="content">
[2]<b style="margin: 20px;">I2SCH</b> (def=0x0)    //    I2S channel side
</li>
<li class="content">
[1]<b style="margin: 20px;">TBE</b> (def=0x1)    //    Transmit Buffer Empty
</li>
<li class="content">
[0]<b style="margin: 20px;">RBNE</b> (def=0x0)    //    Receive Buffer Not Empty
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C0C<b style="margin: 20px;">DATA</b>//   data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">SPI_DATA</b> (def=0x0)    //    Data transfer register
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C10<b style="margin: 20px;">CRCPOLY</b>//   CRC polynomial register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CRCPOLY</b> (def=0x7)    //    CRC polynomial value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C14<b style="margin: 20px;">RCRC</b>//   RX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RCRC</b> (def=0x0)    //    RX CRC value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C18<b style="margin: 20px;">TCRC</b>//   TX CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">TCRC</b> (def=0x0)    //    Tx CRC value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C1C<b style="margin: 20px;">I2SCTL</b>//   I2S control register</summary>
<ul>
<li class="content">
[11]<b style="margin: 20px;">I2SSEL</b> (def=0x0)    //    I2S mode selection
</li>
<li class="content">
[10]<b style="margin: 20px;">I2SEN</b> (def=0x0)    //    I2S Enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">I2SOPMOD</b> (def=0x0)    //    I2S operation mode
</li>
<li class="content">
[7]<b style="margin: 20px;">PCMSMOD</b> (def=0x0)    //    PCM frame synchronization mode
</li>
<li class="content">
[4:5]<b style="margin: 20px;">I2SSTD</b> (def=0x0)    //    I2S standard selection
</li>
<li class="content">
[3]<b style="margin: 20px;">CKPL</b> (def=0x0)    //    Idle state clock polarity
</li>
<li class="content">
[1:2]<b style="margin: 20px;">DTLEN</b> (def=0x0)    //    Data length
</li>
<li class="content">
[0]<b style="margin: 20px;">CHLEN</b> (def=0x0)    //    Channel length (number of bits per audio channel)
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003C20<b style="margin: 20px;">I2SPSC</b>//   I2S prescaler register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">MCKOEN</b> (def=0x0)    //    I2S_MCK output enable
</li>
<li class="content">
[8]<b style="margin: 20px;">OF</b> (def=0x0)    //    Odd factor for the prescaler
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DIV</b> (def=0x2)    //    Dividing factor for the prescaler
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[70]  <b>SPI2</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C00<b style="margin: 20px;">TIMER0</b>// Advanced-timers</summary>
<ul>
<li class="content"><details><summary>0x40012C00<b style="margin: 20px;">CTL0</b>//   control register 0</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKDIV</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARSE</b> (def=0x0)    //    Auto-reload shadow enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CAM</b> (def=0x0)    //    Counter aligns mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">SPM</b> (def=0x0)    //    Single pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">UPS</b> (def=0x0)    //    Update source
</li>
<li class="content">
[1]<b style="margin: 20px;">UPDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C04<b style="margin: 20px;">CTL1</b>//   control register 1</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">ISO3</b> (def=0x0)    //    Idle state of channel 3 output
</li>
<li class="content">
[13]<b style="margin: 20px;">ISO2N</b> (def=0x0)    //    Idle state of channel 2 complementary output
</li>
<li class="content">
[12]<b style="margin: 20px;">ISO2</b> (def=0x0)    //    Idle state of channel 2 output
</li>
<li class="content">
[11]<b style="margin: 20px;">ISO1N</b> (def=0x0)    //    Idle state of channel 1 complementary output
</li>
<li class="content">
[10]<b style="margin: 20px;">ISO1</b> (def=0x0)    //    Idle state of channel 1 output
</li>
<li class="content">
[9]<b style="margin: 20px;">ISO0N</b> (def=0x0)    //    Idle state of channel 0 complementary output
</li>
<li class="content">
[8]<b style="margin: 20px;">ISO0</b> (def=0x0)    //    Idle state of channel 0 output
</li>
<li class="content">
[7]<b style="margin: 20px;">TI0S</b> (def=0x0)    //    Channel 0 trigger input selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMC</b> (def=0x0)    //    Master mode control
</li>
<li class="content">
[3]<b style="margin: 20px;">DMAS</b> (def=0x0)    //    DMA request source selection
</li>
<li class="content">
[2]<b style="margin: 20px;">CCUC</b> (def=0x0)    //    Commutation control shadow register update control
</li>
<li class="content">
[0]<b style="margin: 20px;">CCSE</b> (def=0x0)    //    Commutation control shadow enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C08<b style="margin: 20px;">SMCFG</b>//   slave mode configuration register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">SMC1</b> (def=0x0)    //    Part of SMC for enable External clock mode1
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPSC</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETFC</b> (def=0x0)    //    External trigger filter control
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master/Slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TRGS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMC</b> (def=0x0)    //    Slave mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C0C<b style="margin: 20px;">DMAINTEN</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TRGDEN</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[13]<b style="margin: 20px;">CMTDEN</b> (def=0x0)    //    Commutation DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CH3DEN</b> (def=0x0)    //    Channel 3 capture/compare DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CH2DEN</b> (def=0x0)    //    Channel 2 capture/compare DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CH1DEN</b> (def=0x0)    //    Channel 1 capture/compare DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CH0DEN</b> (def=0x0)    //    Channel 0 capture/compare DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UPDEN</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[7]<b style="margin: 20px;">BRKIE</b> (def=0x0)    //    Break interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TRGIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CMTIE</b> (def=0x0)    //    commutation interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CH3IE</b> (def=0x0)    //    Channel 3 capture/compare interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CH2IE</b> (def=0x0)    //    Channel 2 capture/compare interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CH1IE</b> (def=0x0)    //    Channel 1 capture/compare interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CH0IE</b> (def=0x0)    //    Channel 0 capture/compare interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UPIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C10<b style="margin: 20px;">INTF</b>//   Interrupt flag register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CH3OF</b> (def=0x0)    //    Channel 3 over capture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CH2OF</b> (def=0x0)    //    Channel 2 over capture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CH1OF</b> (def=0x0)    //    Channel 1 over capture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CH0OF</b> (def=0x0)    //    Channel 0 over capture flag
</li>
<li class="content">
[7]<b style="margin: 20px;">BRKIF</b> (def=0x0)    //    Break interrupt flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TRGIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[5]<b style="margin: 20px;">CMTIF</b> (def=0x0)    //    Channel commutation interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CH3IF</b> (def=0x0)    //    Channel 3 capture/compare interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">CH2IF</b> (def=0x0)    //     Channel 2 capture/compare interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">CH1IF</b> (def=0x0)    //    Channel 1 capture/compare interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CH0IF</b> (def=0x0)    //    Channel 0 capture/compare interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UPIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C14<b style="margin: 20px;">SWEVG</b>//   Software event generation register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">BRKG</b> (def=0x0)    //    Break event generation
</li>
<li class="content">
[6]<b style="margin: 20px;">TRGG</b> (def=0x0)    //    Trigger event generation
</li>
<li class="content">
[5]<b style="margin: 20px;">CMTG</b> (def=0x0)    //    Channel commutation event generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CH3G</b> (def=0x0)    //    Channel 3 capture or compare event generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CH2G</b> (def=0x0)    //    Channel 2 capture or compare event generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CH1G</b> (def=0x0)    //    Channel 1 capture or compare event generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CH0G</b> (def=0x0)    //    Channel 0 capture or compare event generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UPG</b> (def=0x0)    //    Update event generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C18<b style="margin: 20px;">CHCTL0_Output</b>//   Channel control register 0 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CH1COMCEN</b> (def=0x0)    //    Channel 1 output compare clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">CH1COMCTL</b> (def=0x0)    //    Channel 1 compare output control
</li>
<li class="content">
[11]<b style="margin: 20px;">CH1COMSEN</b> (def=0x0)    //    Channel 1 output compare shadow enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CH1COMFEN</b> (def=0x0)    //    Channel 1 output compare fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH1MS</b> (def=0x0)    //    Channel 1 mode selection
</li>
<li class="content">
[7]<b style="margin: 20px;">CH0COMCEN</b> (def=0x0)    //    Channel 0 output compare clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">CH0COMCTL</b> (def=0x0)    //    Channel 0 compare output control
</li>
<li class="content">
[3]<b style="margin: 20px;">CH0COMSEN</b> (def=0x0)    //    Channel 0 compare output shadow enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CH0COMFEN</b> (def=0x0)    //    Channel 0 output compare fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CH0MS</b> (def=0x0)    //    Channel 0 I/O mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C18<b style="margin: 20px;">CHCTL0_Input</b>//   Channel control register 0 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">CH1CAPFLT</b> (def=0x0)    //    Channel 1 input capture filter control
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CH1CAPPSC</b> (def=0x0)    //    Channel 1 input capture prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH1MS</b> (def=0x0)    //    Channel 1 mode selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">CH0CAPFLT</b> (def=0x0)    //    Channel 0 input capture filter control
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CH0CAPPSC</b> (def=0x0)    //    Channel 0 input capture prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CH0MS</b> (def=0x0)    //    Channel 0 mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C1C<b style="margin: 20px;">CHCTL1_Output</b>//   Channel control register 1 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CH3COMCEN</b> (def=0x0)    //    Channel 3 output compare clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">CH3COMCTL</b> (def=0x0)    //    Channel 3 compare output control
</li>
<li class="content">
[11]<b style="margin: 20px;">CH3COMSEN</b> (def=0x0)    //    Channel 3 output compare shadow enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CH3COMFEN</b> (def=0x0)    //    Channel 3 output compare fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH3MS</b> (def=0x0)    //    Channel 3 mode selection
</li>
<li class="content">
[7]<b style="margin: 20px;">CH2COMCEN</b> (def=0x0)    //    Channel 2 output compare clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">CH2COMCTL</b> (def=0x0)    //    Channel 2 compare output control
</li>
<li class="content">
[3]<b style="margin: 20px;">CH2COMSEN</b> (def=0x0)    //    Channel 2 compare output shadow enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2COMFEN</b> (def=0x0)    //    Channel 2 output compare fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CH2MS</b> (def=0x0)    //    Channel 2 I/O mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C1C<b style="margin: 20px;">CHCTL1_Input</b>//   Channel control register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">CH3CAPFLT</b> (def=0x0)    //    Channel 3 input capture filter control
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CH3CAPPSC</b> (def=0x0)    //    Channel 3 input capture prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH3MS</b> (def=0x0)    //    Channel 3 mode selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">CH2CAPFLT</b> (def=0x0)    //    Channel 2 input capture filter control
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CH2CAPPSC</b> (def=0x0)    //    Channel 2 input capture prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CH2MS</b> (def=0x0)    //    Channel 2 mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C20<b style="margin: 20px;">CHCTL2</b>//   Channel control register 2</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CH3P</b> (def=0x0)    //    Channel 3 capture/compare function polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CH3EN</b> (def=0x0)    //    Channel 3 capture/compare function enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CH2NP</b> (def=0x0)    //    Channel 2 complementary output polarity
</li>
<li class="content">
[10]<b style="margin: 20px;">CH2NEN</b> (def=0x0)    //    Channel 2 complementary output enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CH2P</b> (def=0x0)    //    Channel 2 capture/compare function polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CH2EN</b> (def=0x0)    //    Channel 2 capture/compare function enable
</li>
<li class="content">
[7]<b style="margin: 20px;">CH1NP</b> (def=0x0)    //    Channel 1 complementary output polarity
</li>
<li class="content">
[6]<b style="margin: 20px;">CH1NEN</b> (def=0x0)    //    Channel 1 complementary output enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CH1P</b> (def=0x0)    //    Channel 1 capture/compare function polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CH1EN</b> (def=0x0)    //    Channel 1 capture/compare function enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CH0NP</b> (def=0x0)    //    Channel 0 complementary output polarity
</li>
<li class="content">
[2]<b style="margin: 20px;">CH0NEN</b> (def=0x0)    //    Channel 0 complementary output enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CH0P</b> (def=0x0)    //    Channel 0 capture/compare function polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CH0EN</b> (def=0x0)    //    Channel 0 capture/compare function enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C24<b style="margin: 20px;">CNT</b>//   counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    current counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C28<b style="margin: 20px;">PSC</b>//   prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value of the counter clock
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C2C<b style="margin: 20px;">CAR</b>//   Counter auto reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CARL</b> (def=0x0)    //    Counter auto reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C30<b style="margin: 20px;">CREP</b>//   Counter repetition register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">CREP</b> (def=0x0)    //    Counter repetition value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C34<b style="margin: 20px;">CH0CV</b>//   Channel 0 capture/compare value register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH0VAL</b> (def=0x0)    //    Capture or compare value of channel0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C38<b style="margin: 20px;">CH1CV</b>//   Channel 1 capture/compare value register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH1VAL</b> (def=0x0)    //    Capture or compare value of channel1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C3C<b style="margin: 20px;">CH2CV</b>//   Channel 2 capture/compare value register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH2VAL</b> (def=0x0)    //    Capture or compare value of channel 2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C40<b style="margin: 20px;">CH3CV</b>//   Channel 3 capture/compare value register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH3VAL</b> (def=0x0)    //    Capture or compare value of channel 3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C44<b style="margin: 20px;">CCHP</b>//   channel complementary protection register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">POEN</b> (def=0x0)    //    Primary output enable
</li>
<li class="content">
[14]<b style="margin: 20px;">OAEN</b> (def=0x0)    //    Output automatic enable
</li>
<li class="content">
[13]<b style="margin: 20px;">BRKP</b> (def=0x0)    //    Break polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">BRKEN</b> (def=0x0)    //    Break enable
</li>
<li class="content">
[11]<b style="margin: 20px;">ROS</b> (def=0x0)    //    Run mode off-state configure
</li>
<li class="content">
[10]<b style="margin: 20px;">IOS</b> (def=0x0)    //    Idle mode off-state configure
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PROT</b> (def=0x0)    //    Complementary register protect control
</li>
<li class="content">
[0:7]<b style="margin: 20px;">DTCFG</b> (def=0x0)    //    Dead time configure
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C48<b style="margin: 20px;">DMACFG</b>//   DMA configuration register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DMATC</b> (def=0x0)    //    DMA transfer count
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DMATA</b> (def=0x0)    //    DMA transfer access start address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012C4C<b style="margin: 20px;">DMATB</b>//   DMA transfer buffer register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMATB</b> (def=0x0)    //    DMA transfer buffer
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[43]  <b>TIMER0_BRK</b>    //    </li>
<li>[44]  <b>TIMER0_UP</b>    //    </li>
<li>[45]  <b>TIMER0_TRG_CMT</b>    //    </li>
<li>[46]  <b>TIMER0_Channel</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40000000<b style="margin: 20px;">TIMER1</b>// General-purpose-timers</summary>
<ul>
<li class="content"><details><summary>0x40000000<b style="margin: 20px;">CTL0</b>//   control register 0</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKDIV</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARSE</b> (def=0x0)    //    Auto-reload shadow enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CAM</b> (def=0x0)    //    Counter aligns mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">SPM</b> (def=0x0)    //    Single pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">UPS</b> (def=0x0)    //    Update source
</li>
<li class="content">
[1]<b style="margin: 20px;">UPDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000004<b style="margin: 20px;">CTL1</b>//   control register 1</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TI0S</b> (def=0x0)    //    Channel 0 trigger input selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMC</b> (def=0x0)    //    Master mode control
</li>
<li class="content">
[3]<b style="margin: 20px;">DMAS</b> (def=0x0)    //    DMA request source selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000008<b style="margin: 20px;">SMCFG</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">SMC1</b> (def=0x0)    //    Part of SMC for enable External clock mode1
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPSC</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETFC</b> (def=0x0)    //    External trigger filter control
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master-slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TRGS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMC</b> (def=0x0)    //    Slave mode control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000000C<b style="margin: 20px;">DMAINTEN</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TRGDEN</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CH3DEN</b> (def=0x0)    //    Channel 3 capture/compare DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CH2DEN</b> (def=0x0)    //    Channel 2 capture/compare DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CH1DEN</b> (def=0x0)    //    Channel 1 capture/compare DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CH0DEN</b> (def=0x0)    //    Channel 0 capture/compare DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UPDEN</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TRGIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CH3IE</b> (def=0x0)    //    Channel 3 capture/compare interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CH2IE</b> (def=0x0)    //    Channel 2 capture/compare interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CH1IE</b> (def=0x0)    //    Channel 1 capture/compare interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CH0IE</b> (def=0x0)    //    Channel 0 capture/compare interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UPIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000010<b style="margin: 20px;">INTF</b>//   interrupt flag register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CH3OF</b> (def=0x0)    //    Channel 3 over capture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CH2OF</b> (def=0x0)    //    Channel 2 over capture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CH1OF</b> (def=0x0)    //    Channel 1 over capture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CH0OF</b> (def=0x0)    //    Channel 0 over capture flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TRGIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CH3IF</b> (def=0x0)    //    Channel 3 capture/compare interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CH2IF</b> (def=0x0)    //    Channel 2 capture/compare interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CH1IF</b> (def=0x0)    //    Channel 1 capture/compare interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CH0IF</b> (def=0x0)    //    Channel 0 capture/compare interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UPIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000014<b style="margin: 20px;">SWEVG</b>//   event generation register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">TRGG</b> (def=0x0)    //    Trigger event generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CH3G</b> (def=0x0)    //    Channel 3 capture or compare event generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CH2G</b> (def=0x0)    //    Channel 2 capture or compare event generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CH1G</b> (def=0x0)    //    Channel 1 capture or compare event generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CH0G</b> (def=0x0)    //    Channel 0 capture or compare event generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UPG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000018<b style="margin: 20px;">CHCTL0_Output</b>//   Channel control register 0 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CH1COMCEN</b> (def=0x0)    //    Channel 1 output compare clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">CH1COMCTL</b> (def=0x0)    //    Channel 1 compare output control
</li>
<li class="content">
[11]<b style="margin: 20px;">CH1COMSEN</b> (def=0x0)    //    Channel 1 output compare shadow enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CH1COMFEN</b> (def=0x0)    //    Channel 1 output compare fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH1MS</b> (def=0x0)    //    Channel 1 mode selection
</li>
<li class="content">
[7]<b style="margin: 20px;">CH0COMCEN</b> (def=0x0)    //    Channel 0 output compare clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">CH0COMCTL</b> (def=0x0)    //     Channel 0 compare output control
</li>
<li class="content">
[3]<b style="margin: 20px;">CH0COMSEN</b> (def=0x0)    //    Channel 0 compare output shadow enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CH0COMFEN</b> (def=0x0)    //    Channel 0 output compare fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CH0MS</b> (def=0x0)    //    Channel 0 I/O mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000018<b style="margin: 20px;">CHCTL0_Input</b>//   Channel control register 0 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">CH1CAPFLT</b> (def=0x0)    //    Channel 1 input capture filter control
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CH1CAPPSC</b> (def=0x0)    //    Channel 1 input capture prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH1MS</b> (def=0x0)    //    Channel 1 mode selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">CH0CAPFLT</b> (def=0x0)    //    Channel 0 input capture filter control
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CH0CAPPSC</b> (def=0x0)    //    Channel 0 input capture prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CH0MS</b> (def=0x0)    //    Channel 0 mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000001C<b style="margin: 20px;">CHCTL1_Output</b>//   Channel control register 1 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CH3COMCEN</b> (def=0x0)    //    Channel 3 output compare clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">CH3COMCTL</b> (def=0x0)    //    Channel 3 compare output control
</li>
<li class="content">
[11]<b style="margin: 20px;">CH3COMSEN</b> (def=0x0)    //    Channel 3 output compare shadow enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CH3COMFEN</b> (def=0x0)    //    Channel 3 output compare fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH3MS</b> (def=0x0)    //    Channel 3 mode selection
</li>
<li class="content">
[7]<b style="margin: 20px;">CH2COMCEN</b> (def=0x0)    //    Channel 2 output compare clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">CH2COMCTL</b> (def=0x0)    //    Channel 2 compare output control
</li>
<li class="content">
[3]<b style="margin: 20px;">CH2COMSEN</b> (def=0x0)    //    Channel 2 compare output shadow enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2COMFEN</b> (def=0x0)    //    Channel 2 output compare fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CH2MS</b> (def=0x0)    //    Channel 2 I/O mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000001C<b style="margin: 20px;">CHCTL1_Input</b>//   Channel control register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">CH3CAPFLT</b> (def=0x0)    //    Channel 3 input capture filter control
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CH3CAPPSC</b> (def=0x0)    //    Channel 3 input capture prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH3MS</b> (def=0x0)    //    Channel 3 mode selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">CH2CAPFLT</b> (def=0x0)    //    Channel 2 input capture filter control
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CH2CAPPSC</b> (def=0x0)    //    Channel 2 input capture prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CH2MS</b> (def=0x0)    //    Channel 2 mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000020<b style="margin: 20px;">CHCTL2</b>//   Channel control register 2</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CH3P</b> (def=0x0)    //    Channel 3 capture/compare function polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CH3EN</b> (def=0x0)    //    Channel 3 capture/compare function enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CH2P</b> (def=0x0)    //    Channel 2 capture/compare function polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CH2EN</b> (def=0x0)    //    Channel 2 capture/compare function enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CH1P</b> (def=0x0)    //    Channel 1 capture/compare function polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CH1EN</b> (def=0x0)    //    Channel 1 capture/compare function enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CH0P</b> (def=0x0)    //    Channel 0 capture/compare function polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CH0EN</b> (def=0x0)    //    Channel 0 capture/compare function enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000024<b style="margin: 20px;">CNT</b>//   Counter register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000028<b style="margin: 20px;">PSC</b>//   Prescaler register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value of the counter clock
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000002C<b style="margin: 20px;">CAR</b>//   Counter auto reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CARL</b> (def=0x0)    //    Counter auto reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000034<b style="margin: 20px;">CH0CV</b>//   Channel 0 capture/compare value register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH0VAL</b> (def=0x0)    //    Capture or compare value of channel 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000038<b style="margin: 20px;">CH1CV</b>//   Channel 1 capture/compare value register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH1VAL</b> (def=0x0)    //    Capture or compare value of channel1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000003C<b style="margin: 20px;">CH2CV</b>//   Channel 2 capture/compare value register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH2VAL</b> (def=0x0)    //    Capture or compare value of channel 2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000040<b style="margin: 20px;">CH3CV</b>//   Channel 3 capture/compare value register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH3VAL</b> (def=0x0)    //    Capture or compare value of channel 3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000048<b style="margin: 20px;">DMACFG</b>//   DMA configuration register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DMATC</b> (def=0x0)    //    DMA transfer count
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DMATA</b> (def=0x0)    //    DMA transfer access start address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000004C<b style="margin: 20px;">DMATB</b>//   DMA transfer buffer register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMATB</b> (def=0x0)    //    DMA transfer buffer
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[47]  <b>TIMER1</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40000400<b style="margin: 20px;">TIMER2</b>// </summary>
<ul>
<li class="content"><details><summary>0x40000400<b style="margin: 20px;">CTL0</b>//   control register 0</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKDIV</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARSE</b> (def=0x0)    //    Auto-reload shadow enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CAM</b> (def=0x0)    //    Counter aligns mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">SPM</b> (def=0x0)    //    Single pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">UPS</b> (def=0x0)    //    Update source
</li>
<li class="content">
[1]<b style="margin: 20px;">UPDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000404<b style="margin: 20px;">CTL1</b>//   control register 1</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TI0S</b> (def=0x0)    //    Channel 0 trigger input selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMC</b> (def=0x0)    //    Master mode control
</li>
<li class="content">
[3]<b style="margin: 20px;">DMAS</b> (def=0x0)    //    DMA request source selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000408<b style="margin: 20px;">SMCFG</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">SMC1</b> (def=0x0)    //    Part of SMC for enable External clock mode1
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPSC</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETFC</b> (def=0x0)    //    External trigger filter control
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master-slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TRGS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMC</b> (def=0x0)    //    Slave mode control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000040C<b style="margin: 20px;">DMAINTEN</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TRGDEN</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CH3DEN</b> (def=0x0)    //    Channel 3 capture/compare DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CH2DEN</b> (def=0x0)    //    Channel 2 capture/compare DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CH1DEN</b> (def=0x0)    //    Channel 1 capture/compare DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CH0DEN</b> (def=0x0)    //    Channel 0 capture/compare DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UPDEN</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TRGIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CH3IE</b> (def=0x0)    //    Channel 3 capture/compare interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CH2IE</b> (def=0x0)    //    Channel 2 capture/compare interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CH1IE</b> (def=0x0)    //    Channel 1 capture/compare interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CH0IE</b> (def=0x0)    //    Channel 0 capture/compare interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UPIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000410<b style="margin: 20px;">INTF</b>//   interrupt flag register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CH3OF</b> (def=0x0)    //    Channel 3 over capture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CH2OF</b> (def=0x0)    //    Channel 2 over capture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CH1OF</b> (def=0x0)    //    Channel 1 over capture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CH0OF</b> (def=0x0)    //    Channel 0 over capture flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TRGIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CH3IF</b> (def=0x0)    //    Channel 3 capture/compare interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CH2IF</b> (def=0x0)    //    Channel 2 capture/compare interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CH1IF</b> (def=0x0)    //    Channel 1 capture/compare interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CH0IF</b> (def=0x0)    //    Channel 0 capture/compare interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UPIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000414<b style="margin: 20px;">SWEVG</b>//   event generation register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">TRGG</b> (def=0x0)    //    Trigger event generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CH3G</b> (def=0x0)    //    Channel 3 capture or compare event generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CH2G</b> (def=0x0)    //    Channel 2 capture or compare event generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CH1G</b> (def=0x0)    //    Channel 1 capture or compare event generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CH0G</b> (def=0x0)    //    Channel 0 capture or compare event generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UPG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000418<b style="margin: 20px;">CHCTL0_Output</b>//   Channel control register 0 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CH1COMCEN</b> (def=0x0)    //    Channel 1 output compare clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">CH1COMCTL</b> (def=0x0)    //    Channel 1 compare output control
</li>
<li class="content">
[11]<b style="margin: 20px;">CH1COMSEN</b> (def=0x0)    //    Channel 1 output compare shadow enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CH1COMFEN</b> (def=0x0)    //    Channel 1 output compare fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH1MS</b> (def=0x0)    //    Channel 1 mode selection
</li>
<li class="content">
[7]<b style="margin: 20px;">CH0COMCEN</b> (def=0x0)    //    Channel 0 output compare clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">CH0COMCTL</b> (def=0x0)    //     Channel 0 compare output control
</li>
<li class="content">
[3]<b style="margin: 20px;">CH0COMSEN</b> (def=0x0)    //    Channel 0 compare output shadow enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CH0COMFEN</b> (def=0x0)    //    Channel 0 output compare fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CH0MS</b> (def=0x0)    //    Channel 0 I/O mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000418<b style="margin: 20px;">CHCTL0_Input</b>//   Channel control register 0 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">CH1CAPFLT</b> (def=0x0)    //    Channel 1 input capture filter control
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CH1CAPPSC</b> (def=0x0)    //    Channel 1 input capture prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH1MS</b> (def=0x0)    //    Channel 1 mode selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">CH0CAPFLT</b> (def=0x0)    //    Channel 0 input capture filter control
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CH0CAPPSC</b> (def=0x0)    //    Channel 0 input capture prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CH0MS</b> (def=0x0)    //    Channel 0 mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000041C<b style="margin: 20px;">CHCTL1_Output</b>//   Channel control register 1 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CH3COMCEN</b> (def=0x0)    //    Channel 3 output compare clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">CH3COMCTL</b> (def=0x0)    //    Channel 3 compare output control
</li>
<li class="content">
[11]<b style="margin: 20px;">CH3COMSEN</b> (def=0x0)    //    Channel 3 output compare shadow enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CH3COMFEN</b> (def=0x0)    //    Channel 3 output compare fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH3MS</b> (def=0x0)    //    Channel 3 mode selection
</li>
<li class="content">
[7]<b style="margin: 20px;">CH2COMCEN</b> (def=0x0)    //    Channel 2 output compare clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">CH2COMCTL</b> (def=0x0)    //    Channel 2 compare output control
</li>
<li class="content">
[3]<b style="margin: 20px;">CH2COMSEN</b> (def=0x0)    //    Channel 2 compare output shadow enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2COMFEN</b> (def=0x0)    //    Channel 2 output compare fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CH2MS</b> (def=0x0)    //    Channel 2 I/O mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000041C<b style="margin: 20px;">CHCTL1_Input</b>//   Channel control register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">CH3CAPFLT</b> (def=0x0)    //    Channel 3 input capture filter control
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CH3CAPPSC</b> (def=0x0)    //    Channel 3 input capture prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH3MS</b> (def=0x0)    //    Channel 3 mode selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">CH2CAPFLT</b> (def=0x0)    //    Channel 2 input capture filter control
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CH2CAPPSC</b> (def=0x0)    //    Channel 2 input capture prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CH2MS</b> (def=0x0)    //    Channel 2 mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000420<b style="margin: 20px;">CHCTL2</b>//   Channel control register 2</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CH3P</b> (def=0x0)    //    Channel 3 capture/compare function polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CH3EN</b> (def=0x0)    //    Channel 3 capture/compare function enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CH2P</b> (def=0x0)    //    Channel 2 capture/compare function polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CH2EN</b> (def=0x0)    //    Channel 2 capture/compare function enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CH1P</b> (def=0x0)    //    Channel 1 capture/compare function polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CH1EN</b> (def=0x0)    //    Channel 1 capture/compare function enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CH0P</b> (def=0x0)    //    Channel 0 capture/compare function polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CH0EN</b> (def=0x0)    //    Channel 0 capture/compare function enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000424<b style="margin: 20px;">CNT</b>//   Counter register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000428<b style="margin: 20px;">PSC</b>//   Prescaler register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value of the counter clock
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000042C<b style="margin: 20px;">CAR</b>//   Counter auto reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CARL</b> (def=0x0)    //    Counter auto reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000434<b style="margin: 20px;">CH0CV</b>//   Channel 0 capture/compare value register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH0VAL</b> (def=0x0)    //    Capture or compare value of channel 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000438<b style="margin: 20px;">CH1CV</b>//   Channel 1 capture/compare value register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH1VAL</b> (def=0x0)    //    Capture or compare value of channel1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000043C<b style="margin: 20px;">CH2CV</b>//   Channel 2 capture/compare value register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH2VAL</b> (def=0x0)    //    Capture or compare value of channel 2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000440<b style="margin: 20px;">CH3CV</b>//   Channel 3 capture/compare value register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH3VAL</b> (def=0x0)    //    Capture or compare value of channel 3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000448<b style="margin: 20px;">DMACFG</b>//   DMA configuration register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DMATC</b> (def=0x0)    //    DMA transfer count
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DMATA</b> (def=0x0)    //    DMA transfer access start address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000044C<b style="margin: 20px;">DMATB</b>//   DMA transfer buffer register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMATB</b> (def=0x0)    //    DMA transfer buffer
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[48]  <b>TIMER2</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40000800<b style="margin: 20px;">TIMER3</b>// </summary>
<ul>
<li class="content"><details><summary>0x40000800<b style="margin: 20px;">CTL0</b>//   control register 0</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKDIV</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARSE</b> (def=0x0)    //    Auto-reload shadow enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CAM</b> (def=0x0)    //    Counter aligns mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">SPM</b> (def=0x0)    //    Single pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">UPS</b> (def=0x0)    //    Update source
</li>
<li class="content">
[1]<b style="margin: 20px;">UPDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000804<b style="margin: 20px;">CTL1</b>//   control register 1</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TI0S</b> (def=0x0)    //    Channel 0 trigger input selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMC</b> (def=0x0)    //    Master mode control
</li>
<li class="content">
[3]<b style="margin: 20px;">DMAS</b> (def=0x0)    //    DMA request source selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000808<b style="margin: 20px;">SMCFG</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">SMC1</b> (def=0x0)    //    Part of SMC for enable External clock mode1
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPSC</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETFC</b> (def=0x0)    //    External trigger filter control
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master-slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TRGS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMC</b> (def=0x0)    //    Slave mode control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000080C<b style="margin: 20px;">DMAINTEN</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TRGDEN</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CH3DEN</b> (def=0x0)    //    Channel 3 capture/compare DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CH2DEN</b> (def=0x0)    //    Channel 2 capture/compare DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CH1DEN</b> (def=0x0)    //    Channel 1 capture/compare DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CH0DEN</b> (def=0x0)    //    Channel 0 capture/compare DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UPDEN</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TRGIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CH3IE</b> (def=0x0)    //    Channel 3 capture/compare interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CH2IE</b> (def=0x0)    //    Channel 2 capture/compare interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CH1IE</b> (def=0x0)    //    Channel 1 capture/compare interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CH0IE</b> (def=0x0)    //    Channel 0 capture/compare interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UPIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000810<b style="margin: 20px;">INTF</b>//   interrupt flag register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CH3OF</b> (def=0x0)    //    Channel 3 over capture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CH2OF</b> (def=0x0)    //    Channel 2 over capture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CH1OF</b> (def=0x0)    //    Channel 1 over capture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CH0OF</b> (def=0x0)    //    Channel 0 over capture flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TRGIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CH3IF</b> (def=0x0)    //    Channel 3 capture/compare interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CH2IF</b> (def=0x0)    //    Channel 2 capture/compare interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CH1IF</b> (def=0x0)    //    Channel 1 capture/compare interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CH0IF</b> (def=0x0)    //    Channel 0 capture/compare interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UPIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000814<b style="margin: 20px;">SWEVG</b>//   event generation register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">TRGG</b> (def=0x0)    //    Trigger event generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CH3G</b> (def=0x0)    //    Channel 3 capture or compare event generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CH2G</b> (def=0x0)    //    Channel 2 capture or compare event generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CH1G</b> (def=0x0)    //    Channel 1 capture or compare event generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CH0G</b> (def=0x0)    //    Channel 0 capture or compare event generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UPG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000818<b style="margin: 20px;">CHCTL0_Output</b>//   Channel control register 0 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CH1COMCEN</b> (def=0x0)    //    Channel 1 output compare clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">CH1COMCTL</b> (def=0x0)    //    Channel 1 compare output control
</li>
<li class="content">
[11]<b style="margin: 20px;">CH1COMSEN</b> (def=0x0)    //    Channel 1 output compare shadow enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CH1COMFEN</b> (def=0x0)    //    Channel 1 output compare fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH1MS</b> (def=0x0)    //    Channel 1 mode selection
</li>
<li class="content">
[7]<b style="margin: 20px;">CH0COMCEN</b> (def=0x0)    //    Channel 0 output compare clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">CH0COMCTL</b> (def=0x0)    //     Channel 0 compare output control
</li>
<li class="content">
[3]<b style="margin: 20px;">CH0COMSEN</b> (def=0x0)    //    Channel 0 compare output shadow enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CH0COMFEN</b> (def=0x0)    //    Channel 0 output compare fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CH0MS</b> (def=0x0)    //    Channel 0 I/O mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000818<b style="margin: 20px;">CHCTL0_Input</b>//   Channel control register 0 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">CH1CAPFLT</b> (def=0x0)    //    Channel 1 input capture filter control
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CH1CAPPSC</b> (def=0x0)    //    Channel 1 input capture prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH1MS</b> (def=0x0)    //    Channel 1 mode selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">CH0CAPFLT</b> (def=0x0)    //    Channel 0 input capture filter control
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CH0CAPPSC</b> (def=0x0)    //    Channel 0 input capture prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CH0MS</b> (def=0x0)    //    Channel 0 mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000081C<b style="margin: 20px;">CHCTL1_Output</b>//   Channel control register 1 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CH3COMCEN</b> (def=0x0)    //    Channel 3 output compare clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">CH3COMCTL</b> (def=0x0)    //    Channel 3 compare output control
</li>
<li class="content">
[11]<b style="margin: 20px;">CH3COMSEN</b> (def=0x0)    //    Channel 3 output compare shadow enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CH3COMFEN</b> (def=0x0)    //    Channel 3 output compare fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH3MS</b> (def=0x0)    //    Channel 3 mode selection
</li>
<li class="content">
[7]<b style="margin: 20px;">CH2COMCEN</b> (def=0x0)    //    Channel 2 output compare clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">CH2COMCTL</b> (def=0x0)    //    Channel 2 compare output control
</li>
<li class="content">
[3]<b style="margin: 20px;">CH2COMSEN</b> (def=0x0)    //    Channel 2 compare output shadow enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2COMFEN</b> (def=0x0)    //    Channel 2 output compare fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CH2MS</b> (def=0x0)    //    Channel 2 I/O mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000081C<b style="margin: 20px;">CHCTL1_Input</b>//   Channel control register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">CH3CAPFLT</b> (def=0x0)    //    Channel 3 input capture filter control
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CH3CAPPSC</b> (def=0x0)    //    Channel 3 input capture prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH3MS</b> (def=0x0)    //    Channel 3 mode selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">CH2CAPFLT</b> (def=0x0)    //    Channel 2 input capture filter control
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CH2CAPPSC</b> (def=0x0)    //    Channel 2 input capture prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CH2MS</b> (def=0x0)    //    Channel 2 mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000820<b style="margin: 20px;">CHCTL2</b>//   Channel control register 2</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CH3P</b> (def=0x0)    //    Channel 3 capture/compare function polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CH3EN</b> (def=0x0)    //    Channel 3 capture/compare function enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CH2P</b> (def=0x0)    //    Channel 2 capture/compare function polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CH2EN</b> (def=0x0)    //    Channel 2 capture/compare function enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CH1P</b> (def=0x0)    //    Channel 1 capture/compare function polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CH1EN</b> (def=0x0)    //    Channel 1 capture/compare function enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CH0P</b> (def=0x0)    //    Channel 0 capture/compare function polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CH0EN</b> (def=0x0)    //    Channel 0 capture/compare function enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000824<b style="margin: 20px;">CNT</b>//   Counter register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000828<b style="margin: 20px;">PSC</b>//   Prescaler register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value of the counter clock
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000082C<b style="margin: 20px;">CAR</b>//   Counter auto reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CARL</b> (def=0x0)    //    Counter auto reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000834<b style="margin: 20px;">CH0CV</b>//   Channel 0 capture/compare value register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH0VAL</b> (def=0x0)    //    Capture or compare value of channel 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000838<b style="margin: 20px;">CH1CV</b>//   Channel 1 capture/compare value register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH1VAL</b> (def=0x0)    //    Capture or compare value of channel1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000083C<b style="margin: 20px;">CH2CV</b>//   Channel 2 capture/compare value register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH2VAL</b> (def=0x0)    //    Capture or compare value of channel 2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000840<b style="margin: 20px;">CH3CV</b>//   Channel 3 capture/compare value register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH3VAL</b> (def=0x0)    //    Capture or compare value of channel 3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000848<b style="margin: 20px;">DMACFG</b>//   DMA configuration register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DMATC</b> (def=0x0)    //    DMA transfer count
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DMATA</b> (def=0x0)    //    DMA transfer access start address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000084C<b style="margin: 20px;">DMATB</b>//   DMA transfer buffer register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMATB</b> (def=0x0)    //    DMA transfer buffer
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[49]  <b>TIMER3</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C00<b style="margin: 20px;">TIMER4</b>// </summary>
<ul>
<li class="content"><details><summary>0x40000C00<b style="margin: 20px;">CTL0</b>//   control register 0</summary>
<ul>
<li class="content">
[8:9]<b style="margin: 20px;">CKDIV</b> (def=0x0)    //    Clock division
</li>
<li class="content">
[7]<b style="margin: 20px;">ARSE</b> (def=0x0)    //    Auto-reload shadow enable
</li>
<li class="content">
[5:6]<b style="margin: 20px;">CAM</b> (def=0x0)    //    Counter aligns mode selection
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    Direction
</li>
<li class="content">
[3]<b style="margin: 20px;">SPM</b> (def=0x0)    //    Single pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">UPS</b> (def=0x0)    //    Update source
</li>
<li class="content">
[1]<b style="margin: 20px;">UPDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C04<b style="margin: 20px;">CTL1</b>//   control register 1</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TI0S</b> (def=0x0)    //    Channel 0 trigger input selection
</li>
<li class="content">
[4:6]<b style="margin: 20px;">MMC</b> (def=0x0)    //    Master mode control
</li>
<li class="content">
[3]<b style="margin: 20px;">DMAS</b> (def=0x0)    //    DMA request source selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C08<b style="margin: 20px;">SMCFG</b>//   slave mode control register</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    External trigger polarity
</li>
<li class="content">
[14]<b style="margin: 20px;">SMC1</b> (def=0x0)    //    Part of SMC for enable External clock mode1
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPSC</b> (def=0x0)    //    External trigger prescaler
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETFC</b> (def=0x0)    //    External trigger filter control
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    Master-slave mode
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TRGS</b> (def=0x0)    //    Trigger selection
</li>
<li class="content">
[0:2]<b style="margin: 20px;">SMC</b> (def=0x0)    //    Slave mode control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C0C<b style="margin: 20px;">DMAINTEN</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">TRGDEN</b> (def=0x0)    //    Trigger DMA request enable
</li>
<li class="content">
[12]<b style="margin: 20px;">CH3DEN</b> (def=0x0)    //    Channel 3 capture/compare DMA request enable
</li>
<li class="content">
[11]<b style="margin: 20px;">CH2DEN</b> (def=0x0)    //    Channel 2 capture/compare DMA request enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CH1DEN</b> (def=0x0)    //    Channel 1 capture/compare DMA request enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CH0DEN</b> (def=0x0)    //    Channel 0 capture/compare DMA request enable
</li>
<li class="content">
[8]<b style="margin: 20px;">UPDEN</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TRGIE</b> (def=0x0)    //    Trigger interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">CH3IE</b> (def=0x0)    //    Channel 3 capture/compare interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CH2IE</b> (def=0x0)    //    Channel 2 capture/compare interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CH1IE</b> (def=0x0)    //    Channel 1 capture/compare interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CH0IE</b> (def=0x0)    //    Channel 0 capture/compare interrupt enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UPIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C10<b style="margin: 20px;">INTF</b>//   interrupt flag register</summary>
<ul>
<li class="content">
[12]<b style="margin: 20px;">CH3OF</b> (def=0x0)    //    Channel 3 over capture flag
</li>
<li class="content">
[11]<b style="margin: 20px;">CH2OF</b> (def=0x0)    //    Channel 2 over capture flag
</li>
<li class="content">
[10]<b style="margin: 20px;">CH1OF</b> (def=0x0)    //    Channel 1 over capture flag
</li>
<li class="content">
[9]<b style="margin: 20px;">CH0OF</b> (def=0x0)    //    Channel 0 over capture flag
</li>
<li class="content">
[6]<b style="margin: 20px;">TRGIF</b> (def=0x0)    //    Trigger interrupt flag
</li>
<li class="content">
[4]<b style="margin: 20px;">CH3IF</b> (def=0x0)    //    Channel 3 capture/compare interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CH2IF</b> (def=0x0)    //    Channel 2 capture/compare interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CH1IF</b> (def=0x0)    //    Channel 1 capture/compare interrupt flag
</li>
<li class="content">
[1]<b style="margin: 20px;">CH0IF</b> (def=0x0)    //    Channel 0 capture/compare interrupt flag
</li>
<li class="content">
[0]<b style="margin: 20px;">UPIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C14<b style="margin: 20px;">SWEVG</b>//   event generation register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">TRGG</b> (def=0x0)    //    Trigger event generation
</li>
<li class="content">
[4]<b style="margin: 20px;">CH3G</b> (def=0x0)    //    Channel 3 capture or compare event generation
</li>
<li class="content">
[3]<b style="margin: 20px;">CH2G</b> (def=0x0)    //    Channel 2 capture or compare event generation
</li>
<li class="content">
[2]<b style="margin: 20px;">CH1G</b> (def=0x0)    //    Channel 1 capture or compare event generation
</li>
<li class="content">
[1]<b style="margin: 20px;">CH0G</b> (def=0x0)    //    Channel 0 capture or compare event generation
</li>
<li class="content">
[0]<b style="margin: 20px;">UPG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C18<b style="margin: 20px;">CHCTL0_Output</b>//   Channel control register 0 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CH1COMCEN</b> (def=0x0)    //    Channel 1 output compare clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">CH1COMCTL</b> (def=0x0)    //    Channel 1 compare output control
</li>
<li class="content">
[11]<b style="margin: 20px;">CH1COMSEN</b> (def=0x0)    //    Channel 1 output compare shadow enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CH1COMFEN</b> (def=0x0)    //    Channel 1 output compare fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH1MS</b> (def=0x0)    //    Channel 1 mode selection
</li>
<li class="content">
[7]<b style="margin: 20px;">CH0COMCEN</b> (def=0x0)    //    Channel 0 output compare clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">CH0COMCTL</b> (def=0x0)    //     Channel 0 compare output control
</li>
<li class="content">
[3]<b style="margin: 20px;">CH0COMSEN</b> (def=0x0)    //    Channel 0 compare output shadow enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CH0COMFEN</b> (def=0x0)    //    Channel 0 output compare fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CH0MS</b> (def=0x0)    //    Channel 0 I/O mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C18<b style="margin: 20px;">CHCTL0_Input</b>//   Channel control register 0 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">CH1CAPFLT</b> (def=0x0)    //    Channel 1 input capture filter control
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CH1CAPPSC</b> (def=0x0)    //    Channel 1 input capture prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH1MS</b> (def=0x0)    //    Channel 1 mode selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">CH0CAPFLT</b> (def=0x0)    //    Channel 0 input capture filter control
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CH0CAPPSC</b> (def=0x0)    //    Channel 0 input capture prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CH0MS</b> (def=0x0)    //    Channel 0 mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C1C<b style="margin: 20px;">CHCTL1_Output</b>//   Channel control register 1 (output mode)</summary>
<ul>
<li class="content">
[15]<b style="margin: 20px;">CH3COMCEN</b> (def=0x0)    //    Channel 3 output compare clear enable
</li>
<li class="content">
[12:14]<b style="margin: 20px;">CH3COMCTL</b> (def=0x0)    //    Channel 3 compare output control
</li>
<li class="content">
[11]<b style="margin: 20px;">CH3COMSEN</b> (def=0x0)    //    Channel 3 output compare shadow enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CH3COMFEN</b> (def=0x0)    //    Channel 3 output compare fast enable
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH3MS</b> (def=0x0)    //    Channel 3 mode selection
</li>
<li class="content">
[7]<b style="margin: 20px;">CH2COMCEN</b> (def=0x0)    //    Channel 2 output compare clear enable
</li>
<li class="content">
[4:6]<b style="margin: 20px;">CH2COMCTL</b> (def=0x0)    //    Channel 2 compare output control
</li>
<li class="content">
[3]<b style="margin: 20px;">CH2COMSEN</b> (def=0x0)    //    Channel 2 compare output shadow enable
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2COMFEN</b> (def=0x0)    //    Channel 2 output compare fast enable
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CH2MS</b> (def=0x0)    //    Channel 2 I/O mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C1C<b style="margin: 20px;">CHCTL1_Input</b>//   Channel control register 1 (input mode)</summary>
<ul>
<li class="content">
[12:15]<b style="margin: 20px;">CH3CAPFLT</b> (def=0x0)    //    Channel 3 input capture filter control
</li>
<li class="content">
[10:11]<b style="margin: 20px;">CH3CAPPSC</b> (def=0x0)    //    Channel 3 input capture prescaler
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CH3MS</b> (def=0x0)    //    Channel 3 mode selection
</li>
<li class="content">
[4:7]<b style="margin: 20px;">CH2CAPFLT</b> (def=0x0)    //    Channel 2 input capture filter control
</li>
<li class="content">
[2:3]<b style="margin: 20px;">CH2CAPPSC</b> (def=0x0)    //    Channel 2 input capture prescaler
</li>
<li class="content">
[0:1]<b style="margin: 20px;">CH2MS</b> (def=0x0)    //    Channel 2 mode selection
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C20<b style="margin: 20px;">CHCTL2</b>//   Channel control register 2</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">CH3P</b> (def=0x0)    //    Channel 3 capture/compare function polarity
</li>
<li class="content">
[12]<b style="margin: 20px;">CH3EN</b> (def=0x0)    //    Channel 3 capture/compare function enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CH2P</b> (def=0x0)    //    Channel 2 capture/compare function polarity
</li>
<li class="content">
[8]<b style="margin: 20px;">CH2EN</b> (def=0x0)    //    Channel 2 capture/compare function enable
</li>
<li class="content">
[5]<b style="margin: 20px;">CH1P</b> (def=0x0)    //    Channel 1 capture/compare function polarity
</li>
<li class="content">
[4]<b style="margin: 20px;">CH1EN</b> (def=0x0)    //    Channel 1 capture/compare function enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CH0P</b> (def=0x0)    //    Channel 0 capture/compare function polarity
</li>
<li class="content">
[0]<b style="margin: 20px;">CH0EN</b> (def=0x0)    //    Channel 0 capture/compare function enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C24<b style="margin: 20px;">CNT</b>//   Counter register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C28<b style="margin: 20px;">PSC</b>//   Prescaler register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value of the counter clock
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C2C<b style="margin: 20px;">CAR</b>//   Counter auto reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CARL</b> (def=0x0)    //    Counter auto reload value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C34<b style="margin: 20px;">CH0CV</b>//   Channel 0 capture/compare value register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH0VAL</b> (def=0x0)    //    Capture or compare value of channel 0
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C38<b style="margin: 20px;">CH1CV</b>//   Channel 1 capture/compare value register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH1VAL</b> (def=0x0)    //    Capture or compare value of channel1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C3C<b style="margin: 20px;">CH2CV</b>//   Channel 2 capture/compare value register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH2VAL</b> (def=0x0)    //    Capture or compare value of channel 2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C40<b style="margin: 20px;">CH3CV</b>//   Channel 3 capture/compare value register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CH3VAL</b> (def=0x0)    //    Capture or compare value of channel 3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C48<b style="margin: 20px;">DMACFG</b>//   DMA configuration register</summary>
<ul>
<li class="content">
[8:12]<b style="margin: 20px;">DMATC</b> (def=0x0)    //    DMA transfer count
</li>
<li class="content">
[0:4]<b style="margin: 20px;">DMATA</b> (def=0x0)    //    DMA transfer access start address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000C4C<b style="margin: 20px;">DMATB</b>//   DMA transfer buffer register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DMATB</b> (def=0x0)    //    DMA transfer buffer
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[69]  <b>TIMER4</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40001000<b style="margin: 20px;">TIMER5</b>// Basic-timers</summary>
<ul>
<li class="content"><details><summary>0x40001000<b style="margin: 20px;">CTL0</b>//   control register 0</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">ARSE</b> (def=0x0)    //    Auto-reload shadow enable
</li>
<li class="content">
[3]<b style="margin: 20px;">SPM</b> (def=0x0)    //    Single pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">UPS</b> (def=0x0)    //    Update source
</li>
<li class="content">
[1]<b style="margin: 20px;">UPDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001004<b style="margin: 20px;">CTL1</b>//   control register 1</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMC</b> (def=0x0)    //    Master mode control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000100C<b style="margin: 20px;">DMAINTEN</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[8]<b style="margin: 20px;">UPDEN</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UPIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001010<b style="margin: 20px;">INTF</b>//   Interrupt flag register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UPIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001014<b style="margin: 20px;">SWEVG</b>//   event generation register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UPG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001024<b style="margin: 20px;">CNT</b>//   Counter register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    Low counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001028<b style="margin: 20px;">PSC</b>//   Prescaler register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value of the counter clock
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000102C<b style="margin: 20px;">CAR</b>//   Counter auto reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CARL</b> (def=0x0)    //    Counter auto reload value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[73]  <b>TIMER5</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40001400<b style="margin: 20px;">TIMER6</b>// </summary>
<ul>
<li class="content"><details><summary>0x40001400<b style="margin: 20px;">CTL0</b>//   control register 0</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">ARSE</b> (def=0x0)    //    Auto-reload shadow enable
</li>
<li class="content">
[3]<b style="margin: 20px;">SPM</b> (def=0x0)    //    Single pulse mode
</li>
<li class="content">
[2]<b style="margin: 20px;">UPS</b> (def=0x0)    //    Update source
</li>
<li class="content">
[1]<b style="margin: 20px;">UPDIS</b> (def=0x0)    //    Update disable
</li>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Counter enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001404<b style="margin: 20px;">CTL1</b>//   control register 1</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMC</b> (def=0x0)    //    Master mode control
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000140C<b style="margin: 20px;">DMAINTEN</b>//   DMA/Interrupt enable register</summary>
<ul>
<li class="content">
[8]<b style="margin: 20px;">UPDEN</b> (def=0x0)    //    Update DMA request enable
</li>
<li class="content">
[0]<b style="margin: 20px;">UPIE</b> (def=0x0)    //    Update interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001410<b style="margin: 20px;">INTF</b>//   Interrupt flag register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UPIF</b> (def=0x0)    //    Update interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001414<b style="margin: 20px;">SWEVG</b>//   event generation register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UPG</b> (def=0x0)    //    Update generation
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001424<b style="margin: 20px;">CNT</b>//   Counter register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    Low counter value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001428<b style="margin: 20px;">PSC</b>//   Prescaler register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value of the counter clock
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000142C<b style="margin: 20px;">CAR</b>//   Counter auto reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CARL</b> (def=0x0)    //    Counter auto reload value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[74]  <b>TIMER6</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40013800<b style="margin: 20px;">USART0</b>// Universal synchronous asynchronous receiver transmitter</summary>
<ul>
<li class="content"><details><summary>0x40013800<b style="margin: 20px;">STAT</b>//   Status register </summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CTSF</b> (def=0x0)    //    CTS change flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LBDF</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TBE</b> (def=0x1)    //    Transmit data buffer empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RBNE</b> (def=0x0)    //    Read data buffer not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEF</b> (def=0x0)    //    IDLE frame detected flag
</li>
<li class="content">
[3]<b style="margin: 20px;">ORERR</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NERR</b> (def=0x0)    //    Noise error flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FERR</b> (def=0x0)    //    Frame error flag
</li>
<li class="content">
[0]<b style="margin: 20px;">PERR</b> (def=0x0)    //    Parity error flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013804<b style="margin: 20px;">DATA</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Transmit or read data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013808<b style="margin: 20px;">BAUD</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">INTDIV</b> (def=0x0)    //    Integer part of baud-rate divider
</li>
<li class="content">
[0:3]<b style="margin: 20px;">FRADIV</b> (def=0x0)    //    Fraction part of baud-rate divider
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001380C<b style="margin: 20px;">CTL0</b>//   Control register 0</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">UEN</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">WL</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WM</b> (def=0x0)    //    Wakeup method in mute mode
</li>
<li class="content">
[10]<b style="margin: 20px;">PCEN</b> (def=0x0)    //    Parity check function enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PM</b> (def=0x0)    //    Parity mode
</li>
<li class="content">
[8]<b style="margin: 20px;">PERRIE</b> (def=0x0)    //    Parity error interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TBEIE</b> (def=0x0)    //    Transmitter buffer empty interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RBNEIE</b> (def=0x0)    //    Read data buffer not empty interrupt and overrun error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE line detected interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEN</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">REN</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup from mute mode
</li>
<li class="content">
[0]<b style="margin: 20px;">SBKCMD</b> (def=0x0)    //    Send break command
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013810<b style="margin: 20px;">CTL1</b>//   Control register 1</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LMEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STB</b> (def=0x0)    //    STOP bits length
</li>
<li class="content">
[11]<b style="margin: 20px;">CKEN</b> (def=0x0)    //    CK pin enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CPL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CPH</b> (def=0x0)    //    Clock phase
</li>
<li class="content">
[8]<b style="margin: 20px;">CLEN</b> (def=0x0)    //    CK Length
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBLEN</b> (def=0x0)    //    LIN break frame length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    Address of the USART
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013814<b style="margin: 20px;">CTL2</b>//   Control register 2</summary>
<ul>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSEN</b> (def=0x0)    //    CTS enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSEN</b> (def=0x0)    //    RTS enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DENT</b> (def=0x0)    //    DMA request enable for transmission
</li>
<li class="content">
[6]<b style="margin: 20px;">DENR</b> (def=0x0)    //    DMA request enable for reception
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NKEN</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content">
[3]<b style="margin: 20px;">HDEN</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013818<b style="margin: 20px;">GP</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">GUAT</b> (def=0x0)    //    Guard time value in Smartcard mode
</li>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[56]  <b>USART0</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40004400<b style="margin: 20px;">USART1</b>// </summary>
<ul>
<li class="content"><details><summary>0x40004400<b style="margin: 20px;">STAT</b>//   Status register </summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CTSF</b> (def=0x0)    //    CTS change flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LBDF</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TBE</b> (def=0x1)    //    Transmit data buffer empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RBNE</b> (def=0x0)    //    Read data buffer not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEF</b> (def=0x0)    //    IDLE frame detected flag
</li>
<li class="content">
[3]<b style="margin: 20px;">ORERR</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NERR</b> (def=0x0)    //    Noise error flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FERR</b> (def=0x0)    //    Frame error flag
</li>
<li class="content">
[0]<b style="margin: 20px;">PERR</b> (def=0x0)    //    Parity error flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004404<b style="margin: 20px;">DATA</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Transmit or read data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004408<b style="margin: 20px;">BAUD</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">INTDIV</b> (def=0x0)    //    Integer part of baud-rate divider
</li>
<li class="content">
[0:3]<b style="margin: 20px;">FRADIV</b> (def=0x0)    //    Fraction part of baud-rate divider
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000440C<b style="margin: 20px;">CTL0</b>//   Control register 0</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">UEN</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">WL</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WM</b> (def=0x0)    //    Wakeup method in mute mode
</li>
<li class="content">
[10]<b style="margin: 20px;">PCEN</b> (def=0x0)    //    Parity check function enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PM</b> (def=0x0)    //    Parity mode
</li>
<li class="content">
[8]<b style="margin: 20px;">PERRIE</b> (def=0x0)    //    Parity error interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TBEIE</b> (def=0x0)    //    Transmitter buffer empty interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RBNEIE</b> (def=0x0)    //    Read data buffer not empty interrupt and overrun error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE line detected interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEN</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">REN</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup from mute mode
</li>
<li class="content">
[0]<b style="margin: 20px;">SBKCMD</b> (def=0x0)    //    Send break command
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004410<b style="margin: 20px;">CTL1</b>//   Control register 1</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LMEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STB</b> (def=0x0)    //    STOP bits length
</li>
<li class="content">
[11]<b style="margin: 20px;">CKEN</b> (def=0x0)    //    CK pin enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CPL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CPH</b> (def=0x0)    //    Clock phase
</li>
<li class="content">
[8]<b style="margin: 20px;">CLEN</b> (def=0x0)    //    CK Length
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBLEN</b> (def=0x0)    //    LIN break frame length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    Address of the USART
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004414<b style="margin: 20px;">CTL2</b>//   Control register 2</summary>
<ul>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSEN</b> (def=0x0)    //    CTS enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSEN</b> (def=0x0)    //    RTS enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DENT</b> (def=0x0)    //    DMA request enable for transmission
</li>
<li class="content">
[6]<b style="margin: 20px;">DENR</b> (def=0x0)    //    DMA request enable for reception
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NKEN</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content">
[3]<b style="margin: 20px;">HDEN</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004418<b style="margin: 20px;">GP</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">GUAT</b> (def=0x0)    //    Guard time value in Smartcard mode
</li>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[57]  <b>USART1</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40004800<b style="margin: 20px;">USART2</b>// </summary>
<ul>
<li class="content"><details><summary>0x40004800<b style="margin: 20px;">STAT</b>//   Status register </summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">CTSF</b> (def=0x0)    //    CTS change flag
</li>
<li class="content">
[8]<b style="margin: 20px;">LBDF</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TBE</b> (def=0x1)    //    Transmit data buffer empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RBNE</b> (def=0x0)    //    Read data buffer not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEF</b> (def=0x0)    //    IDLE frame detected flag
</li>
<li class="content">
[3]<b style="margin: 20px;">ORERR</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NERR</b> (def=0x0)    //    Noise error flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FERR</b> (def=0x0)    //    Frame error flag
</li>
<li class="content">
[0]<b style="margin: 20px;">PERR</b> (def=0x0)    //    Parity error flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004804<b style="margin: 20px;">DATA</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Transmit or read data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004808<b style="margin: 20px;">BAUD</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">INTDIV</b> (def=0x0)    //    Integer part of baud-rate divider
</li>
<li class="content">
[0:3]<b style="margin: 20px;">FRADIV</b> (def=0x0)    //    Fraction part of baud-rate divider
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000480C<b style="margin: 20px;">CTL0</b>//   Control register 0</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">UEN</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">WL</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WM</b> (def=0x0)    //    Wakeup method in mute mode
</li>
<li class="content">
[10]<b style="margin: 20px;">PCEN</b> (def=0x0)    //    Parity check function enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PM</b> (def=0x0)    //    Parity mode
</li>
<li class="content">
[8]<b style="margin: 20px;">PERRIE</b> (def=0x0)    //    Parity error interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TBEIE</b> (def=0x0)    //    Transmitter buffer empty interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RBNEIE</b> (def=0x0)    //    Read data buffer not empty interrupt and overrun error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE line detected interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEN</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">REN</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup from mute mode
</li>
<li class="content">
[0]<b style="margin: 20px;">SBKCMD</b> (def=0x0)    //    Send break command
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004810<b style="margin: 20px;">CTL1</b>//   Control register 1</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LMEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STB</b> (def=0x0)    //    STOP bits length
</li>
<li class="content">
[11]<b style="margin: 20px;">CKEN</b> (def=0x0)    //    CK pin enable
</li>
<li class="content">
[10]<b style="margin: 20px;">CPL</b> (def=0x0)    //    Clock polarity
</li>
<li class="content">
[9]<b style="margin: 20px;">CPH</b> (def=0x0)    //    Clock phase
</li>
<li class="content">
[8]<b style="margin: 20px;">CLEN</b> (def=0x0)    //    CK Length
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBLEN</b> (def=0x0)    //    LIN break frame length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    Address of the USART
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004814<b style="margin: 20px;">CTL2</b>//   Control register 2</summary>
<ul>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTS interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSEN</b> (def=0x0)    //    CTS enable
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSEN</b> (def=0x0)    //    RTS enable
</li>
<li class="content">
[7]<b style="margin: 20px;">DENT</b> (def=0x0)    //    DMA request enable for transmission
</li>
<li class="content">
[6]<b style="margin: 20px;">DENR</b> (def=0x0)    //    DMA request enable for reception
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    Smartcard mode enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NKEN</b> (def=0x0)    //    Smartcard NACK enable
</li>
<li class="content">
[3]<b style="margin: 20px;">HDEN</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004818<b style="margin: 20px;">GP</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[8:15]<b style="margin: 20px;">GUAT</b> (def=0x0)    //    Guard time value in Smartcard mode
</li>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[58]  <b>USART2</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C00<b style="margin: 20px;">UART3</b>// Universal asynchronous receiver transmitter</summary>
<ul>
<li class="content"><details><summary>0x40004C00<b style="margin: 20px;">STAT</b>//   Status register </summary>
<ul>
<li class="content">
[8]<b style="margin: 20px;">LBDF</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TBE</b> (def=0x1)    //    Transmit data buffer empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RBNE</b> (def=0x0)    //    Read data buffer not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEF</b> (def=0x0)    //    IDLE frame detected flag
</li>
<li class="content">
[3]<b style="margin: 20px;">ORERR</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NERR</b> (def=0x0)    //    Noise error flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FERR</b> (def=0x0)    //    Frame error flag
</li>
<li class="content">
[0]<b style="margin: 20px;">PERR</b> (def=0x0)    //    Parity error flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C04<b style="margin: 20px;">DATA</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Transmit or read data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C08<b style="margin: 20px;">BAUD</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">INTDIV</b> (def=0x0)    //    Integer part of baud-rate divider
</li>
<li class="content">
[0:3]<b style="margin: 20px;">FRADIV</b> (def=0x0)    //    Fraction part of baud-rate divider
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C0C<b style="margin: 20px;">CTL0</b>//   Control register 0</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">UEN</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">WL</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WM</b> (def=0x0)    //    Wakeup method in mute mode
</li>
<li class="content">
[10]<b style="margin: 20px;">PCEN</b> (def=0x0)    //    Parity check function enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PM</b> (def=0x0)    //    Parity mode
</li>
<li class="content">
[8]<b style="margin: 20px;">PERRIE</b> (def=0x0)    //    Parity error interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TBEIE</b> (def=0x0)    //    Transmitter buffer empty interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RBNEIE</b> (def=0x0)    //    Read data buffer not empty interrupt and overrun error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE line detected interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEN</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">REN</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup from mute mode
</li>
<li class="content">
[0]<b style="margin: 20px;">SBKCMD</b> (def=0x0)    //    Send break command
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C10<b style="margin: 20px;">CTL1</b>//   Control register 1</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LMEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STB</b> (def=0x0)    //    STOP bits length
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBLEN</b> (def=0x0)    //    LIN break frame length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    Address of the USART
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C14<b style="margin: 20px;">CTL2</b>//   Control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">DENT</b> (def=0x0)    //    DMA request enable for transmission
</li>
<li class="content">
[6]<b style="margin: 20px;">DENR</b> (def=0x0)    //    DMA request enable for reception
</li>
<li class="content">
[3]<b style="margin: 20px;">HDEN</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004C18<b style="margin: 20px;">GP</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[71]  <b>UART3</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x40005000<b style="margin: 20px;">UART4</b>// </summary>
<ul>
<li class="content"><details><summary>0x40005000<b style="margin: 20px;">STAT</b>//   Status register </summary>
<ul>
<li class="content">
[8]<b style="margin: 20px;">LBDF</b> (def=0x0)    //    LIN break detection flag
</li>
<li class="content">
[7]<b style="margin: 20px;">TBE</b> (def=0x1)    //    Transmit data buffer empty
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    Transmission complete
</li>
<li class="content">
[5]<b style="margin: 20px;">RBNE</b> (def=0x0)    //    Read data buffer not empty
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEF</b> (def=0x0)    //    IDLE frame detected flag
</li>
<li class="content">
[3]<b style="margin: 20px;">ORERR</b> (def=0x0)    //    Overrun error
</li>
<li class="content">
[2]<b style="margin: 20px;">NERR</b> (def=0x0)    //    Noise error flag
</li>
<li class="content">
[1]<b style="margin: 20px;">FERR</b> (def=0x0)    //    Frame error flag
</li>
<li class="content">
[0]<b style="margin: 20px;">PERR</b> (def=0x0)    //    Parity error flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005004<b style="margin: 20px;">DATA</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DATA</b> (def=0x0)    //    Transmit or read data value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005008<b style="margin: 20px;">BAUD</b>//   Baud rate register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">INTDIV</b> (def=0x0)    //    Integer part of baud-rate divider
</li>
<li class="content">
[0:3]<b style="margin: 20px;">FRADIV</b> (def=0x0)    //    Fraction part of baud-rate divider
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000500C<b style="margin: 20px;">CTL0</b>//   Control register 0</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">UEN</b> (def=0x0)    //    USART enable
</li>
<li class="content">
[12]<b style="margin: 20px;">WL</b> (def=0x0)    //    Word length
</li>
<li class="content">
[11]<b style="margin: 20px;">WM</b> (def=0x0)    //    Wakeup method in mute mode
</li>
<li class="content">
[10]<b style="margin: 20px;">PCEN</b> (def=0x0)    //    Parity check function enable
</li>
<li class="content">
[9]<b style="margin: 20px;">PM</b> (def=0x0)    //    Parity mode
</li>
<li class="content">
[8]<b style="margin: 20px;">PERRIE</b> (def=0x0)    //    Parity error interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TBEIE</b> (def=0x0)    //    Transmitter buffer empty interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    Transmission complete interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">RBNEIE</b> (def=0x0)    //    Read data buffer not empty interrupt and overrun error interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLE line detected interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">TEN</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content">
[2]<b style="margin: 20px;">REN</b> (def=0x0)    //    Receiver enable
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    Receiver wakeup from mute mode
</li>
<li class="content">
[0]<b style="margin: 20px;">SBKCMD</b> (def=0x0)    //    Send break command
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005010<b style="margin: 20px;">CTL1</b>//   Control register 1</summary>
<ul>
<li class="content">
[14]<b style="margin: 20px;">LMEN</b> (def=0x0)    //    LIN mode enable
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STB</b> (def=0x0)    //    STOP bits length
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LIN break detection interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">LBLEN</b> (def=0x0)    //    LIN break frame length
</li>
<li class="content">
[0:3]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    Address of the USART
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005014<b style="margin: 20px;">CTL2</b>//   Control register 2</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">DENT</b> (def=0x0)    //    DMA request enable for transmission
</li>
<li class="content">
[6]<b style="margin: 20px;">DENR</b> (def=0x0)    //    DMA request enable for reception
</li>
<li class="content">
[3]<b style="margin: 20px;">HDEN</b> (def=0x0)    //    Half-duplex selection
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IrDA low-power
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IrDA mode enable
</li>
<li class="content">
[0]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    Error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005018<b style="margin: 20px;">GP</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[72]  <b>UART4</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x50000000<b style="margin: 20px;">USBFS_GLOBAL</b>// USB full speed global registers</summary>
<ul>
<li class="content"><details><summary>0x50000000<b style="margin: 20px;">GOTGCS</b>//   Global OTG control and status register (USBFS_GOTGCS)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SRPS</b> (def=0x0)    //    SRP success
</li>
<li class="content">
[1]<b style="margin: 20px;">SRPREQ</b> (def=0x0)    //    SRP request
</li>
<li class="content">
[8]<b style="margin: 20px;">HNPS</b> (def=0x0)    //    Host success
</li>
<li class="content">
[9]<b style="margin: 20px;">HNPREQ</b> (def=0x0)    //    HNP request
</li>
<li class="content">
[10]<b style="margin: 20px;">HHNPEN</b> (def=0x0)    //    Host HNP enable
</li>
<li class="content">
[11]<b style="margin: 20px;">DHNPEN</b> (def=0x1)    //    Device HNP enabled
</li>
<li class="content">
[16]<b style="margin: 20px;">IDPS</b> (def=0x0)    //    ID pin status
</li>
<li class="content">
[17]<b style="margin: 20px;">DI</b> (def=0x0)    //    Debounce interval
</li>
<li class="content">
[18]<b style="margin: 20px;">ASV</b> (def=0x0)    //    A-session valid
</li>
<li class="content">
[19]<b style="margin: 20px;">BSV</b> (def=0x0)    //    B-session valid
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000004<b style="margin: 20px;">GOTGINTF</b>//   Global OTG interrupt flag register (USBFS_GOTGINTF)</summary>
<ul>
<li class="content">
[2]<b style="margin: 20px;">SESEND</b> (def=0x0)    //    Session end 
</li>
<li class="content">
[8]<b style="margin: 20px;">SRPEND</b> (def=0x0)    //    Session request success status change
</li>
<li class="content">
[9]<b style="margin: 20px;">HNPEND</b> (def=0x0)    //    HNP end
</li>
<li class="content">
[17]<b style="margin: 20px;">HNPDET</b> (def=0x0)    //    Host negotiation request detected
</li>
<li class="content">
[18]<b style="margin: 20px;">ADTO</b> (def=0x0)    //    A-device timeout
</li>
<li class="content">
[19]<b style="margin: 20px;">DF</b> (def=0x0)    //    Debounce finish
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000008<b style="margin: 20px;">GAHBCS</b>//   Global AHB control and status register (USBFS_GAHBCS)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">GINTEN</b> (def=0x0)    //    Global interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">TXFTH</b> (def=0x0)    //    Tx FIFO threshold
</li>
<li class="content">
[8]<b style="margin: 20px;">PTXFTH</b> (def=0x0)    //    Periodic Tx FIFO threshold
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000000C<b style="margin: 20px;">GUSBCS</b>//   Global USB control and status register (USBFS_GUSBCSR)</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">TOC</b> (def=0x0)    //    Timeout calibration
</li>
<li class="content">
[8]<b style="margin: 20px;">SRPCEN</b> (def=0x0)    //    SRP capability enable
</li>
<li class="content">
[9]<b style="margin: 20px;">HNPCEN</b> (def=0x1)    //    HNP capability enable
</li>
<li class="content">
[10:13]<b style="margin: 20px;">UTT</b> (def=0x2)    //    USB turnaround time
</li>
<li class="content">
[29]<b style="margin: 20px;">FHM</b> (def=0x0)    //    Force host mode
</li>
<li class="content">
[30]<b style="margin: 20px;">FDM</b> (def=0x0)    //    Force device mode
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000010<b style="margin: 20px;">GRSTCTL</b>//   Global reset control register (USBFS_GRSTCTL)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CSRST</b> (def=0x0)    //    Core soft reset
</li>
<li class="content">
[1]<b style="margin: 20px;">HCSRST</b> (def=0x0)    //    HCLK soft reset
</li>
<li class="content">
[2]<b style="margin: 20px;">HFCRST</b> (def=0x0)    //    Host frame counter reset
</li>
<li class="content">
[4]<b style="margin: 20px;">RXFF</b> (def=0x0)    //    RxFIFO flush
</li>
<li class="content">
[5]<b style="margin: 20px;">TXFF</b> (def=0x0)    //    TxFIFO flush
</li>
<li class="content">
[6:10]<b style="margin: 20px;">TXFNUM</b> (def=0x0)    //    TxFIFO number
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000014<b style="margin: 20px;">GINTF</b>//   Global interrupt flag register (USBFS_GINTF)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">COPM</b> (def=0x1)    //    Current operation mode
</li>
<li class="content">
[1]<b style="margin: 20px;">MFIF</b> (def=0x0)    //    Mode fault interrupt flag
</li>
<li class="content">
[2]<b style="margin: 20px;">OTGIF</b> (def=0x0)    //    OTG interrupt flag
</li>
<li class="content">
[3]<b style="margin: 20px;">SOF</b> (def=0x0)    //    Start of frame
</li>
<li class="content">
[4]<b style="margin: 20px;">RXFNEIF</b> (def=0x0)    //    RxFIFO non-empty interrupt flag
</li>
<li class="content">
[5]<b style="margin: 20px;">NPTXFEIF</b> (def=0x1)    //    Non-periodic TxFIFO empty interrupt flag
</li>
<li class="content">
[6]<b style="margin: 20px;">GNPINAK</b> (def=0x0)    //    Global Non-Periodic IN NAK effective
</li>
<li class="content">
[7]<b style="margin: 20px;">GONAK</b> (def=0x0)    //    Global OUT NAK effective
</li>
<li class="content">
[10]<b style="margin: 20px;">ESP</b> (def=0x0)    //    Early suspend
</li>
<li class="content">
[11]<b style="margin: 20px;">SP</b> (def=0x0)    //    USB suspend
</li>
<li class="content">
[12]<b style="margin: 20px;">RST</b> (def=0x0)    //    USB reset
</li>
<li class="content">
[13]<b style="margin: 20px;">ENUMF</b> (def=0x0)    //    Enumeration finished
</li>
<li class="content">
[14]<b style="margin: 20px;">ISOOPDIF</b> (def=0x0)    //    Isochronous OUT packet dropped interrupt
</li>
<li class="content">
[15]<b style="margin: 20px;">EOPFIF</b> (def=0x0)    //    End of periodic frame interrupt flag
</li>
<li class="content">
[18]<b style="margin: 20px;">IEPIF</b> (def=0x0)    //    IN endpoint interrupt flag
</li>
<li class="content">
[19]<b style="margin: 20px;">OEPIF</b> (def=0x0)    //    OUT endpoint interrupt flag
</li>
<li class="content">
[20]<b style="margin: 20px;">ISOINCIF</b> (def=0x0)    //    Isochronous IN transfer Not Complete Interrupt Flag
</li>
<li class="content">
[21]<b style="margin: 20px;">PXNCIF_ISOONCIF</b> (def=0x0)    //    periodic transfer not complete interrupt flag(Host mode)/isochronous OUT transfer not
</li>
<li class="content">
[24]<b style="margin: 20px;">HPIF</b> (def=0x0)    //    Host port interrupt flag
</li>
<li class="content">
[25]<b style="margin: 20px;">HCIF</b> (def=0x0)    //    Host channels interrupt flag
</li>
<li class="content">
[26]<b style="margin: 20px;">PTXFEIF</b> (def=0x1)    //    Periodic TxFIFO empty interrupt flag
</li>
<li class="content">
[28]<b style="margin: 20px;">IDPSC</b> (def=0x0)    //    ID pin status change
</li>
<li class="content">
[29]<b style="margin: 20px;">DISCIF</b> (def=0x0)    //    Disconnect interrupt flag
</li>
<li class="content">
[30]<b style="margin: 20px;">SESIF</b> (def=0x0)    //    Session interrupt flag
</li>
<li class="content">
[31]<b style="margin: 20px;">WKUPIF</b> (def=0x0)    //    Wakeup interrupt flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000018<b style="margin: 20px;">GINTEN</b>//   Global interrupt enable register (USBFS_GINTEN)</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">MFIE</b> (def=0x0)    //    Mode fault interrupt enable
</li>
<li class="content">
[2]<b style="margin: 20px;">OTGIE</b> (def=0x0)    //    OTG interrupt enable 
</li>
<li class="content">
[3]<b style="margin: 20px;">SOFIE</b> (def=0x0)    //    Start of frame interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">RXFNEIE</b> (def=0x0)    //    Receive FIFO non-empty interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">NPTXFEIE</b> (def=0x0)    //    Non-periodic TxFIFO empty interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">GNPINAKIE</b> (def=0x0)    //    Global non-periodic IN NAK effective interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">GONAKIE</b> (def=0x0)    //    Global OUT NAK effective interrupt enable
</li>
<li class="content">
[10]<b style="margin: 20px;">ESPIE</b> (def=0x0)    //    Early suspend interrupt enable
</li>
<li class="content">
[11]<b style="margin: 20px;">SPIE</b> (def=0x0)    //    USB suspend interrupt enable
</li>
<li class="content">
[12]<b style="margin: 20px;">RSTIE</b> (def=0x0)    //    USB reset interrupt enable
</li>
<li class="content">
[13]<b style="margin: 20px;">ENUMFIE</b> (def=0x0)    //    Enumeration finish interrupt enable
</li>
<li class="content">
[14]<b style="margin: 20px;">ISOOPDIE</b> (def=0x0)    //    Isochronous OUT packet dropped interrupt enable
</li>
<li class="content">
[15]<b style="margin: 20px;">EOPFIE</b> (def=0x0)    //    End of periodic frame interrupt enable
</li>
<li class="content">
[18]<b style="margin: 20px;">IEPIE</b> (def=0x0)    //    IN endpoints interrupt enable
</li>
<li class="content">
[19]<b style="margin: 20px;">OEPIE</b> (def=0x0)    //    OUT endpoints interrupt enable
</li>
<li class="content">
[20]<b style="margin: 20px;">ISOINCIE</b> (def=0x0)    //    isochronous IN transfer not complete interrupt enable
</li>
<li class="content">
[21]<b style="margin: 20px;">PXNCIE_ISOONCIE</b> (def=0x0)    //    periodic transfer not compelete Interrupt enable(Host mode)/isochronous OUT transfer 
</li>
<li class="content">
[24]<b style="margin: 20px;">HPIE</b> (def=0x0)    //    Host port interrupt enable
</li>
<li class="content">
[25]<b style="margin: 20px;">HCIE</b> (def=0x0)    //    Host channels interrupt enable
</li>
<li class="content">
[26]<b style="margin: 20px;">PTXFEIE</b> (def=0x0)    //    Periodic TxFIFO empty interrupt enable
</li>
<li class="content">
[28]<b style="margin: 20px;">IDPSCIE</b> (def=0x0)    //    ID pin status change interrupt enable
</li>
<li class="content">
[29]<b style="margin: 20px;">DISCIE</b> (def=0x0)    //    Disconnect interrupt enable
</li>
<li class="content">
[30]<b style="margin: 20px;">SESIE</b> (def=0x0)    //    Session interrupt enable
</li>
<li class="content">
[31]<b style="margin: 20px;">WKUPIE</b> (def=0x0)    //    Wakeup interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000001C<b style="margin: 20px;">GRSTATR_Device</b>//   Global Receive status read(Device mode)</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EPNUM</b> (def=0x0)    //    Endpoint number
</li>
<li class="content">
[4:14]<b style="margin: 20px;">BCOUNT</b> (def=0x0)    //    Byte count
</li>
<li class="content">
[15:16]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
<li class="content">
[17:20]<b style="margin: 20px;">RPCKST</b> (def=0x0)    //    Recieve packet status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000001C<b style="margin: 20px;">GRSTATR_Host</b>//   Global Receive status read(Host mode)</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">CNUM</b> (def=0x0)    //    Channel number
</li>
<li class="content">
[4:14]<b style="margin: 20px;">BCOUNT</b> (def=0x0)    //    Byte count
</li>
<li class="content">
[15:16]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
<li class="content">
[17:20]<b style="margin: 20px;">RPCKST</b> (def=0x0)    //    Reivece packet status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000020<b style="margin: 20px;">GRSTATP_Device</b>//   Global Receive status pop(Device mode)</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EPNUM</b> (def=0x0)    //    Endpoint number
</li>
<li class="content">
[4:14]<b style="margin: 20px;">BCOUNT</b> (def=0x0)    //    Byte count
</li>
<li class="content">
[15:16]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
<li class="content">
[17:20]<b style="margin: 20px;">RPCKST</b> (def=0x0)    //    Recieve packet status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000020<b style="margin: 20px;">GRSTATP_Host</b>//   Global Receive status pop(Host mode)</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">CNUM</b> (def=0x0)    //    Channel number
</li>
<li class="content">
[4:14]<b style="margin: 20px;">BCOUNT</b> (def=0x0)    //    Byte count
</li>
<li class="content">
[15:16]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
<li class="content">
[17:20]<b style="margin: 20px;">RPCKST</b> (def=0x0)    //    Reivece packet status
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000024<b style="margin: 20px;">GRFLEN</b>//   Global Receive FIFO size register (USBFS_GRFLEN)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RXFD</b> (def=0x200)    //    Rx FIFO depth
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000028<b style="margin: 20px;">HNPTFLEN</b>//   Host non-periodic transmit FIFO length register (Host mode)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">HNPTXRSAR</b> (def=0x200)    //    host non-periodic transmit Tx RAM start address
</li>
<li class="content">
[16:31]<b style="margin: 20px;">HNPTXFD</b> (def=0x200)    //    host non-periodic TxFIFO depth
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000028<b style="margin: 20px;">DIEP0TFLEN</b>//   Device IN endpoint 0 transmit FIFO length (Device mode)</summary>
<ul>
<li class="content">
[16:31]<b style="margin: 20px;">IEP0TXFD</b> (def=0x200)    //    in endpoint 0 Tx FIFO depth
</li>
<li class="content">
[0:15]<b style="margin: 20px;">IEP0TXRSAR</b> (def=0x200)    //    in endpoint 0 Tx RAM start address
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000002C<b style="margin: 20px;">HNPTFQSTAT</b>//   Host non-periodic transmit FIFO/queue status register (HNPTFQSTAT)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NPTXFS</b> (def=0x200)    //    Non-periodic TxFIFO space
</li>
<li class="content">
[16:23]<b style="margin: 20px;">NPTXRQS</b> (def=0x8)    //    Non-periodic transmit request queue space 
</li>
<li class="content">
[24:30]<b style="margin: 20px;">NPTXRQTOP</b> (def=0x0)    //    Top of the non-periodic transmit request queue
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000038<b style="margin: 20px;">GCCFG</b>//   Global core configuration register (USBFS_GCCFG)</summary>
<ul>
<li class="content">
[16]<b style="margin: 20px;">PWRON</b> (def=0x0)    //    Power on
</li>
<li class="content">
[18]<b style="margin: 20px;">VBUSACEN</b> (def=0x0)    //    The VBUS A-device Comparer enable
</li>
<li class="content">
[19]<b style="margin: 20px;">VBUSBCEN</b> (def=0x0)    //    The VBUS B-device Comparer enable
</li>
<li class="content">
[20]<b style="margin: 20px;">SOFOEN</b> (def=0x0)    //    SOF output enable
</li>
<li class="content">
[21]<b style="margin: 20px;">VBUSIG</b> (def=0x0)    //    VBUS ignored
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000003C<b style="margin: 20px;">CID</b>//   core ID register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">CID</b> (def=0x1000)    //    Core ID
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000100<b style="margin: 20px;">HPTFLEN</b>//   Host periodic transmit FIFO length register (HPTFLEN)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">HPTXFSAR</b> (def=0x600)    //    Host periodic TxFIFO start address
</li>
<li class="content">
[16:31]<b style="margin: 20px;">HPTXFD</b> (def=0x200)    //    Host periodic TxFIFO depth
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000104<b style="margin: 20px;">DIEP1TFLEN</b>//   device IN endpoint transmit FIFO size register (DIEP1TFLEN)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IEPTXRSAR</b> (def=0x400)    //    IN endpoint FIFO transmit RAM start address
</li>
<li class="content">
[16:31]<b style="margin: 20px;">IEPTXFD</b> (def=0x200)    //    IN endpoint TxFIFO depth
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000108<b style="margin: 20px;">DIEP2TFLEN</b>//   device IN endpoint transmit FIFO size register (DIEP2TFLEN)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IEPTXRSAR</b> (def=0x400)    //    IN endpoint FIFO transmit RAM start address
</li>
<li class="content">
[16:31]<b style="margin: 20px;">IEPTXFD</b> (def=0x200)    //    IN endpoint TxFIFO depth
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000010C<b style="margin: 20px;">DIEP3TFLEN</b>//   device IN endpoint transmit FIFO size register (FS_DIEP3TXFLEN)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IEPTXRSAR</b> (def=0x400)    //    IN endpoint FIFO4 transmit RAM start address
</li>
<li class="content">
[16:31]<b style="margin: 20px;">IEPTXFD</b> (def=0x200)    //    IN endpoint TxFIFO depth
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[61]  <b>USBFS_WKUP</b>    //    </li>
<li>[86]  <b>USBFS</b>    //    </li>
</ul>
</ul>
</details></li>
<li class="content"><details><summary>0x50000400<b style="margin: 20px;">USBFS_HOST</b>// USB on the go full speed host</summary>
<ul>
<li class="content"><details><summary>0x50000400<b style="margin: 20px;">HCTL</b>//   host configuration register (HCTL)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">CLKSEL</b> (def=0x0)    //    clock select for USB clock
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000404<b style="margin: 20px;">HFT</b>//   Host frame interval register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">FRI</b> (def=0xBB80)    //    Frame interval
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000408<b style="margin: 20px;">HFINFR</b>//   FS host frame number/frame time remaining register (HFINFR)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">FRNUM</b> (def=0x0)    //    Frame number
</li>
<li class="content">
[16:31]<b style="margin: 20px;">FRT</b> (def=0xBB80)    //    Frame remaining time
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000410<b style="margin: 20px;">HPTFQSTAT</b>//   Host periodic transmit FIFO/queue status register (HPTFQSTAT)</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PTXFS</b> (def=0x200)    //    Periodic transmit data FIFO space available
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PTXREQS</b> (def=0x8)    //    Periodic transmit request queue space available
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PTXREQT</b> (def=0x0)    //    Top of the periodic transmit request queue
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000414<b style="margin: 20px;">HACHINT</b>//    Host all channels interrupt register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">HACHINT</b> (def=0x0)    //    Host all channel interrupts
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000418<b style="margin: 20px;">HACHINTEN</b>//   host all channels interrupt mask register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">CINTEN</b> (def=0x0)    //    Channel interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000440<b style="margin: 20px;">HPCS</b>//   Host port control and status register (USBFS_HPCS)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PCST</b> (def=0x0)    //    Port connect status
</li>
<li class="content">
[1]<b style="margin: 20px;">PCD</b> (def=0x0)    //    Port connect detected
</li>
<li class="content">
[2]<b style="margin: 20px;">PE</b> (def=0x0)    //    Port enable
</li>
<li class="content">
[3]<b style="margin: 20px;">PEDC</b> (def=0x0)    //    Port enable/disable change
</li>
<li class="content">
[6]<b style="margin: 20px;">PREM</b> (def=0x0)    //    Port resume
</li>
<li class="content">
[7]<b style="margin: 20px;">PSP</b> (def=0x0)    //    Port suspend
</li>
<li class="content">
[8]<b style="margin: 20px;">PRST</b> (def=0x0)    //    Port reset
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PLST</b> (def=0x0)    //    Port line status
</li>
<li class="content">
[12]<b style="margin: 20px;">PP</b> (def=0x0)    //    Port power
</li>
<li class="content">
[17:18]<b style="margin: 20px;">PS</b> (def=0x0)    //    Port speed
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000500<b style="margin: 20px;">HCH0CTL</b>//   host channel-0 characteristics register (HCH0CTL)</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">MPL</b> (def=0x0)    //    Maximum packet size
</li>
<li class="content">
[11:14]<b style="margin: 20px;">EPNUM</b> (def=0x0)    //    Endpoint number
</li>
<li class="content">
[15]<b style="margin: 20px;">EPDIR</b> (def=0x0)    //    Endpoint direction
</li>
<li class="content">
[17]<b style="margin: 20px;">LSD</b> (def=0x0)    //    Low-speed device
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[22:28]<b style="margin: 20px;">DAR</b> (def=0x0)    //    Device address
</li>
<li class="content">
[29]<b style="margin: 20px;">ODDFRM</b> (def=0x0)    //    Odd frame
</li>
<li class="content">
[30]<b style="margin: 20px;">CDIS</b> (def=0x0)    //    Channel disable
</li>
<li class="content">
[31]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000520<b style="margin: 20px;">HCH1CTL</b>//    host channel-1 characteristics register (HCH1CTL)</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">MPL</b> (def=0x0)    //    Maximum packet size
</li>
<li class="content">
[11:14]<b style="margin: 20px;">EPNUM</b> (def=0x0)    //    Endpoint number
</li>
<li class="content">
[15]<b style="margin: 20px;">EPDIR</b> (def=0x0)    //    Endpoint direction
</li>
<li class="content">
[17]<b style="margin: 20px;">LSD</b> (def=0x0)    //    Low-speed device
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[22:28]<b style="margin: 20px;">DAR</b> (def=0x0)    //    Device address
</li>
<li class="content">
[29]<b style="margin: 20px;">ODDFRM</b> (def=0x0)    //    Odd frame
</li>
<li class="content">
[30]<b style="margin: 20px;">CDIS</b> (def=0x0)    //    Channel disable
</li>
<li class="content">
[31]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000540<b style="margin: 20px;">HCH2CTL</b>//   host channel-2 characteristics register (HCH2CTL)</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">MPL</b> (def=0x0)    //    Maximum packet size
</li>
<li class="content">
[11:14]<b style="margin: 20px;">EPNUM</b> (def=0x0)    //    Endpoint number
</li>
<li class="content">
[15]<b style="margin: 20px;">EPDIR</b> (def=0x0)    //    Endpoint direction
</li>
<li class="content">
[17]<b style="margin: 20px;">LSD</b> (def=0x0)    //    Low-speed device
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[22:28]<b style="margin: 20px;">DAR</b> (def=0x0)    //    Device address
</li>
<li class="content">
[29]<b style="margin: 20px;">ODDFRM</b> (def=0x0)    //    Odd frame
</li>
<li class="content">
[30]<b style="margin: 20px;">CDIS</b> (def=0x0)    //    Channel disable
</li>
<li class="content">
[31]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000560<b style="margin: 20px;">HCH3CTL</b>//   host channel-3 characteristics register (HCH3CTL)</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">MPL</b> (def=0x0)    //    Maximum packet size
</li>
<li class="content">
[11:14]<b style="margin: 20px;">EPNUM</b> (def=0x0)    //    Endpoint number
</li>
<li class="content">
[15]<b style="margin: 20px;">EPDIR</b> (def=0x0)    //    Endpoint direction
</li>
<li class="content">
[17]<b style="margin: 20px;">LSD</b> (def=0x0)    //    Low-speed device
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[22:28]<b style="margin: 20px;">DAR</b> (def=0x0)    //    Device address
</li>
<li class="content">
[29]<b style="margin: 20px;">ODDFRM</b> (def=0x0)    //    Odd frame
</li>
<li class="content">
[30]<b style="margin: 20px;">CDIS</b> (def=0x0)    //    Channel disable
</li>
<li class="content">
[31]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000580<b style="margin: 20px;">HCH4CTL</b>//    host channel-4 characteristics register (HCH4CTL)</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">MPL</b> (def=0x0)    //    Maximum packet size
</li>
<li class="content">
[11:14]<b style="margin: 20px;">EPNUM</b> (def=0x0)    //    Endpoint number
</li>
<li class="content">
[15]<b style="margin: 20px;">EPDIR</b> (def=0x0)    //    Endpoint direction
</li>
<li class="content">
[17]<b style="margin: 20px;">LSD</b> (def=0x0)    //    Low-speed device
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[22:28]<b style="margin: 20px;">DAR</b> (def=0x0)    //    Device address
</li>
<li class="content">
[29]<b style="margin: 20px;">ODDFRM</b> (def=0x0)    //    Odd frame
</li>
<li class="content">
[30]<b style="margin: 20px;">CDIS</b> (def=0x0)    //    Channel disable
</li>
<li class="content">
[31]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005A0<b style="margin: 20px;">HCH5CTL</b>//   host channel-5 characteristics register (HCH5CTL)</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">MPL</b> (def=0x0)    //    Maximum packet size
</li>
<li class="content">
[11:14]<b style="margin: 20px;">EPNUM</b> (def=0x0)    //    Endpoint number
</li>
<li class="content">
[15]<b style="margin: 20px;">EPDIR</b> (def=0x0)    //    Endpoint direction
</li>
<li class="content">
[17]<b style="margin: 20px;">LSD</b> (def=0x0)    //    Low-speed device
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[22:28]<b style="margin: 20px;">DAR</b> (def=0x0)    //    Device address
</li>
<li class="content">
[29]<b style="margin: 20px;">ODDFRM</b> (def=0x0)    //    Odd frame
</li>
<li class="content">
[30]<b style="margin: 20px;">CDIS</b> (def=0x0)    //    Channel disable
</li>
<li class="content">
[31]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005C0<b style="margin: 20px;">HCH6CTL</b>//   host channel-6 characteristics register (HCH6CTL)</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">MPL</b> (def=0x0)    //    Maximum packet size
</li>
<li class="content">
[11:14]<b style="margin: 20px;">EPNUM</b> (def=0x0)    //    Endpoint number
</li>
<li class="content">
[15]<b style="margin: 20px;">EPDIR</b> (def=0x0)    //    Endpoint direction
</li>
<li class="content">
[17]<b style="margin: 20px;">LSD</b> (def=0x0)    //    Low-speed device
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[22:28]<b style="margin: 20px;">DAR</b> (def=0x0)    //    Device address
</li>
<li class="content">
[29]<b style="margin: 20px;">ODDFRM</b> (def=0x0)    //    Odd frame
</li>
<li class="content">
[30]<b style="margin: 20px;">CDIS</b> (def=0x0)    //    Channel disable
</li>
<li class="content">
[31]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005E0<b style="margin: 20px;">HCH7CTL</b>//   host channel-7 characteristics register (HCH7CTL)</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">MPL</b> (def=0x0)    //    Maximum packet size
</li>
<li class="content">
[11:14]<b style="margin: 20px;">EPNUM</b> (def=0x0)    //    Endpoint number
</li>
<li class="content">
[15]<b style="margin: 20px;">EPDIR</b> (def=0x0)    //    Endpoint direction
</li>
<li class="content">
[17]<b style="margin: 20px;">LSD</b> (def=0x0)    //    Low-speed device
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[22:28]<b style="margin: 20px;">DAR</b> (def=0x0)    //    Device address
</li>
<li class="content">
[29]<b style="margin: 20px;">ODDFRM</b> (def=0x0)    //    Odd frame
</li>
<li class="content">
[30]<b style="margin: 20px;">CDIS</b> (def=0x0)    //    Channel disable
</li>
<li class="content">
[31]<b style="margin: 20px;">CEN</b> (def=0x0)    //    Channel enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000508<b style="margin: 20px;">HCH0INTF</b>//   host channel-0 interrupt register (USBFS_HCHxINTF)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TF</b> (def=0x0)    //    Transfer finished
</li>
<li class="content">
[1]<b style="margin: 20px;">CH</b> (def=0x0)    //    Channel halted
</li>
<li class="content">
[3]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL response received interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">NAK</b> (def=0x0)    //    NAK response received interrupt
</li>
<li class="content">
[5]<b style="margin: 20px;">ACK</b> (def=0x0)    //    ACK response received/transmitted interrupt
</li>
<li class="content">
[7]<b style="margin: 20px;">USBER</b> (def=0x0)    //    USB bus error
</li>
<li class="content">
[8]<b style="margin: 20px;">BBER</b> (def=0x0)    //    Babble error
</li>
<li class="content">
[9]<b style="margin: 20px;">REQOVR</b> (def=0x0)    //    Request queue overrun
</li>
<li class="content">
[10]<b style="margin: 20px;">DTER</b> (def=0x0)    //    Data toggle error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000528<b style="margin: 20px;">HCH1INTF</b>//   host channel-1 interrupt register (HCH1INTF)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TF</b> (def=0x0)    //    Transfer finished
</li>
<li class="content">
[1]<b style="margin: 20px;">CH</b> (def=0x0)    //    Channel halted
</li>
<li class="content">
[3]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL response received interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">NAK</b> (def=0x0)    //    NAK response received interrupt
</li>
<li class="content">
[5]<b style="margin: 20px;">ACK</b> (def=0x0)    //    ACK response received/transmitted interrupt
</li>
<li class="content">
[7]<b style="margin: 20px;">USBER</b> (def=0x0)    //    USB bus error
</li>
<li class="content">
[8]<b style="margin: 20px;">BBER</b> (def=0x0)    //    Babble error
</li>
<li class="content">
[9]<b style="margin: 20px;">REQOVR</b> (def=0x0)    //    Request queue overrun
</li>
<li class="content">
[10]<b style="margin: 20px;">DTER</b> (def=0x0)    //    Data toggle error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000548<b style="margin: 20px;">HCH2INTF</b>//   host channel-2 interrupt register (HCH2INTF)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TF</b> (def=0x0)    //    Transfer finished
</li>
<li class="content">
[1]<b style="margin: 20px;">CH</b> (def=0x0)    //    Channel halted
</li>
<li class="content">
[3]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL response received interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">NAK</b> (def=0x0)    //    NAK response received interrupt
</li>
<li class="content">
[5]<b style="margin: 20px;">ACK</b> (def=0x0)    //    ACK response received/transmitted interrupt
</li>
<li class="content">
[7]<b style="margin: 20px;">USBER</b> (def=0x0)    //    USB bus error
</li>
<li class="content">
[8]<b style="margin: 20px;">BBER</b> (def=0x0)    //    Babble error
</li>
<li class="content">
[9]<b style="margin: 20px;">REQOVR</b> (def=0x0)    //    Request queue overrun
</li>
<li class="content">
[10]<b style="margin: 20px;">DTER</b> (def=0x0)    //    Data toggle error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000568<b style="margin: 20px;">HCH3INTF</b>//   host channel-3 interrupt register (HCH3INTF)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TF</b> (def=0x0)    //    Transfer finished
</li>
<li class="content">
[1]<b style="margin: 20px;">CH</b> (def=0x0)    //    Channel halted
</li>
<li class="content">
[3]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL response received interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">NAK</b> (def=0x0)    //    NAK response received interrupt
</li>
<li class="content">
[5]<b style="margin: 20px;">ACK</b> (def=0x0)    //    ACK response received/transmitted interrupt
</li>
<li class="content">
[7]<b style="margin: 20px;">USBER</b> (def=0x0)    //    USB bus error
</li>
<li class="content">
[8]<b style="margin: 20px;">BBER</b> (def=0x0)    //    Babble error
</li>
<li class="content">
[9]<b style="margin: 20px;">REQOVR</b> (def=0x0)    //    Request queue overrun
</li>
<li class="content">
[10]<b style="margin: 20px;">DTER</b> (def=0x0)    //    Data toggle error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000588<b style="margin: 20px;">HCH4INTF</b>//   host channel-4 interrupt register (HCH4INTF)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TF</b> (def=0x0)    //    Transfer finished
</li>
<li class="content">
[1]<b style="margin: 20px;">CH</b> (def=0x0)    //    Channel halted
</li>
<li class="content">
[3]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL response received interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">NAK</b> (def=0x0)    //    NAK response received interrupt
</li>
<li class="content">
[5]<b style="margin: 20px;">ACK</b> (def=0x0)    //    ACK response received/transmitted interrupt
</li>
<li class="content">
[7]<b style="margin: 20px;">USBER</b> (def=0x0)    //    USB bus error
</li>
<li class="content">
[8]<b style="margin: 20px;">BBER</b> (def=0x0)    //    Babble error
</li>
<li class="content">
[9]<b style="margin: 20px;">REQOVR</b> (def=0x0)    //    Request queue overrun
</li>
<li class="content">
[10]<b style="margin: 20px;">DTER</b> (def=0x0)    //    Data toggle error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005A8<b style="margin: 20px;">HCH5INTF</b>//   host channel-5 interrupt register (HCH5INTF)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TF</b> (def=0x0)    //    Transfer finished
</li>
<li class="content">
[1]<b style="margin: 20px;">CH</b> (def=0x0)    //    Channel halted
</li>
<li class="content">
[3]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL response received interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">NAK</b> (def=0x0)    //    NAK response received interrupt
</li>
<li class="content">
[5]<b style="margin: 20px;">ACK</b> (def=0x0)    //    ACK response received/transmitted interrupt
</li>
<li class="content">
[7]<b style="margin: 20px;">USBER</b> (def=0x0)    //    USB bus error
</li>
<li class="content">
[8]<b style="margin: 20px;">BBER</b> (def=0x0)    //    Babble error
</li>
<li class="content">
[9]<b style="margin: 20px;">REQOVR</b> (def=0x0)    //    Request queue overrun
</li>
<li class="content">
[10]<b style="margin: 20px;">DTER</b> (def=0x0)    //    Data toggle error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005C8<b style="margin: 20px;">HCH6INTF</b>//   host channel-6 interrupt register (HCH6INTF)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TF</b> (def=0x0)    //    Transfer finished
</li>
<li class="content">
[1]<b style="margin: 20px;">CH</b> (def=0x0)    //    Channel halted
</li>
<li class="content">
[3]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL response received interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">NAK</b> (def=0x0)    //    NAK response received interrupt
</li>
<li class="content">
[5]<b style="margin: 20px;">ACK</b> (def=0x0)    //    ACK response received/transmitted interrupt
</li>
<li class="content">
[7]<b style="margin: 20px;">USBER</b> (def=0x0)    //    USB bus error
</li>
<li class="content">
[8]<b style="margin: 20px;">BBER</b> (def=0x0)    //    Babble error
</li>
<li class="content">
[9]<b style="margin: 20px;">REQOVR</b> (def=0x0)    //    Request queue overrun
</li>
<li class="content">
[10]<b style="margin: 20px;">DTER</b> (def=0x0)    //    Data toggle error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005E8<b style="margin: 20px;">HCH7INTF</b>//   host channel-7 interrupt register (HCH7INTF)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TF</b> (def=0x0)    //    Transfer finished
</li>
<li class="content">
[1]<b style="margin: 20px;">CH</b> (def=0x0)    //    Channel halted
</li>
<li class="content">
[3]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL response received interrupt
</li>
<li class="content">
[4]<b style="margin: 20px;">NAK</b> (def=0x0)    //    NAK response received interrupt
</li>
<li class="content">
[5]<b style="margin: 20px;">ACK</b> (def=0x0)    //    ACK response received/transmitted interrupt
</li>
<li class="content">
[7]<b style="margin: 20px;">USBER</b> (def=0x0)    //    USB bus error
</li>
<li class="content">
[8]<b style="margin: 20px;">BBER</b> (def=0x0)    //    Babble error
</li>
<li class="content">
[9]<b style="margin: 20px;">REQOVR</b> (def=0x0)    //    Request queue overrun
</li>
<li class="content">
[10]<b style="margin: 20px;">DTER</b> (def=0x0)    //    Data toggle error
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000050C<b style="margin: 20px;">HCH0INTEN</b>//   host channel-0 interrupt enable register (HCH0INTEN)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TFIE</b> (def=0x0)    //    Transfer completed interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CHIE</b> (def=0x0)    //    Channel halted interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">STALLIE</b> (def=0x0)    //    STALL interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NAKIE</b> (def=0x0)    //    NAK interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ACKIE</b> (def=0x0)    //    ACK interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">USBERIE</b> (def=0x0)    //    USB bus error interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERIE</b> (def=0x0)    //    Babble error interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">REQOVRIE</b> (def=0x0)    //    request queue overrun interrupt enable
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERIE</b> (def=0x0)    //    Data toggle error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000052C<b style="margin: 20px;">HCH1INTEN</b>//   host channel-1 interrupt enable register (HCH1INTEN)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TFIE</b> (def=0x0)    //    Transfer completed interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CHIE</b> (def=0x0)    //    Channel halted interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">STALLIE</b> (def=0x0)    //    STALL interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NAKIE</b> (def=0x0)    //    NAK interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ACKIE</b> (def=0x0)    //    ACK interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">USBERIE</b> (def=0x0)    //    USB bus error interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERIE</b> (def=0x0)    //    Babble error interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">REQOVRIE</b> (def=0x0)    //    request queue overrun interrupt enable
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERIE</b> (def=0x0)    //    Data toggle error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000054C<b style="margin: 20px;">HCH2INTEN</b>//   host channel-2 interrupt enable register (HCH2INTEN)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TFIE</b> (def=0x0)    //    Transfer completed interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CHIE</b> (def=0x0)    //    Channel halted interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">STALLIE</b> (def=0x0)    //    STALL interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NAKIE</b> (def=0x0)    //    NAK interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ACKIE</b> (def=0x0)    //    ACK interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">USBERIE</b> (def=0x0)    //    USB bus error interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERIE</b> (def=0x0)    //    Babble error interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">REQOVRIE</b> (def=0x0)    //    request queue overrun interrupt enable
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERIE</b> (def=0x0)    //    Data toggle error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000056C<b style="margin: 20px;">HCH3INTEN</b>//   host channel-3 interrupt enable register (HCH3INTEN)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TFIE</b> (def=0x0)    //    Transfer completed interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CHIE</b> (def=0x0)    //    Channel halted interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">STALLIE</b> (def=0x0)    //    STALL interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NAKIE</b> (def=0x0)    //    NAK interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ACKIE</b> (def=0x0)    //    ACK interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">USBERIE</b> (def=0x0)    //    USB bus error interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERIE</b> (def=0x0)    //    Babble error interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">REQOVRIE</b> (def=0x0)    //    request queue overrun interrupt enable
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERIE</b> (def=0x0)    //    Data toggle error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000058C<b style="margin: 20px;">HCH4INTEN</b>//   host channel-4 interrupt enable register (HCH4INTEN)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TFIE</b> (def=0x0)    //    Transfer completed interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CHIE</b> (def=0x0)    //    Channel halted interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">STALLIE</b> (def=0x0)    //    STALL interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NAKIE</b> (def=0x0)    //    NAK interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ACKIE</b> (def=0x0)    //    ACK interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">USBERIE</b> (def=0x0)    //    USB bus error interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERIE</b> (def=0x0)    //    Babble error interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">REQOVRIE</b> (def=0x0)    //    request queue overrun interrupt enable
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERIE</b> (def=0x0)    //    Data toggle error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005AC<b style="margin: 20px;">HCH5INTEN</b>//   host channel-5 interrupt enable register (HCH5INTEN)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TFIE</b> (def=0x0)    //    Transfer completed interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CHIE</b> (def=0x0)    //    Channel halted interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">STALLIE</b> (def=0x0)    //    STALL interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NAKIE</b> (def=0x0)    //    NAK interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ACKIE</b> (def=0x0)    //    ACK interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">USBERIE</b> (def=0x0)    //    USB bus error interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERIE</b> (def=0x0)    //    Babble error interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">REQOVRIE</b> (def=0x0)    //    request queue overrun interrupt enable
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERIE</b> (def=0x0)    //    Data toggle error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005CC<b style="margin: 20px;">HCH6INTEN</b>//   host channel-6 interrupt enable register (HCH6INTEN)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TFIE</b> (def=0x0)    //    Transfer completed interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CHIE</b> (def=0x0)    //    Channel halted interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">STALLIE</b> (def=0x0)    //    STALL interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NAKIE</b> (def=0x0)    //    NAK interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ACKIE</b> (def=0x0)    //    ACK interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">USBERIE</b> (def=0x0)    //    USB bus error interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERIE</b> (def=0x0)    //    Babble error interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">REQOVRIE</b> (def=0x0)    //    request queue overrun interrupt enable
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERIE</b> (def=0x0)    //    Data toggle error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005EC<b style="margin: 20px;">HCH7INTEN</b>//   host channel-7 interrupt enable register (HCH7INTEN)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TFIE</b> (def=0x0)    //    Transfer completed interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">CHIE</b> (def=0x0)    //    Channel halted interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">STALLIE</b> (def=0x0)    //    STALL interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">NAKIE</b> (def=0x0)    //    NAK interrupt enable
</li>
<li class="content">
[5]<b style="margin: 20px;">ACKIE</b> (def=0x0)    //    ACK interrupt enable
</li>
<li class="content">
[7]<b style="margin: 20px;">USBERIE</b> (def=0x0)    //    USB bus error interrupt enable
</li>
<li class="content">
[8]<b style="margin: 20px;">BBERIE</b> (def=0x0)    //    Babble error interrupt enable
</li>
<li class="content">
[9]<b style="margin: 20px;">REQOVRIE</b> (def=0x0)    //    request queue overrun interrupt enable
</li>
<li class="content">
[10]<b style="margin: 20px;">DTERIE</b> (def=0x0)    //    Data toggle error interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000510<b style="margin: 20px;">HCH0LEN</b>//   host channel-0 transfer length register</summary>
<ul>
<li class="content">
[0:18]<b style="margin: 20px;">TLEN</b> (def=0x0)    //    Transfer length
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[29:30]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000530<b style="margin: 20px;">HCH1LEN</b>//   host channel-1 transfer length register</summary>
<ul>
<li class="content">
[0:18]<b style="margin: 20px;">TLEN</b> (def=0x0)    //    Transfer length
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[29:30]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000550<b style="margin: 20px;">HCH2LEN</b>//    host channel-2 transfer length register</summary>
<ul>
<li class="content">
[0:18]<b style="margin: 20px;">TLEN</b> (def=0x0)    //    Transfer length
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[29:30]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000570<b style="margin: 20px;">HCH3LEN</b>//    host channel-3 transfer length register</summary>
<ul>
<li class="content">
[0:18]<b style="margin: 20px;">TLEN</b> (def=0x0)    //    Transfer length
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[29:30]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000590<b style="margin: 20px;">HCH4LEN</b>//   host channel-4 transfer length register</summary>
<ul>
<li class="content">
[0:18]<b style="margin: 20px;">TLEN</b> (def=0x0)    //    Transfer length
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[29:30]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005B0<b style="margin: 20px;">HCH5LEN</b>//   host channel-5 transfer length register</summary>
<ul>
<li class="content">
[0:18]<b style="margin: 20px;">TLEN</b> (def=0x0)    //    Transfer length
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[29:30]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005D0<b style="margin: 20px;">HCH6LEN</b>//   host channel-6 transfer length register</summary>
<ul>
<li class="content">
[0:18]<b style="margin: 20px;">TLEN</b> (def=0x0)    //    Transfer length
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[29:30]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x500005F0<b style="margin: 20px;">HCH7LEN</b>//   host channel-7 transfer length register</summary>
<ul>
<li class="content">
[0:18]<b style="margin: 20px;">TLEN</b> (def=0x0)    //    Transfer length
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[29:30]<b style="margin: 20px;">DPID</b> (def=0x0)    //    Data PID
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000800<b style="margin: 20px;">USBFS_DEVICE</b>// USB on the go full speed device</summary>
<ul>
<li class="content"><details><summary>0x50000800<b style="margin: 20px;">DCFG</b>//   device configuration register (DCFG)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">DS</b> (def=0x0)    //    Device speed
</li>
<li class="content">
[2]<b style="margin: 20px;">NZLSOH</b> (def=0x0)    //    Non-zero-length status OUT handshake
</li>
<li class="content">
[4:10]<b style="margin: 20px;">DAR</b> (def=0x0)    //    Device address
</li>
<li class="content">
[11:12]<b style="margin: 20px;">EOPFT</b> (def=0x0)    //    end of periodic frame time
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000804<b style="margin: 20px;">DCTL</b>//   device control register (DCTL)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RWKUP</b> (def=0x0)    //    Remote wakeup
</li>
<li class="content">
[1]<b style="margin: 20px;">SD</b> (def=0x0)    //    Soft disconnect
</li>
<li class="content">
[2]<b style="margin: 20px;">GINS</b> (def=0x0)    //    Global IN NAK status
</li>
<li class="content">
[3]<b style="margin: 20px;">GONS</b> (def=0x0)    //    Global OUT NAK status
</li>
<li class="content">
[7]<b style="margin: 20px;">SGINAK</b> (def=0x0)    //    Set global IN NAK
</li>
<li class="content">
[8]<b style="margin: 20px;">CGINAK</b> (def=0x0)    //    Clear global IN NAK
</li>
<li class="content">
[9]<b style="margin: 20px;">SGONAK</b> (def=0x0)    //    Set global OUT NAK
</li>
<li class="content">
[10]<b style="margin: 20px;">CGONAK</b> (def=0x0)    //    Clear global OUT NAK
</li>
<li class="content">
[11]<b style="margin: 20px;">POIF</b> (def=0x0)    //    Power-on initialization flag
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000808<b style="margin: 20px;">DSTAT</b>//   device status register (DSTAT)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SPST</b> (def=0x0)    //    Suspend status
</li>
<li class="content">
[1:2]<b style="margin: 20px;">ES</b> (def=0x0)    //    Enumerated speed
</li>
<li class="content">
[8:21]<b style="margin: 20px;">FNRSOF</b> (def=0x0)    //    Frame number of the received SOF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000810<b style="margin: 20px;">DIEPINTEN</b>//   device IN endpoint common interrupt mask register (DIEPINTEN)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TFEN</b> (def=0x0)    //    Transfer finished interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">EPDISEN</b> (def=0x0)    //    Endpoint disabled interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">CITOEN</b> (def=0x0)    //    Control IN timeout condition interrupt enable (Non-isochronous endpoints)
</li>
<li class="content">
[4]<b style="margin: 20px;">EPTXFUDEN</b> (def=0x0)    //    Endpoint Tx FIFO underrun interrupt enable bit
</li>
<li class="content">
[6]<b style="margin: 20px;">IEPNEEN</b> (def=0x0)    //    IN endpoint NAK effective interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000814<b style="margin: 20px;">DOEPINTEN</b>//   device OUT endpoint common interrupt enable register (DOEPINTEN)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TFEN</b> (def=0x0)    //    Transfer finished interrupt enable
</li>
<li class="content">
[1]<b style="margin: 20px;">EPDISEN</b> (def=0x0)    //    Endpoint disabled interrupt enable
</li>
<li class="content">
[3]<b style="margin: 20px;">STPFEN</b> (def=0x0)    //    SETUP phase finished interrupt enable
</li>
<li class="content">
[4]<b style="margin: 20px;">EPRXFOVREN</b> (def=0x0)    //     Endpoint Rx FIFO overrun interrupt enable
</li>
<li class="content">
[6]<b style="margin: 20px;">BTBSTPEN</b> (def=0x0)    //     Back-to-back SETUP packets interrupt enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000818<b style="margin: 20px;">DAEPINT</b>//   device all endpoints interrupt register (DAEPINT)</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">IEPITB</b> (def=0x0)    //    Device all IN endpoint interrupt bits
</li>
<li class="content">
[16:19]<b style="margin: 20px;">OEPITB</b> (def=0x0)    //    Device all OUT endpoint interrupt bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000081C<b style="margin: 20px;">DAEPINTEN</b>//   Device all endpoints interrupt enable register (DAEPINTEN)</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">IEPIE</b> (def=0x0)    //    IN EP interrupt interrupt enable bits
</li>
<li class="content">
[16:19]<b style="margin: 20px;">OEPIE</b> (def=0x0)    //    OUT endpoint interrupt enable bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000828<b style="margin: 20px;">DVBUSDT</b>//   device VBUS discharge time register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DVBUSDT</b> (def=0x17D7)    //    Device VBUS discharge time
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x5000082C<b style="margin: 20px;">DVBUSPT</b>//   device VBUS pulsing time register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DVBUSPT</b> (def=0x5B8)    //    Device VBUS pulsing time
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000834<b style="margin: 20px;">DIEPFEINTEN</b>//   device IN endpoint FIFO empty interrupt enable register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">IEPTXFEIE</b> (def=0x0)    //    IN EP Tx FIFO empty interrupt enable bits
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000900<b style="margin: 20px;">DIEP0CTL</b>//   device IN endpoint 0 control register (DIEP0CTL)</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MPL</b> (def=0x0)    //    Maximum packet length
</li>
<li class="content">
[15]<b style="margin: 20px;">EPACT</b> (def=0x1)    //    endpoint active
</li>
<li class="content">
[17]<b style="margin: 20px;">NAKS</b> (def=0x0)    //    NAK status
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[21]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL handshake
</li>
<li class="content">
[22:25]<b style="margin: 20px;">TXFNUM</b> (def=0x0)    //    TxFIFO number
</li>
<li class="content">
[26]<b style="margin: 20px;">CNAK</b> (def=0x0)    //    Clear NAK
</li>
<li class="content">
[27]<b style="margin: 20px;">SNAK</b> (def=0x0)    //    Set NAK
</li>
<li class="content">
[30]<b style="margin: 20px;">EPD</b> (def=0x0)    //    Endpoint disable
</li>
<li class="content">
[31]<b style="margin: 20px;">EPEN</b> (def=0x0)    //    Endpoint enable
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000920<b style="margin: 20px;">DIEP1CTL</b>//   device in endpoint-1 control register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">EPEN</b> (def=0x0)    //    Endpoint enable
</li>
<li class="content">
[30]<b style="margin: 20px;">EPD</b> (def=0x0)    //    Endpoint disable
</li>
<li class="content">
[29]<b style="margin: 20px;">SD1PID_SODDFRM</b> (def=0x0)    //    Set DATA1 PID/Set odd frame
</li>
<li class="content">
[28]<b style="margin: 20px;">SD0PID_SEVENFRM</b> (def=0x0)    //    SD0PID/SEVNFRM
</li>
<li class="content">
[27]<b style="margin: 20px;">SNAK</b> (def=0x0)    //    Set NAK
</li>
<li class="content">
[26]<b style="margin: 20px;">CNAK</b> (def=0x0)    //    Clear NAK
</li>
<li class="content">
[22:25]<b style="margin: 20px;">TXFNUM</b> (def=0x0)    //    Tx FIFO number
</li>
<li class="content">
[21]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL handshake
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[17]<b style="margin: 20px;">NAKS</b> (def=0x0)    //    NAK status
</li>
<li class="content">
[16]<b style="margin: 20px;">EOFRM_DPID</b> (def=0x0)    //    EOFRM/DPID
</li>
<li class="content">
[15]<b style="margin: 20px;">EPACT</b> (def=0x0)    //    Endpoint active
</li>
<li class="content">
[0:10]<b style="margin: 20px;">MPL</b> (def=0x0)    //    maximum packet length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000940<b style="margin: 20px;">DIEP2CTL</b>//   device endpoint-2 control register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">EPEN</b> (def=0x0)    //    Endpoint enable
</li>
<li class="content">
[30]<b style="margin: 20px;">EPD</b> (def=0x0)    //    Endpoint disable
</li>
<li class="content">
[29]<b style="margin: 20px;">SD1PID_SODDFRM</b> (def=0x0)    //    Set DATA1 PID/Set odd frame
</li>
<li class="content">
[28]<b style="margin: 20px;">SD0PID_SEVENFRM</b> (def=0x0)    //    SD0PID/SEVNFRM
</li>
<li class="content">
[27]<b style="margin: 20px;">SNAK</b> (def=0x0)    //    Set NAK
</li>
<li class="content">
[26]<b style="margin: 20px;">CNAK</b> (def=0x0)    //    Clear NAK
</li>
<li class="content">
[22:25]<b style="margin: 20px;">TXFNUM</b> (def=0x0)    //    Tx FIFO number
</li>
<li class="content">
[21]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL handshake
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[17]<b style="margin: 20px;">NAKS</b> (def=0x0)    //    NAK status
</li>
<li class="content">
[16]<b style="margin: 20px;">EOFRM_DPID</b> (def=0x0)    //    EOFRM/DPID
</li>
<li class="content">
[15]<b style="margin: 20px;">EPACT</b> (def=0x0)    //    Endpoint active
</li>
<li class="content">
[0:10]<b style="margin: 20px;">MPL</b> (def=0x0)    //    maximum packet length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000960<b style="margin: 20px;">DIEP3CTL</b>//   device endpoint-3 control register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">EPEN</b> (def=0x0)    //    Endpoint enable
</li>
<li class="content">
[30]<b style="margin: 20px;">EPD</b> (def=0x0)    //    Endpoint disable
</li>
<li class="content">
[29]<b style="margin: 20px;">SD1PID_SODDFRM</b> (def=0x0)    //    Set DATA1 PID/Set odd frame
</li>
<li class="content">
[28]<b style="margin: 20px;">SD0PID_SEVENFRM</b> (def=0x0)    //    SD0PID/SEVNFRM
</li>
<li class="content">
[27]<b style="margin: 20px;">SNAK</b> (def=0x0)    //    Set NAK
</li>
<li class="content">
[26]<b style="margin: 20px;">CNAK</b> (def=0x0)    //    Clear NAK
</li>
<li class="content">
[22:25]<b style="margin: 20px;">TXFNUM</b> (def=0x0)    //    Tx FIFO number
</li>
<li class="content">
[21]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL handshake
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[17]<b style="margin: 20px;">NAKS</b> (def=0x0)    //    NAK status
</li>
<li class="content">
[16]<b style="margin: 20px;">EOFRM_DPID</b> (def=0x0)    //    EOFRM/DPID
</li>
<li class="content">
[15]<b style="margin: 20px;">EPACT</b> (def=0x0)    //    Endpoint active
</li>
<li class="content">
[0:10]<b style="margin: 20px;">MPL</b> (def=0x0)    //    maximum packet length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B00<b style="margin: 20px;">DOEP0CTL</b>//   device endpoint-0 control register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">EPEN</b> (def=0x0)    //    Endpoint enable
</li>
<li class="content">
[30]<b style="margin: 20px;">EPD</b> (def=0x0)    //    Endpoint disable
</li>
<li class="content">
[27]<b style="margin: 20px;">SNAK</b> (def=0x0)    //    Set NAK
</li>
<li class="content">
[26]<b style="margin: 20px;">CNAK</b> (def=0x0)    //    Clear NAK
</li>
<li class="content">
[21]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL handshake
</li>
<li class="content">
[20]<b style="margin: 20px;">SNOOP</b> (def=0x0)    //    Snoop mode
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[17]<b style="margin: 20px;">NAKS</b> (def=0x0)    //    NAK status
</li>
<li class="content">
[15]<b style="margin: 20px;">EPACT</b> (def=0x1)    //    Endpoint active
</li>
<li class="content">
[0:1]<b style="margin: 20px;">MPL</b> (def=0x0)    //    Maximum packet length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B20<b style="margin: 20px;">DOEP1CTL</b>//   device endpoint-1 control register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">EPEN</b> (def=0x0)    //    Endpoint enable
</li>
<li class="content">
[30]<b style="margin: 20px;">EPD</b> (def=0x0)    //    Endpoint disable
</li>
<li class="content">
[29]<b style="margin: 20px;">SD1PID_SODDFRM</b> (def=0x0)    //    SD1PID/SODDFRM
</li>
<li class="content">
[28]<b style="margin: 20px;">SD0PID_SEVENFRM</b> (def=0x0)    //    SD0PID/SEVENFRM
</li>
<li class="content">
[27]<b style="margin: 20px;">SNAK</b> (def=0x0)    //    Set NAK
</li>
<li class="content">
[26]<b style="margin: 20px;">CNAK</b> (def=0x0)    //    Clear NAK
</li>
<li class="content">
[21]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL handshake
</li>
<li class="content">
[20]<b style="margin: 20px;">SNOOP</b> (def=0x0)    //    Snoop mode
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[17]<b style="margin: 20px;">NAKS</b> (def=0x0)    //    NAK status
</li>
<li class="content">
[16]<b style="margin: 20px;">EOFRM_DPID</b> (def=0x0)    //    EOFRM/DPID
</li>
<li class="content">
[15]<b style="margin: 20px;">EPACT</b> (def=0x0)    //    Endpoint active
</li>
<li class="content">
[0:10]<b style="margin: 20px;">MPL</b> (def=0x0)    //    maximum packet length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B40<b style="margin: 20px;">DOEP2CTL</b>//   device endpoint-2 control register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">EPEN</b> (def=0x0)    //    Endpoint enable
</li>
<li class="content">
[30]<b style="margin: 20px;">EPD</b> (def=0x0)    //    Endpoint disable
</li>
<li class="content">
[29]<b style="margin: 20px;">SD1PID_SODDFRM</b> (def=0x0)    //    SD1PID/SODDFRM
</li>
<li class="content">
[28]<b style="margin: 20px;">SD0PID_SEVENFRM</b> (def=0x0)    //    SD0PID/SEVENFRM
</li>
<li class="content">
[27]<b style="margin: 20px;">SNAK</b> (def=0x0)    //    Set NAK
</li>
<li class="content">
[26]<b style="margin: 20px;">CNAK</b> (def=0x0)    //    Clear NAK
</li>
<li class="content">
[21]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL handshake
</li>
<li class="content">
[20]<b style="margin: 20px;">SNOOP</b> (def=0x0)    //    Snoop mode
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[17]<b style="margin: 20px;">NAKS</b> (def=0x0)    //    NAK status
</li>
<li class="content">
[16]<b style="margin: 20px;">EOFRM_DPID</b> (def=0x0)    //    EOFRM/DPID
</li>
<li class="content">
[15]<b style="margin: 20px;">EPACT</b> (def=0x0)    //    Endpoint active
</li>
<li class="content">
[0:10]<b style="margin: 20px;">MPL</b> (def=0x0)    //    maximum packet length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B60<b style="margin: 20px;">DOEP3CTL</b>//   device endpoint-3 control register</summary>
<ul>
<li class="content">
[31]<b style="margin: 20px;">EPEN</b> (def=0x0)    //    Endpoint enable
</li>
<li class="content">
[30]<b style="margin: 20px;">EPD</b> (def=0x0)    //    Endpoint disable
</li>
<li class="content">
[29]<b style="margin: 20px;">SD1PID_SODDFRM</b> (def=0x0)    //    SD1PID/SODDFRM
</li>
<li class="content">
[28]<b style="margin: 20px;">SD0PID_SEVENFRM</b> (def=0x0)    //    SD0PID/SEVENFRM
</li>
<li class="content">
[27]<b style="margin: 20px;">SNAK</b> (def=0x0)    //    Set NAK
</li>
<li class="content">
[26]<b style="margin: 20px;">CNAK</b> (def=0x0)    //    Clear NAK
</li>
<li class="content">
[21]<b style="margin: 20px;">STALL</b> (def=0x0)    //    STALL handshake
</li>
<li class="content">
[20]<b style="margin: 20px;">SNOOP</b> (def=0x0)    //    Snoop mode
</li>
<li class="content">
[18:19]<b style="margin: 20px;">EPTYPE</b> (def=0x0)    //    Endpoint type
</li>
<li class="content">
[17]<b style="margin: 20px;">NAKS</b> (def=0x0)    //    NAK status
</li>
<li class="content">
[16]<b style="margin: 20px;">EOFRM_DPID</b> (def=0x0)    //    EOFRM/DPID
</li>
<li class="content">
[15]<b style="margin: 20px;">EPACT</b> (def=0x0)    //    Endpoint active
</li>
<li class="content">
[0:10]<b style="margin: 20px;">MPL</b> (def=0x0)    //    maximum packet length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000908<b style="margin: 20px;">DIEP0INTF</b>//   device endpoint-0 interrupt register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TXFE</b> (def=0x1)    //    Transmit FIFO empty
</li>
<li class="content">
[6]<b style="margin: 20px;">IEPNE</b> (def=0x0)    //    IN endpoint NAK effective
</li>
<li class="content">
[4]<b style="margin: 20px;">EPTXFUD</b> (def=0x0)    //    Endpoint Tx FIFO underrun
</li>
<li class="content">
[3]<b style="margin: 20px;">CITO</b> (def=0x0)    //    Control in timeout interrupt
</li>
<li class="content">
[1]<b style="margin: 20px;">EPDIS</b> (def=0x0)    //    Endpoint finished
</li>
<li class="content">
[0]<b style="margin: 20px;">TF</b> (def=0x0)    //    Transfer finished
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000928<b style="margin: 20px;">DIEP1INTF</b>//   device endpoint-1 interrupt register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TXFE</b> (def=0x1)    //    Transmit FIFO empty
</li>
<li class="content">
[6]<b style="margin: 20px;">IEPNE</b> (def=0x0)    //    IN endpoint NAK effective
</li>
<li class="content">
[4]<b style="margin: 20px;">EPTXFUD</b> (def=0x0)    //    Endpoint Tx FIFO underrun
</li>
<li class="content">
[3]<b style="margin: 20px;">CITO</b> (def=0x0)    //    Control in timeout interrupt
</li>
<li class="content">
[1]<b style="margin: 20px;">EPDIS</b> (def=0x0)    //    Endpoint finished
</li>
<li class="content">
[0]<b style="margin: 20px;">TF</b> (def=0x0)    //    Transfer finished
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000948<b style="margin: 20px;">DIEP2INTF</b>//   device endpoint-2 interrupt register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TXFE</b> (def=0x1)    //    Transmit FIFO empty
</li>
<li class="content">
[6]<b style="margin: 20px;">IEPNE</b> (def=0x0)    //    IN endpoint NAK effective
</li>
<li class="content">
[4]<b style="margin: 20px;">EPTXFUD</b> (def=0x0)    //    Endpoint Tx FIFO underrun
</li>
<li class="content">
[3]<b style="margin: 20px;">CITO</b> (def=0x0)    //    Control in timeout interrupt
</li>
<li class="content">
[1]<b style="margin: 20px;">EPDIS</b> (def=0x0)    //    Endpoint finished
</li>
<li class="content">
[0]<b style="margin: 20px;">TF</b> (def=0x0)    //    Transfer finished
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000968<b style="margin: 20px;">DIEP3INTF</b>//   device endpoint-3 interrupt register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">TXFE</b> (def=0x1)    //    Transmit FIFO empty
</li>
<li class="content">
[6]<b style="margin: 20px;">IEPNE</b> (def=0x0)    //    IN endpoint NAK effective
</li>
<li class="content">
[4]<b style="margin: 20px;">EPTXFUD</b> (def=0x0)    //    Endpoint Tx FIFO underrun
</li>
<li class="content">
[3]<b style="margin: 20px;">CITO</b> (def=0x0)    //    Control in timeout interrupt
</li>
<li class="content">
[1]<b style="margin: 20px;">EPDIS</b> (def=0x0)    //    Endpoint finished
</li>
<li class="content">
[0]<b style="margin: 20px;">TF</b> (def=0x0)    //    Transfer finished
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B08<b style="margin: 20px;">DOEP0INTF</b>//   device out endpoint-0 interrupt flag register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">BTBSTP</b> (def=0x0)    //    Back-to-back SETUP packets
</li>
<li class="content">
[4]<b style="margin: 20px;">EPRXFOVR</b> (def=0x0)    //    Endpoint Rx FIFO overrun
</li>
<li class="content">
[3]<b style="margin: 20px;">STPF</b> (def=0x0)    //    Setup phase finished
</li>
<li class="content">
[1]<b style="margin: 20px;">EPDIS</b> (def=0x0)    //    Endpoint disabled
</li>
<li class="content">
[0]<b style="margin: 20px;">TF</b> (def=0x0)    //    Transfer finished
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B28<b style="margin: 20px;">DOEP1INTF</b>//   device out endpoint-1 interrupt flag register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">BTBSTP</b> (def=0x0)    //    Back-to-back SETUP packets
</li>
<li class="content">
[4]<b style="margin: 20px;">EPRXFOVR</b> (def=0x0)    //    Endpoint Rx FIFO overrun
</li>
<li class="content">
[3]<b style="margin: 20px;">STPF</b> (def=0x0)    //    Setup phase finished
</li>
<li class="content">
[1]<b style="margin: 20px;">EPDIS</b> (def=0x0)    //    Endpoint disabled
</li>
<li class="content">
[0]<b style="margin: 20px;">TF</b> (def=0x0)    //    Transfer finished
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B48<b style="margin: 20px;">DOEP2INTF</b>//   device out endpoint-2 interrupt flag register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">BTBSTP</b> (def=0x0)    //    Back-to-back SETUP packets
</li>
<li class="content">
[4]<b style="margin: 20px;">EPRXFOVR</b> (def=0x0)    //    Endpoint Rx FIFO overrun
</li>
<li class="content">
[3]<b style="margin: 20px;">STPF</b> (def=0x0)    //    Setup phase finished
</li>
<li class="content">
[1]<b style="margin: 20px;">EPDIS</b> (def=0x0)    //    Endpoint disabled
</li>
<li class="content">
[0]<b style="margin: 20px;">TF</b> (def=0x0)    //    Transfer finished
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B68<b style="margin: 20px;">DOEP3INTF</b>//   device out endpoint-3 interrupt flag register</summary>
<ul>
<li class="content">
[6]<b style="margin: 20px;">BTBSTP</b> (def=0x0)    //    Back-to-back SETUP packets
</li>
<li class="content">
[4]<b style="margin: 20px;">EPRXFOVR</b> (def=0x0)    //    Endpoint Rx FIFO overrun
</li>
<li class="content">
[3]<b style="margin: 20px;">STPF</b> (def=0x0)    //    Setup phase finished
</li>
<li class="content">
[1]<b style="margin: 20px;">EPDIS</b> (def=0x0)    //    Endpoint disabled
</li>
<li class="content">
[0]<b style="margin: 20px;">TF</b> (def=0x0)    //    Transfer finished
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000910<b style="margin: 20px;">DIEP0LEN</b>//   device IN endpoint-0 transfer length register</summary>
<ul>
<li class="content">
[19:20]<b style="margin: 20px;">PCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[0:6]<b style="margin: 20px;">TLEN</b> (def=0x0)    //    Transfer length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B10<b style="margin: 20px;">DOEP0LEN</b>//   device OUT endpoint-0 transfer length register</summary>
<ul>
<li class="content">
[29:30]<b style="margin: 20px;">STPCNT</b> (def=0x0)    //    SETUP packet count
</li>
<li class="content">
[19]<b style="margin: 20px;">PCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[0:6]<b style="margin: 20px;">TLEN</b> (def=0x0)    //    Transfer length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000930<b style="margin: 20px;">DIEP1LEN</b>//   device IN endpoint-1 transfer length register</summary>
<ul>
<li class="content">
[29:30]<b style="margin: 20px;">MCPF</b> (def=0x0)    //    Multi packet count per frame
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[0:18]<b style="margin: 20px;">TLEN</b> (def=0x0)    //    Transfer length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000950<b style="margin: 20px;">DIEP2LEN</b>//   device IN endpoint-2 transfer length register</summary>
<ul>
<li class="content">
[29:30]<b style="margin: 20px;">MCPF</b> (def=0x0)    //    Multi packet count per frame
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[0:18]<b style="margin: 20px;">TLEN</b> (def=0x0)    //    Transfer length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000970<b style="margin: 20px;">DIEP3LEN</b>//   device IN endpoint-3 transfer length register</summary>
<ul>
<li class="content">
[29:30]<b style="margin: 20px;">MCPF</b> (def=0x0)    //    Multi packet count per frame
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[0:18]<b style="margin: 20px;">TLEN</b> (def=0x0)    //    Transfer length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B30<b style="margin: 20px;">DOEP1LEN</b>//   device OUT endpoint-1 transfer length register</summary>
<ul>
<li class="content">
[29:30]<b style="margin: 20px;">STPCNT_RXDPID</b> (def=0x0)    //    SETUP packet count/Received data PID
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[0:18]<b style="margin: 20px;">TLEN</b> (def=0x0)    //    Transfer length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B50<b style="margin: 20px;">DOEP2LEN</b>//   device OUT endpoint-2 transfer length register</summary>
<ul>
<li class="content">
[29:30]<b style="margin: 20px;">STPCNT_RXDPID</b> (def=0x0)    //    SETUP packet count/Received data PID
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[0:18]<b style="margin: 20px;">TLEN</b> (def=0x0)    //    Transfer length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000B70<b style="margin: 20px;">DOEP3LEN</b>//   device OUT endpoint-3 transfer length register</summary>
<ul>
<li class="content">
[29:30]<b style="margin: 20px;">STPCNT_RXDPID</b> (def=0x0)    //    SETUP packet count/Received data PID
</li>
<li class="content">
[19:28]<b style="margin: 20px;">PCNT</b> (def=0x0)    //    Packet count
</li>
<li class="content">
[0:18]<b style="margin: 20px;">TLEN</b> (def=0x0)    //    Transfer length
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000918<b style="margin: 20px;">DIEP0TFSTAT</b>//   device IN endpoint 0 transmit FIFO status register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IEPTFS</b> (def=0x200)    //    IN endpoint TxFIFO space remaining
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000938<b style="margin: 20px;">DIEP1TFSTAT</b>//   device IN endpoint 1 transmit FIFO status register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IEPTFS</b> (def=0x200)    //    IN endpoint TxFIFO space remaining
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000958<b style="margin: 20px;">DIEP2TFSTAT</b>//   device IN endpoint 2 transmit FIFO status register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IEPTFS</b> (def=0x200)    //    IN endpoint TxFIFO space remaining
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000978<b style="margin: 20px;">DIEP3TFSTAT</b>//   device IN endpoint 3 transmit FIFO status register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">IEPTFS</b> (def=0x200)    //    IN endpoint TxFIFO space remaining
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x50000E00<b style="margin: 20px;">USBFS_PWRCLK</b>// USB on the go full speed</summary>
<ul>
<li class="content"><details><summary>0x50000E00<b style="margin: 20px;">PWRCLKCTL</b>//   power and clock gating control register (PWRCLKCTL)</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SUCLK</b> (def=0x0)    //    Stop the USB clock
</li>
<li class="content">
[1]<b style="margin: 20px;">SHCLK</b> (def=0x0)    //    Stop HCLK
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002C00<b style="margin: 20px;">WWDGT</b>// Window watchdog timer</summary>
<ul>
<li class="content"><details><summary>0x40002C00<b style="margin: 20px;">CTL</b>//   Control register</summary>
<ul>
<li class="content">
[7]<b style="margin: 20px;">WDGTEN</b> (def=0x0)    //    Activation bit
</li>
<li class="content">
[0:6]<b style="margin: 20px;">CNT</b> (def=0x7F)    //    7-bit counter
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002C04<b style="margin: 20px;">CFG</b>//   Configuration register</summary>
<ul>
<li class="content">
[9]<b style="margin: 20px;">EWIE</b> (def=0x0)    //    Early wakeup interrupt
</li>
<li class="content">
[7:8]<b style="margin: 20px;">PSC</b> (def=0x0)    //    Prescaler
</li>
<li class="content">
[0:6]<b style="margin: 20px;">WIN</b> (def=0x7F)    //    7-bit window value
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002C08<b style="margin: 20px;">STAT</b>//   Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EWIF</b> (def=0x0)    //    Early wakeup interrupt flag
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li>[0]  <b>WWDGT</b>    //    </li>
</ul>
</ul>
</details></li>
</ul>

  </body>
</html>
