Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Oct 15 02:44:48 2022
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/System/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                1.70e-02 9.46e-02 1.07e+07    0.122 100.0
  mux2X1_U6 (mux2X1_1)                 9.52e-06 4.05e-05 1.37e+04 6.37e-05   0.1
  mux2X1_U5 (mux2X1_2)                 1.29e-05 5.61e-05 1.35e+04 8.26e-05   0.1
  mux2X1_U4 (mux2X1_3)                 8.47e-05 6.92e-05 1.26e+04 1.66e-04   0.1
  mux2X1_U3 (mux2X1_4)                 1.73e-03 9.00e-04 1.38e+04 2.64e-03   2.2
  mux2X1_U2 (mux2X1_5)                 9.76e-08 2.26e-08 1.37e+04 1.38e-05   0.0
  mux2X1_U1 (mux2X1_6)                 1.57e-04 4.72e-05 1.26e+04 2.17e-04   0.2
  mux2X1_UO (mux2X1_0)                 9.58e-03 6.39e-04 1.24e+04 1.02e-02   8.4
  UART_I0 (UART_test_1)                1.02e-03 4.44e-03 1.50e+06 6.96e-03   5.7
    UART_TX_I0 (UART_TX_test_1)        3.64e-04 1.55e-03 6.62e+05 2.58e-03   2.1
      Parity_Calc_I (Parity_Calc_test_1)
                                       1.07e-06 5.47e-04 2.54e+05 8.02e-04   0.7
      MUX_I (MUX_test_1)                  0.000 8.44e-05 3.93e+04 1.24e-04   0.1
      FSM_I (FSM_test_1)               3.52e-07 2.45e-04 1.11e+05 3.57e-04   0.3
      serializer_I (serializer_test_1) 1.43e-07 6.49e-04 2.52e+05 9.00e-04   0.7
    UART_RX_I0 (UART_RX_test_1)        6.26e-04 2.86e-03 8.36e+05 4.32e-03   3.5
      RX_FSM (RX_FSM_test_1)           1.10e-04 5.04e-04 1.32e+05 7.46e-04   0.6
      edge_bit_counter_I (edge_bit_counter_test_1)
                                       6.15e-05 8.12e-04 1.63e+05 1.04e-03   0.8
      data_sampling_I (data_sampling_test_1)
                                       7.95e-05 5.27e-04 2.58e+05 8.65e-04   0.7
      stop_check_I (stop_check)           0.000    0.000 1.32e+04 1.32e-05   0.0
      parity_check_I (parity_check)    7.11e-06 3.02e-05 1.17e+05 1.54e-04   0.1
      strt_check_I (strt_check)           0.000    0.000 2.84e+03 2.84e-06   0.0
      deserializer_I (deserializer_test_1)
                                       4.28e-05 9.65e-04 1.45e+05 1.15e-03   0.9
  ALU_I0 (ALU_test_1)                  6.64e-05 1.29e-02 4.24e+06 1.72e-02  14.0
    mult_65 (ALU_DW02_mult_0)          5.30e-06 1.23e-06 1.65e+06 1.66e-03   1.4
    add_59 (ALU_DW01_add_0)            6.98e-07 7.83e-06 2.05e+05 2.13e-04   0.2
    sub_62 (ALU_DW01_sub_0)            1.17e-06 8.72e-06 2.48e+05 2.57e-04   0.2
    div_68 (ALU_DW_div_uns_0)          1.92e-06 1.16e-05 1.24e+06 1.25e-03   1.0
  SYS_CTRL_I0 (SYS_CTRL_test_1)        1.67e-04 6.91e-03 5.96e+05 7.67e-03   6.3
    SYS_CTRL_TX_I0 (SYS_CTRL_TX_test_1)
                                       7.24e-05 1.52e-03 1.98e+05 1.79e-03   1.5
    SYS_CTRL_RX_I0 (SYS_CTRL_RX_test_1)
                                       9.45e-05 5.39e-03 3.95e+05 5.88e-03   4.8
  RST_SYNC_I1 (RST_SYNC_test_1)        2.00e-06 2.63e-04 2.80e+04 2.93e-04   0.2
  RST_SYNC_I0 (RST_SYNC_test_0)        1.02e-05 1.14e-03 2.86e+04 1.17e-03   1.0
  DATA_SYNC_I1 (DATA_SYNC_test_1)         0.000 7.03e-04 1.94e+05 8.96e-04   0.7
    MultiFlipFlop (Multi_Flip_Flop_test_1)
                                          0.000 1.18e-04 2.42e+04 1.42e-04   0.1
  DATA_SYNC_I0 (DATA_SYNC_test_0)      2.53e-06 4.89e-03 1.99e+05 5.09e-03   4.2
    MultiFlipFlop (Multi_Flip_Flop_test_0)
                                       3.08e-07 8.28e-04 2.51e+04 8.53e-04   0.7
  BIT_SYNC_I0 (BIT_SYNC_test_1)        1.04e-06 8.29e-04 2.51e+04 8.55e-04   0.7
  Clock_Gating_I0 (Clock_Gating)       5.65e-09 7.99e-04 1.88e+04 8.18e-04   0.7
  ClkDiv_I0 (ClkDiv_test_1)            4.62e-05 7.39e-04 2.61e+05 1.05e-03   0.9
  RegFile_I0 (RegFile_test_1)          2.86e-03 5.92e-02 3.50e+06 6.55e-02  53.6
1
