I915_GEM_GPU_DOMAINS	,	V_254
virt	,	V_242
PIPE_CONTROL_STALL_AT_SCOREBOARD	,	V_47
execlist_queue	,	V_224
intel_ring_cacheline_align	,	F_192
upper_32_bits	,	F_93
GT_RENDER_L3_PARITY_ERROR_INTERRUPT	,	V_193
dev	,	V_4
gen6_add_request	,	F_98
MI_SEMAPHORE_REGISTER	,	V_169
unlikely	,	F_191
MI_INVALIDATE_TLB	,	V_255
PIPE_CONTROL_FLUSH_ENABLE	,	V_146
MI_BATCH_NON_SECURE_HSW	,	V_262
IS_HASWELL	,	F_209
PARTIAL_INSTRUCTION_SHOOTDOWN_DISABLE	,	V_110
mbox_reg	,	V_153
MI_READ_FLUSH	,	V_36
scratch	,	V_43
EIO	,	V_79
I915_MAX_WA_REGS	,	V_107
BCS	,	V_182
init_status_page	,	F_146
GEN6_VVESYNC	,	V_317
size	,	V_18
__intel_ring_space	,	F_2
HEAD_ADDR	,	V_21
intel_init_bsd2_ring_buffer	,	F_213
busaddr	,	V_72
MI_FLUSH_DW_USE_GTT	,	V_151
IS_845G	,	F_164
irq_mask	,	V_178
RCS	,	V_125
i915_reset_in_progress	,	F_218
I915_WRITE_START	,	F_54
"No dual-BSD ring on non-BDW machine\n"	,	L_23
PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE	,	V_55
IS_GEN2	,	F_36
dispatch_execbuffer	,	V_285
BLT_RING_BASE	,	V_301
"Failed to allocate status page\n"	,	L_12
gen6_ring_dispatch_execbuffer	,	F_205
EBUSY	,	V_241
GEN6_BSD_SLEEP_PSMI_CONTROL	,	V_248
RENDER_HWS_PGA_GEN7	,	V_181
intel_ringbuffer	,	V_10
IS_GEN8	,	F_210
IS_GEN7	,	F_82
wait_for	,	F_39
i915_wait_seqno	,	F_172
MI_SEMAPHORE_SYNC_VEV	,	V_314
IS_GEN6	,	F_83
IS_GEN5	,	F_13
intel_init_bsd_ring_buffer	,	F_212
MI_SEMAPHORE_SYNC_VER	,	V_313
status_page	,	V_189
"failed to quiesce %s whilst cleaning up: %d\n"	,	L_27
_MASKED_BIT_ENABLE	,	F_38
gen8_emit_pipe_control	,	F_22
FBC_REND_CACHE_CLEAN	,	V_263
get_seqno	,	V_274
tail	,	V_17
GFX_REPLAY_MODE	,	V_132
i	,	V_97
drm_i915_gem_object	,	V_77
I915_DISPATCH_PINNED	,	V_207
n	,	V_231
MI_SEMAPHORE_SYNC_VEB	,	V_315
jiffies	,	V_235
w	,	V_99
waiter	,	V_140
"render ring"	,	L_17
GEN6_VEBSYNC	,	V_309
DRM_DEBUG_KMS	,	F_50
BLT_DEPTH_32	,	V_204
gen6_ring_sync	,	F_102
acthd	,	V_66
intel_ring_init_seqno	,	F_193
err_unref	,	V_93
gen8_ring_get_irq	,	F_138
MI_INVALIDATE_ISP	,	V_41
reg	,	V_103
RING_NR_PAGES	,	V_82
useless	,	V_152
sgl	,	V_88
intel_pin_and_map_ringbuffer_obj	,	F_152
rem	,	V_243
MSG_FBC_REND_STATE	,	V_61
VS_TIMER_DISPATCH	,	V_127
intel_init_ring_buffer	,	F_158
ret	,	V_31
GFX_MODE_GEN7	,	V_131
CACHELINE_BYTES	,	V_45
iowrite32	,	F_182
count	,	V_101
intel_ring_initialized	,	F_1
POSTING_READ	,	F_107
list	,	V_245
gen4_render_ring_flush	,	F_11
spin_unlock_irqrestore	,	F_118
DRM_ERROR	,	F_41
HAS_BROKEN_CS_TLB	,	F_211
GEN6_BSD_RNCID	,	V_250
"Failed to allocate batch bo\n"	,	L_20
invalidate_domains	,	V_28
iounmap	,	F_151
MI_SEMAPHORE_SIGNAL	,	V_148
_MASKED_BIT_DISABLE	,	F_47
hsw_vebox_put_irq	,	F_136
GEN6_BVSYNC	,	V_294
intel_fini_pipe_control	,	F_58
MI_BATCH_PPGTT_HSW	,	V_261
trace_i915_ring_wait_begin	,	F_175
init_render_ring	,	F_81
I915_NEED_GFX_HWS	,	F_52
I915_WRITE_TAIL	,	F_25
engine	,	V_12
semaphore_obj	,	V_137
kmalloc	,	F_188
end	,	V_234
MI_STORE_REGISTER_MEM	,	F_20
ERESTARTSYS	,	V_240
GEN6_VRSYNC	,	V_280
MI_STORE_DWORD_INDEX_SHIFT	,	V_158
"Failed to allocate semaphore bo. Disabling semaphores\n"	,	L_18
intel_read_status_page	,	F_108
"Failed to pin semaphore bo. Disabling semaphores\n"	,	L_19
seqno	,	V_160
PIPE_CONTROL_MEDIA_STATE_CLEAR	,	V_63
GT_RENDER_USER_INTERRUPT	,	V_273
length	,	V_195
"blitter ring"	,	L_25
PIPE_CONTROL_GLOBAL_GTT	,	V_48
intel_stop_ring_buffer	,	F_168
dev_private	,	V_24
fbc_dirty	,	V_60
obj	,	V_14
gen6_ring_put_irq	,	F_133
list_entry	,	F_186
DRM_DEBUG	,	F_56
I830_WA_SIZE	,	V_286
MI_FLUSH	,	V_32
"failed to set %s head to zero "	,	L_4
STALL_DOP_GATING_DISABLE	,	V_111
intel_irqs_enabled	,	F_115
"bsd ring"	,	L_22
enable_execlists	,	V_6
init_workarounds_ring	,	F_78
ENOMEM	,	V_90
SRC_COPY_BLT_CMD	,	V_209
sg_page	,	F_60
IS_I830	,	F_163
gen6_ring_get_irq	,	F_132
init_context	,	V_269
BLT_HWS_PGA_GEN7	,	V_183
dev_priv	,	V_23
i915_gem_object_create_stolen	,	F_157
round_up	,	F_97
GEN8_BCS_IRQ_SHIFT	,	V_302
intel_ring_get_active_head	,	F_26
HZ	,	V_236
CACHE_MODE_1	,	V_119
CACHE_MODE_0	,	V_133
gen5_enable_gt_irq	,	F_117
id	,	V_13
likely	,	F_103
init	,	V_228
PM_VEBOX_USER_INTERRUPT	,	V_312
status_page_dmah	,	V_71
kmap	,	F_67
GEN8_WAIT_OFFSET	,	F_101
gtt	,	V_217
intel_unpin_ringbuffer_obj	,	F_150
I915_CACHE_LLC	,	V_92
intel_init_pipe_control	,	F_63
ENOSPC	,	V_108
RING_TAIL	,	F_200
I915_GEM_HWS_SCRATCH_ADDR	,	V_258
GEN8_4x4_STC_OPTIMIZATION_DISABLE	,	V_120
gen8_ring_sync	,	F_100
PIPE_CONTROL_CS_STALL	,	V_46
I915_READ_CTL	,	F_46
default_context	,	V_9
i915_gem_obj_ggtt_pin	,	F_66
intel_destroy_ringbuffer_obj	,	F_155
wa_add	,	F_72
MI_BATCH_BUFFER	,	V_211
cmd	,	V_30
i830_dispatch_execbuffer	,	F_142
wait	,	V_171
intel_ring_setup_status_page	,	F_53
pc_render_add_request	,	F_104
"Failed to allocate ringbuffer %s: %d\n"	,	L_14
STOP_RING	,	V_74
RING_ACTHD	,	F_29
MI_SEMAPHORE_GLOBAL_GTT	,	V_163
PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE	,	V_54
MI_MODE	,	V_126
ring_set_seqno	,	F_110
COLOR_BLT_CMD	,	V_202
intel_init_vebox_ring_buffer	,	F_215
MI_SEMAPHORE_SYNC_RB	,	V_278
PIPE_CONTROL_FLUSH	,	F_105
gen6_bsd_ring_flush	,	F_201
bdw_init_workarounds	,	F_73
drm_gem_object_unreference	,	F_62
err	,	V_91
"%s: wait for SyncFlush to complete for TLB invalidation timed out\n"	,	L_11
stop_ring	,	F_34
MI_SEMAPHORE_SYNC_RV	,	V_277
MI_SEMAPHORE_SYNC_RVE	,	V_279
GEN6_VERSYNC	,	V_282
gen7_render_ring_flush	,	F_21
INSTPM_FORCE_ORDERING	,	V_136
i915_workarounds	,	V_98
to_i915	,	F_35
ring_setup_phys_status_page	,	F_32
gen5_ring_put_irq	,	F_119
gfx_addr	,	V_190
MI_SEMAPHORE_SYNC_BVE	,	V_306
ring_write_tail	,	F_24
ppgtt	,	V_259
RING_VALID	,	V_83
gen6_gt_force_wake_get	,	F_49
outstanding_lazy_seqno	,	V_147
VCS2	,	V_184
signaller	,	V_138
semaphores	,	V_267
I915_READ_START	,	F_51
i915_cmd_parser_fini_ring	,	F_169
err_unpin	,	V_95
"%s hws offset: 0x%08x\n"	,	L_13
pages	,	V_87
u32	,	T_1
gtt_offset	,	V_44
buffer	,	V_15
intel_ring_flag	,	F_5
mm	,	V_237
"timed out waiting for the BSD ring to wake up\n"	,	L_16
GEN8_RING_SEMAPHORE_INIT	,	V_276
irq_get	,	V_271
gen6_bsd_ring_write_tail	,	F_198
intel_ring_invalidate_all_caches	,	F_217
intel_init_render_ring_buffer	,	F_207
"bsd2 ring"	,	L_24
I915_READ64_2x32	,	F_28
hsw_vebox_get_irq	,	F_134
gen6_signal	,	F_96
ringbuf	,	V_11
spin_lock_irqsave	,	F_116
cleanup	,	V_230
I915_GEM_DOMAIN_COMMAND	,	V_40
gen6_gt_force_wake_put	,	F_57
gpu_caches_dirty	,	V_102
list_for_each_entry	,	F_171
HALF_SLICE_CHICKEN3	,	V_114
I915_RING_FREE_SPACE	,	V_20
gen6_render_ring_flush	,	F_16
last_retired_head	,	V_85
intel_wrap_ring_buffer	,	F_181
i9xx_add_request	,	F_131
GEN8_SAMPLER_POWER_BYPASS_DIS	,	V_115
head	,	V_16
TAIL_ADDR	,	V_84
intel_write_status_page	,	F_111
MI_SEMAPHORE_WAIT	,	V_162
I830_TLB_ENTRIES	,	V_206
MBOX_UPDATE_DWORDS	,	F_89
GEN6_RVESYNC	,	V_316
IS_G4X	,	F_12
MI_SEMAPHORE_SYNC_VB	,	V_291
MI_BATCH_NON_SECURE	,	V_212
HAS_L3_DPF	,	F_84
request_list	,	V_223
irq_put	,	V_272
IS_BROADWELL	,	F_79
RING_IMR	,	F_139
GEN6_RVSYNC	,	V_293
PIPE_CONTROL_GLOBAL_GTT_IVB	,	V_64
mmio_base	,	V_68
i915_dispatch_execbuffer	,	F_144
MI_SEMAPHORE_SYNC_VR	,	V_290
i915_gem_has_seqno_wrapped	,	F_99
u64	,	T_2
MI_SEMAPHORE_SYNC_INVALID	,	V_145
"Number of Workarounds emitted: %d\n"	,	L_10
bytes	,	V_246
intel_ring_alloc_seqno	,	F_187
I915_GEM_HWS_INDEX	,	V_157
effective_size	,	V_227
GEN6_WIZ_HASHING_MASK	,	V_122
dw1	,	V_166
gen6_enable_pm_irq	,	F_135
MI_FLUSH_DW_OP_STOREDW	,	V_150
ring	,	V_2
irq_refcount	,	V_176
DIV_ROUND_UP	,	F_143
cs_offset	,	V_201
prev	,	V_244
GEN6_BRSYNC	,	V_281
I915_WRITE	,	F_33
"Failed to ping batch bo\n"	,	L_21
CM0_STC_EVICT_DISABLE_LRA_SNB	,	V_134
mbox	,	V_154
msleep	,	F_176
ILK_BSD_USER_INTERRUPT	,	V_297
i9xx_ring_put_irq	,	F_122
POSTING_READ16	,	F_125
gen7_render_ring_cs_stall_wa	,	F_17
len	,	V_200
intel_ring_begin	,	F_8
gen8_rcs_signal	,	F_88
pc_render_get_seqno	,	F_112
MI_SEMAPHORE_MBOX	,	V_167
i8xx_ring_get_irq	,	F_123
I915_WRITE_HEAD	,	F_45
VEBOX_RING_BASE	,	V_310
ctx	,	V_96
"Failed to pin and map ringbuffer %s: %d\n"	,	L_15
GEN7_ROW_CHICKEN2	,	V_112
MI_NO_WRITE_FLUSH	,	V_34
"ctl %08x head %08x tail %08x start %08x\n"	,	L_3
intel_ring_idle	,	F_183
intel_ring_emit	,	F_9
trace_i915_gem_ring_flush	,	F_216
stop_rings	,	V_26
BLT_WRITE_RGBA	,	V_203
WA_SET_BIT_MASKED	,	F_74
I915_GEM_DOMAIN_INSTRUCTION	,	V_38
semaphore	,	V_143
i915_semaphore_is_enabled	,	F_208
GFP_KERNEL	,	V_221
MI_BATCH_BUFFER_START	,	V_196
IS_CHERRYVIEW	,	F_80
MI_SEMAPHORE_SAD_GTE_SDD	,	V_165
i915_gem_get_seqno	,	F_189
MI_FLUSH_DW_STORE_INDEX	,	V_257
intel_emit_post_sync_nonzero_flush	,	F_14
GEN6_WIZ_HASHING_16x4	,	V_123
I830_BATCH_LIMIT	,	V_208
current	,	V_239
PIPE_CONTROL_TLB_INVALIDATE	,	V_53
WA_SET_FIELD_MASKED	,	F_76
MI_BATCH_BUFFER_START_GEN8	,	V_260
GT_BLT_USER_INTERRUPT	,	V_303
INTEL_INFO	,	F_27
GEN7_GT_MODE	,	V_121
I915_WRITE_MODE	,	F_37
GEN6_BSD_SLEEP_MSG_DISABLE	,	V_249
PIN_NONBLOCK	,	V_268
MI_SEMAPHORE_SYNC_VVE	,	V_292
GEN6_BSD_SLEEP_INDICATOR	,	V_251
i915_gem_obj_ggtt_offset	,	F_55
"Failed to allocate seqno page\n"	,	L_8
render_ring_cleanup	,	F_87
i915_add_request	,	F_184
hweight32	,	F_90
ring_mask	,	V_142
drm_i915_private	,	V_22
uint32_t	,	T_3
HDC_FENCE_DEST_SLM_DISABLE	,	V_118
i9xx_ring_get_irq	,	F_121
GT_PARITY_ERROR	,	F_86
intel_ring_workarounds_emit	,	F_69
gen8_ring_dispatch_execbuffer	,	F_202
HWS_PGA	,	V_73
gen6_disable_pm_irq	,	F_137
sync_seqno	,	V_225
RENDER_RING_BASE	,	V_266
BSD_RING_BASE	,	V_296
PIPE_CONTROL_STATE_CACHE_INVALIDATE	,	V_58
hsw_ring_dispatch_execbuffer	,	F_204
irq_lock	,	V_175
ring_get_seqno	,	F_109
__iomem	,	T_4
intel_init_blt_ring_buffer	,	F_214
I915_READ_TAIL	,	F_43
signal_ggtt	,	V_144
INIT_LIST_HEAD	,	F_160
PIPE_CONTROL_DEPTH_CACHE_FLUSH	,	V_52
MI_STORE_DWORD_INDEX	,	V_156
intel_ring_flush_all_caches	,	F_71
FBC_REND_NUKE	,	V_65
GEN8_ROW_CHICKEN	,	V_109
intel_ring_wait_request	,	F_170
GEN6_RBSYNC	,	V_307
MI_LOAD_REGISTER_IMM	,	F_19
"%s : timed out trying to stop ring\n"	,	L_1
PIPE_CONTROL_QW_WRITE	,	V_49
write_tail	,	V_27
MI_SEMAPHORE_TARGET	,	F_94
GEN8_VCS2_IRQ_SHIFT	,	V_300
intel_alloc_ringbuffer_obj	,	F_156
intel_ring_space	,	F_3
GEN6_BSD_RING_BASE	,	V_287
PIPE_CONTROL_CONST_CACHE_INVALIDATE	,	V_57
signal_pending	,	F_177
FORCEWAKE_ALL	,	V_78
name	,	V_76
idx	,	V_106
sync_to	,	V_275
I915_WRITE_IMR	,	F_85
i8xx_ring_put_irq	,	F_126
BUG_ON	,	F_162
PIPE_CONTROL_VF_CACHE_INVALIDATE	,	V_56
BSD_HWS_PGA_GEN7	,	V_186
need_sw_cache_clean	,	V_265
lazy_coherency	,	V_174
flush	,	V_253
kzalloc	,	F_159
gen6_ring_get_seqno	,	F_106
gen5_ring_get_irq	,	F_114
cleanup_status_page	,	F_145
HDC_DONOT_FETCH_MEM_WHEN_MASKED	,	V_124
mask	,	V_104
RING_SYNC_1	,	F_195
RING_SYNC_2	,	F_197
PIPE_CONTROL_NOTIFY	,	V_173
GFX_OP_PIPE_CONTROL	,	F_15
RING_SYNC_0	,	F_194
drm_pci_alloc	,	F_149
DOP_CLOCK_GATING_DISABLE	,	V_113
I915_DISPATCH_SECURE	,	V_198
virtual_start	,	V_216
mmio	,	V_180
I915_GEM_DOMAIN_SAMPLER	,	V_35
irq_queue	,	V_226
MI_INVALIDATE_BSD	,	V_256
base	,	V_89
add_request	,	V_270
RING_HWS_PGA_GEN6	,	F_127
intel_cleanup_ring_buffer	,	F_167
I915_WRITE64	,	F_199
page_addr	,	V_214
list_empty	,	F_185
GEN6_BVESYNC	,	V_318
__intel_ring_advance	,	F_6
pc_render_set_seqno	,	F_113
gen8_render_ring_flush	,	F_23
drm_device	,	V_3
HDC_FORCE_NON_COHERENT	,	V_117
MI_NOOP	,	V_37
num_dwords	,	V_139
gen8_xcs_signal	,	F_95
init_waitqueue_head	,	F_161
HAS_LLC	,	F_147
"%s initialization failed "	,	L_6
PIPE_CONTROL_WRITE_FLUSH	,	V_172
I915_READ_MODE	,	F_40
DRM_DEBUG_DRIVER	,	F_68
val	,	V_105
BLT_ROP_COLOR_COPY	,	V_205
cpu_page	,	V_94
MI_BATCH_NON_SECURE_I965	,	V_199
i915	,	V_5
VEBOX_HWS_PGA_GEN7	,	V_188
fbc	,	V_264
wait_mbox	,	V_170
i965_dispatch_execbuffer	,	F_141
GEN6_VEVSYNC	,	V_295
ASYNC_FLIP_PERF_DISABLE	,	V_128
i915_cmd_parser_init_ring	,	F_165
__intel_ring_prepare	,	F_190
GEN6_VBSYNC	,	V_308
intel_engine_cs	,	V_1
init_ring_common	,	F_48
for_each_ring	,	F_91
gt_ro	,	V_220
"video enhancement ring"	,	L_26
i915_gem_object_set_cache_level	,	F_65
PAGE_SIZE	,	V_81
GFX_MODE	,	V_129
I915_BSD_USER_INTERRUPT	,	V_298
GFX_TLB_INVALIDATE_EXPLICIT	,	V_130
GT_BSD_USER_INTERRUPT	,	V_289
RING_INSTPM	,	F_129
kfree	,	F_166
USES_PPGTT	,	F_203
VCS	,	V_185
flags	,	V_50
I915_READ	,	F_31
MI_SEMAPHORE_COMPARE	,	V_168
GEN8_VCS1_IRQ_SHIFT	,	V_288
out	,	V_80
GEN8_VECS_IRQ_SHIFT	,	V_311
RING_ACTHD_UDW	,	F_30
gen	,	V_67
time_after	,	F_179
ACTHD	,	V_69
MI_USER_INTERRUPT	,	V_159
"%s head not reset to zero "	,	L_2
active_list	,	V_222
intel_ring_stopped	,	F_4
"%s initialization failed [head=%08x], fudging\n"	,	L_5
dctx	,	V_8
interruptible	,	V_238
I915_WRITE_CTL	,	F_44
EINVAL	,	V_219
last_seqno	,	V_161
MI_SEMAPHORE_SYNC_BV	,	V_305
VECS	,	V_187
flush_domains	,	V_29
MI_SRM_LRM_GLOBAL_GTT	,	V_62
MI_SEMAPHORE_SYNC_BR	,	V_304
RING_HWS_PGA	,	F_128
chv_init_workarounds	,	F_77
irq_enable_mask	,	V_177
space	,	V_19
"ctl %08x (valid? %d) head %08x tail %08x start %08x [expected %08lx]\n"	,	L_7
lower_32_bits	,	F_92
gen7_ring_fbc_flush	,	F_18
gpu_error	,	V_25
intel_context	,	V_7
BLT_ROP_SRC_COPY	,	V_210
gen2_render_ring_flush	,	F_7
MI_EXE_FLUSH	,	V_39
HAS_VEBOX	,	F_196
MI_SEMAPHORE_POLL	,	V_164
trace_i915_ring_wait_end	,	F_180
"%s pipe control offset: 0x%08x\n"	,	L_9
INSTPM_SYNC_FLUSH	,	V_192
kunmap	,	F_59
i915_gem_alloc_object	,	F_64
offset	,	V_194
MODE_IDLE	,	V_75
hangcheck	,	V_86
num_rings	,	V_141
GT_RENDER_PIPECTL_NOTIFY_INTERRUPT	,	V_283
GEN6_NOSYNC	,	V_155
I915_WRITE16	,	F_124
IMR	,	V_179
gen6_ring_flush	,	F_206
INSTPM_TLB_INVALIDATE	,	V_191
INSTPM	,	V_135
PIN_MAPPABLE	,	V_213
request	,	V_233
workarounds	,	V_100
i915_gem_retire_requests_ring	,	F_173
scratch_addr	,	V_42
gen5_disable_gt_irq	,	F_120
set_seqno	,	V_247
MI_BATCH_GTT	,	V_197
vaddr	,	V_215
mappable_base	,	V_218
PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH	,	V_51
i915_gem_check_wedge	,	F_178
i915_gem_object_ggtt_unpin	,	F_61
MI_FLUSH_DW	,	V_149
bsd_ring_flush	,	F_130
ioremap_wc	,	F_154
HDC_CHICKEN0	,	V_116
I915_GEM_DOMAIN_RENDER	,	V_33
addr	,	V_70
value	,	V_59
preallocated_lazy_request	,	V_229
GEN8_BSD2_RING_BASE	,	V_299
I915_READ_HEAD	,	F_42
init_phys_status_page	,	F_148
i915_gem_object_set_to_gtt_domain	,	F_153
WARN_ON	,	F_70
ring_wait_for_space	,	F_174
invalidate	,	V_252
IS_BDW_GT3	,	F_75
gen8_ring_put_irq	,	F_140
I915_USER_INTERRUPT	,	V_284
intel_ring_advance	,	F_10
drm_i915_gem_request	,	V_232
