 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 01:57:27 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row1_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  row1_reg[4]/CK (DFF_X2)                               0.0000     0.0000 r
  row1_reg[4]/Q (DFF_X2)                                0.6303     0.6303 f
  U1156/ZN (XNOR2_X2)                                   0.2742     0.9045 f
  U1157/ZN (XNOR2_X2)                                   0.2982     1.2028 f
  U1158/ZN (XNOR2_X2)                                   0.2638     1.4666 f
  U928/ZN (INV_X1)                                      0.1598     1.6264 r
  U1167/ZN (NAND4_X2)                                   0.1033     1.7297 f
  U489/ZN (NAND2_X1)                                    0.1405     1.8702 r
  U752/ZN (NAND2_X2)                                    0.0705     1.9407 f
  U751/ZN (NAND2_X2)                                    0.0887     2.0295 r
  U750/ZN (NAND2_X2)                                    0.0588     2.0882 f
  dut_sram_write_data_reg[2]/D (DFF_X2)                 0.0000     2.0882 f
  data arrival time                                                2.0882

  clock clk (rise edge)                                 2.4360     2.4360
  clock network delay (ideal)                           0.0000     2.4360
  clock uncertainty                                    -0.0500     2.3860
  dut_sram_write_data_reg[2]/CK (DFF_X2)                0.0000     2.3860 r
  library setup time                                   -0.2977     2.0883
  data required time                                               2.0883
  --------------------------------------------------------------------------
  data required time                                               2.0883
  data arrival time                                               -2.0882
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0000


1
