/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC_SAR_1_ADC_SAR */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_1_IRQ */
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x02u
#define ADC_SAR_1_IRQ__INTC_NUMBER 1u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__INDEX 0x00u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x01u

/* ButtonSW1 */
#define ButtonSW1__0__INTTYPE CYREG_PICU2_INTTYPE2
#define ButtonSW1__0__MASK 0x04u
#define ButtonSW1__0__PC CYREG_PRT2_PC2
#define ButtonSW1__0__PORT 2u
#define ButtonSW1__0__SHIFT 2u
#define ButtonSW1__AG CYREG_PRT2_AG
#define ButtonSW1__AMUX CYREG_PRT2_AMUX
#define ButtonSW1__BIE CYREG_PRT2_BIE
#define ButtonSW1__BIT_MASK CYREG_PRT2_BIT_MASK
#define ButtonSW1__BYP CYREG_PRT2_BYP
#define ButtonSW1__CTL CYREG_PRT2_CTL
#define ButtonSW1__DM0 CYREG_PRT2_DM0
#define ButtonSW1__DM1 CYREG_PRT2_DM1
#define ButtonSW1__DM2 CYREG_PRT2_DM2
#define ButtonSW1__DR CYREG_PRT2_DR
#define ButtonSW1__INP_DIS CYREG_PRT2_INP_DIS
#define ButtonSW1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define ButtonSW1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define ButtonSW1__LCD_EN CYREG_PRT2_LCD_EN
#define ButtonSW1__MASK 0x04u
#define ButtonSW1__PORT 2u
#define ButtonSW1__PRT CYREG_PRT2_PRT
#define ButtonSW1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define ButtonSW1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define ButtonSW1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define ButtonSW1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define ButtonSW1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define ButtonSW1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define ButtonSW1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define ButtonSW1__PS CYREG_PRT2_PS
#define ButtonSW1__SHIFT 2u
#define ButtonSW1__SLW CYREG_PRT2_SLW

/* Cmod */
#define Cmod__0__INTTYPE CYREG_PICU15_INTTYPE4
#define Cmod__0__MASK 0x10u
#define Cmod__0__PC CYREG_IO_PC_PRT15_PC4
#define Cmod__0__PORT 15u
#define Cmod__0__SHIFT 4u
#define Cmod__AG CYREG_PRT15_AG
#define Cmod__AMUX CYREG_PRT15_AMUX
#define Cmod__BIE CYREG_PRT15_BIE
#define Cmod__BIT_MASK CYREG_PRT15_BIT_MASK
#define Cmod__BYP CYREG_PRT15_BYP
#define Cmod__CTL CYREG_PRT15_CTL
#define Cmod__DM0 CYREG_PRT15_DM0
#define Cmod__DM1 CYREG_PRT15_DM1
#define Cmod__DM2 CYREG_PRT15_DM2
#define Cmod__DR CYREG_PRT15_DR
#define Cmod__INP_DIS CYREG_PRT15_INP_DIS
#define Cmod__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Cmod__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Cmod__LCD_EN CYREG_PRT15_LCD_EN
#define Cmod__MASK 0x10u
#define Cmod__PORT 15u
#define Cmod__PRT CYREG_PRT15_PRT
#define Cmod__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Cmod__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Cmod__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Cmod__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Cmod__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Cmod__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Cmod__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Cmod__PS CYREG_PRT15_PS
#define Cmod__SHIFT 4u
#define Cmod__SLW CYREG_PRT15_SLW

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_1_Sync_ctrl_reg__1__POS 1
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB09_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB09_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0x03u
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB09_MSK

/* Count7_1 */
#define Count7_1_Counter7__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Count7_1_Counter7__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Count7_1_Counter7__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Count7_1_Counter7__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Count7_1_Counter7__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Count7_1_Counter7__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define Count7_1_Counter7__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Count7_1_Counter7__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define Count7_1_Counter7__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Count7_1_Counter7__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Count7_1_Counter7__CONTROL_REG CYREG_B0_UDB08_CTL
#define Count7_1_Counter7__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define Count7_1_Counter7__COUNT_REG CYREG_B0_UDB08_CTL
#define Count7_1_Counter7__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define Count7_1_Counter7__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Count7_1_Counter7__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Count7_1_Counter7__PERIOD_REG CYREG_B0_UDB08_MSK

/* GEN_ext */
#define GEN_ext__0__INTTYPE CYREG_PICU3_INTTYPE5
#define GEN_ext__0__MASK 0x20u
#define GEN_ext__0__PC CYREG_PRT3_PC5
#define GEN_ext__0__PORT 3u
#define GEN_ext__0__SHIFT 5u
#define GEN_ext__AG CYREG_PRT3_AG
#define GEN_ext__AMUX CYREG_PRT3_AMUX
#define GEN_ext__BIE CYREG_PRT3_BIE
#define GEN_ext__BIT_MASK CYREG_PRT3_BIT_MASK
#define GEN_ext__BYP CYREG_PRT3_BYP
#define GEN_ext__CTL CYREG_PRT3_CTL
#define GEN_ext__DM0 CYREG_PRT3_DM0
#define GEN_ext__DM1 CYREG_PRT3_DM1
#define GEN_ext__DM2 CYREG_PRT3_DM2
#define GEN_ext__DR CYREG_PRT3_DR
#define GEN_ext__INP_DIS CYREG_PRT3_INP_DIS
#define GEN_ext__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define GEN_ext__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define GEN_ext__LCD_EN CYREG_PRT3_LCD_EN
#define GEN_ext__MASK 0x20u
#define GEN_ext__PORT 3u
#define GEN_ext__PRT CYREG_PRT3_PRT
#define GEN_ext__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define GEN_ext__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define GEN_ext__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define GEN_ext__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define GEN_ext__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define GEN_ext__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define GEN_ext__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define GEN_ext__PS CYREG_PRT3_PS
#define GEN_ext__SHIFT 5u
#define GEN_ext__SLW CYREG_PRT3_SLW

/* In1 */
#define In1__0__INTTYPE CYREG_PICU0_INTTYPE7
#define In1__0__MASK 0x80u
#define In1__0__PC CYREG_PRT0_PC7
#define In1__0__PORT 0u
#define In1__0__SHIFT 7u
#define In1__AG CYREG_PRT0_AG
#define In1__AMUX CYREG_PRT0_AMUX
#define In1__BIE CYREG_PRT0_BIE
#define In1__BIT_MASK CYREG_PRT0_BIT_MASK
#define In1__BYP CYREG_PRT0_BYP
#define In1__CTL CYREG_PRT0_CTL
#define In1__DM0 CYREG_PRT0_DM0
#define In1__DM1 CYREG_PRT0_DM1
#define In1__DM2 CYREG_PRT0_DM2
#define In1__DR CYREG_PRT0_DR
#define In1__INP_DIS CYREG_PRT0_INP_DIS
#define In1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define In1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define In1__LCD_EN CYREG_PRT0_LCD_EN
#define In1__MASK 0x80u
#define In1__PORT 0u
#define In1__PRT CYREG_PRT0_PRT
#define In1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define In1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define In1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define In1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define In1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define In1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define In1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define In1__PS CYREG_PRT0_PS
#define In1__SHIFT 7u
#define In1__SLW CYREG_PRT0_SLW

/* Led1 */
#define Led1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Led1__0__MASK 0x02u
#define Led1__0__PC CYREG_PRT2_PC1
#define Led1__0__PORT 2u
#define Led1__0__SHIFT 1u
#define Led1__AG CYREG_PRT2_AG
#define Led1__AMUX CYREG_PRT2_AMUX
#define Led1__BIE CYREG_PRT2_BIE
#define Led1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Led1__BYP CYREG_PRT2_BYP
#define Led1__CTL CYREG_PRT2_CTL
#define Led1__DM0 CYREG_PRT2_DM0
#define Led1__DM1 CYREG_PRT2_DM1
#define Led1__DM2 CYREG_PRT2_DM2
#define Led1__DR CYREG_PRT2_DR
#define Led1__INP_DIS CYREG_PRT2_INP_DIS
#define Led1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Led1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Led1__LCD_EN CYREG_PRT2_LCD_EN
#define Led1__MASK 0x02u
#define Led1__PORT 2u
#define Led1__PRT CYREG_PRT2_PRT
#define Led1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Led1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Led1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Led1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Led1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Led1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Led1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Led1__PS CYREG_PRT2_PS
#define Led1__SHIFT 1u
#define Led1__SLW CYREG_PRT2_SLW

/* Out1 */
#define Out1__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Out1__0__MASK 0x20u
#define Out1__0__PC CYREG_PRT0_PC5
#define Out1__0__PORT 0u
#define Out1__0__SHIFT 5u
#define Out1__AG CYREG_PRT0_AG
#define Out1__AMUX CYREG_PRT0_AMUX
#define Out1__BIE CYREG_PRT0_BIE
#define Out1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Out1__BYP CYREG_PRT0_BYP
#define Out1__CTL CYREG_PRT0_CTL
#define Out1__DM0 CYREG_PRT0_DM0
#define Out1__DM1 CYREG_PRT0_DM1
#define Out1__DM2 CYREG_PRT0_DM2
#define Out1__DR CYREG_PRT0_DR
#define Out1__INP_DIS CYREG_PRT0_INP_DIS
#define Out1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Out1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Out1__LCD_EN CYREG_PRT0_LCD_EN
#define Out1__MASK 0x20u
#define Out1__PORT 0u
#define Out1__PRT CYREG_PRT0_PRT
#define Out1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Out1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Out1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Out1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Out1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Out1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Out1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Out1__PS CYREG_PRT0_PS
#define Out1__SHIFT 5u
#define Out1__SLW CYREG_PRT0_SLW

/* PGA_Inv_1_SC */
#define PGA_Inv_1_SC__BST CYREG_SC0_BST
#define PGA_Inv_1_SC__CLK CYREG_SC0_CLK
#define PGA_Inv_1_SC__CMPINV CYREG_SC_CMPINV
#define PGA_Inv_1_SC__CMPINV_MASK 0x01u
#define PGA_Inv_1_SC__CPTR CYREG_SC_CPTR
#define PGA_Inv_1_SC__CPTR_MASK 0x01u
#define PGA_Inv_1_SC__CR0 CYREG_SC0_CR0
#define PGA_Inv_1_SC__CR1 CYREG_SC0_CR1
#define PGA_Inv_1_SC__CR2 CYREG_SC0_CR2
#define PGA_Inv_1_SC__MSK CYREG_SC_MSK
#define PGA_Inv_1_SC__MSK_MASK 0x01u
#define PGA_Inv_1_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_Inv_1_SC__PM_ACT_MSK 0x01u
#define PGA_Inv_1_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_Inv_1_SC__PM_STBY_MSK 0x01u
#define PGA_Inv_1_SC__SR CYREG_SC_SR
#define PGA_Inv_1_SC__SR_MASK 0x01u
#define PGA_Inv_1_SC__SW0 CYREG_SC0_SW0
#define PGA_Inv_1_SC__SW10 CYREG_SC0_SW10
#define PGA_Inv_1_SC__SW2 CYREG_SC0_SW2
#define PGA_Inv_1_SC__SW3 CYREG_SC0_SW3
#define PGA_Inv_1_SC__SW4 CYREG_SC0_SW4
#define PGA_Inv_1_SC__SW6 CYREG_SC0_SW6
#define PGA_Inv_1_SC__SW7 CYREG_SC0_SW7
#define PGA_Inv_1_SC__SW8 CYREG_SC0_SW8
#define PGA_Inv_1_SC__WRK1 CYREG_SC_WRK1
#define PGA_Inv_1_SC__WRK1_MASK 0x01u

/* Pin_7 */
#define Pin_7__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Pin_7__0__MASK 0x02u
#define Pin_7__0__PC CYREG_PRT3_PC1
#define Pin_7__0__PORT 3u
#define Pin_7__0__SHIFT 1u
#define Pin_7__AG CYREG_PRT3_AG
#define Pin_7__AMUX CYREG_PRT3_AMUX
#define Pin_7__BIE CYREG_PRT3_BIE
#define Pin_7__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_7__BYP CYREG_PRT3_BYP
#define Pin_7__CTL CYREG_PRT3_CTL
#define Pin_7__DM0 CYREG_PRT3_DM0
#define Pin_7__DM1 CYREG_PRT3_DM1
#define Pin_7__DM2 CYREG_PRT3_DM2
#define Pin_7__DR CYREG_PRT3_DR
#define Pin_7__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_7__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_7__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_7__MASK 0x02u
#define Pin_7__PORT 3u
#define Pin_7__PRT CYREG_PRT3_PRT
#define Pin_7__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_7__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_7__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_7__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_7__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_7__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_7__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_7__PS CYREG_PRT3_PS
#define Pin_7__SHIFT 1u
#define Pin_7__SLW CYREG_PRT3_SLW

/* Ref0 */
#define Ref0__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Ref0__0__MASK 0x08u
#define Ref0__0__PC CYREG_PRT0_PC3
#define Ref0__0__PORT 0u
#define Ref0__0__SHIFT 3u
#define Ref0__AG CYREG_PRT0_AG
#define Ref0__AMUX CYREG_PRT0_AMUX
#define Ref0__BIE CYREG_PRT0_BIE
#define Ref0__BIT_MASK CYREG_PRT0_BIT_MASK
#define Ref0__BYP CYREG_PRT0_BYP
#define Ref0__CTL CYREG_PRT0_CTL
#define Ref0__DM0 CYREG_PRT0_DM0
#define Ref0__DM1 CYREG_PRT0_DM1
#define Ref0__DM2 CYREG_PRT0_DM2
#define Ref0__DR CYREG_PRT0_DR
#define Ref0__INP_DIS CYREG_PRT0_INP_DIS
#define Ref0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Ref0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Ref0__LCD_EN CYREG_PRT0_LCD_EN
#define Ref0__MASK 0x08u
#define Ref0__PORT 0u
#define Ref0__PRT CYREG_PRT0_PRT
#define Ref0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Ref0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Ref0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Ref0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Ref0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Ref0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Ref0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Ref0__PS CYREG_PRT0_PS
#define Ref0__SHIFT 3u
#define Ref0__SLW CYREG_PRT0_SLW

/* Ref1 */
#define Ref1__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Ref1__0__MASK 0x04u
#define Ref1__0__PC CYREG_PRT3_PC2
#define Ref1__0__PORT 3u
#define Ref1__0__SHIFT 2u
#define Ref1__AG CYREG_PRT3_AG
#define Ref1__AMUX CYREG_PRT3_AMUX
#define Ref1__BIE CYREG_PRT3_BIE
#define Ref1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Ref1__BYP CYREG_PRT3_BYP
#define Ref1__CTL CYREG_PRT3_CTL
#define Ref1__DM0 CYREG_PRT3_DM0
#define Ref1__DM1 CYREG_PRT3_DM1
#define Ref1__DM2 CYREG_PRT3_DM2
#define Ref1__DR CYREG_PRT3_DR
#define Ref1__INP_DIS CYREG_PRT3_INP_DIS
#define Ref1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Ref1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Ref1__LCD_EN CYREG_PRT3_LCD_EN
#define Ref1__MASK 0x04u
#define Ref1__PORT 3u
#define Ref1__PRT CYREG_PRT3_PRT
#define Ref1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Ref1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Ref1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Ref1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Ref1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Ref1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Ref1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Ref1__PS CYREG_PRT3_PS
#define Ref1__SHIFT 2u
#define Ref1__SLW CYREG_PRT3_SLW

/* STOP_Reg */
#define STOP_Reg_Sync_ctrl_reg__REMOVED 1u

/* SW1_EN */
#define SW1_EN__0__INTTYPE CYREG_PICU2_INTTYPE6
#define SW1_EN__0__MASK 0x40u
#define SW1_EN__0__PC CYREG_PRT2_PC6
#define SW1_EN__0__PORT 2u
#define SW1_EN__0__SHIFT 6u
#define SW1_EN__AG CYREG_PRT2_AG
#define SW1_EN__AMUX CYREG_PRT2_AMUX
#define SW1_EN__BIE CYREG_PRT2_BIE
#define SW1_EN__BIT_MASK CYREG_PRT2_BIT_MASK
#define SW1_EN__BYP CYREG_PRT2_BYP
#define SW1_EN__CTL CYREG_PRT2_CTL
#define SW1_EN__DM0 CYREG_PRT2_DM0
#define SW1_EN__DM1 CYREG_PRT2_DM1
#define SW1_EN__DM2 CYREG_PRT2_DM2
#define SW1_EN__DR CYREG_PRT2_DR
#define SW1_EN__INP_DIS CYREG_PRT2_INP_DIS
#define SW1_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SW1_EN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SW1_EN__LCD_EN CYREG_PRT2_LCD_EN
#define SW1_EN__MASK 0x40u
#define SW1_EN__PORT 2u
#define SW1_EN__PRT CYREG_PRT2_PRT
#define SW1_EN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SW1_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SW1_EN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SW1_EN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SW1_EN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SW1_EN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SW1_EN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SW1_EN__PS CYREG_PRT2_PS
#define SW1_EN__SHIFT 6u
#define SW1_EN__SLW CYREG_PRT2_SLW

/* SW2_EN */
#define SW2_EN__0__INTTYPE CYREG_PICU2_INTTYPE7
#define SW2_EN__0__MASK 0x80u
#define SW2_EN__0__PC CYREG_PRT2_PC7
#define SW2_EN__0__PORT 2u
#define SW2_EN__0__SHIFT 7u
#define SW2_EN__AG CYREG_PRT2_AG
#define SW2_EN__AMUX CYREG_PRT2_AMUX
#define SW2_EN__BIE CYREG_PRT2_BIE
#define SW2_EN__BIT_MASK CYREG_PRT2_BIT_MASK
#define SW2_EN__BYP CYREG_PRT2_BYP
#define SW2_EN__CTL CYREG_PRT2_CTL
#define SW2_EN__DM0 CYREG_PRT2_DM0
#define SW2_EN__DM1 CYREG_PRT2_DM1
#define SW2_EN__DM2 CYREG_PRT2_DM2
#define SW2_EN__DR CYREG_PRT2_DR
#define SW2_EN__INP_DIS CYREG_PRT2_INP_DIS
#define SW2_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SW2_EN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SW2_EN__LCD_EN CYREG_PRT2_LCD_EN
#define SW2_EN__MASK 0x80u
#define SW2_EN__PORT 2u
#define SW2_EN__PRT CYREG_PRT2_PRT
#define SW2_EN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SW2_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SW2_EN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SW2_EN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SW2_EN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SW2_EN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SW2_EN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SW2_EN__PS CYREG_PRT2_PS
#define SW2_EN__SHIFT 7u
#define SW2_EN__SLW CYREG_PRT2_SLW

/* SWReg */
#define SWReg_sts_sts_reg__0__MASK 0x01u
#define SWReg_sts_sts_reg__0__POS 0
#define SWReg_sts_sts_reg__1__MASK 0x02u
#define SWReg_sts_sts_reg__1__POS 1
#define SWReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SWReg_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define SWReg_sts_sts_reg__2__MASK 0x04u
#define SWReg_sts_sts_reg__2__POS 2
#define SWReg_sts_sts_reg__MASK 0x07u
#define SWReg_sts_sts_reg__MASK_REG CYREG_B0_UDB10_MSK
#define SWReg_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SWReg_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SWReg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SWReg_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define SWReg_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define SWReg_sts_sts_reg__STATUS_REG CYREG_B0_UDB10_ST

/* SW_1 */
#define SW_1__0__INTTYPE CYREG_PICU2_INTTYPE3
#define SW_1__0__MASK 0x08u
#define SW_1__0__PC CYREG_PRT2_PC3
#define SW_1__0__PORT 2u
#define SW_1__0__SHIFT 3u
#define SW_1__1__INTTYPE CYREG_PICU2_INTTYPE4
#define SW_1__1__MASK 0x10u
#define SW_1__1__PC CYREG_PRT2_PC4
#define SW_1__1__PORT 2u
#define SW_1__1__SHIFT 4u
#define SW_1__2__INTTYPE CYREG_PICU2_INTTYPE5
#define SW_1__2__MASK 0x20u
#define SW_1__2__PC CYREG_PRT2_PC5
#define SW_1__2__PORT 2u
#define SW_1__2__SHIFT 5u
#define SW_1__AG CYREG_PRT2_AG
#define SW_1__AMUX CYREG_PRT2_AMUX
#define SW_1__BIE CYREG_PRT2_BIE
#define SW_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define SW_1__BYP CYREG_PRT2_BYP
#define SW_1__CTL CYREG_PRT2_CTL
#define SW_1__DM0 CYREG_PRT2_DM0
#define SW_1__DM1 CYREG_PRT2_DM1
#define SW_1__DM2 CYREG_PRT2_DM2
#define SW_1__DR CYREG_PRT2_DR
#define SW_1__INP_DIS CYREG_PRT2_INP_DIS
#define SW_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SW_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SW_1__LCD_EN CYREG_PRT2_LCD_EN
#define SW_1__MASK 0x38u
#define SW_1__PORT 2u
#define SW_1__PRT CYREG_PRT2_PRT
#define SW_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SW_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SW_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SW_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SW_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SW_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SW_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SW_1__PS CYREG_PRT2_PS
#define SW_1__SHIFT 3u
#define SW_1__SLW CYREG_PRT2_SLW

/* SW_2 */
#define SW_2__0__INTTYPE CYREG_PICU1_INTTYPE4
#define SW_2__0__MASK 0x10u
#define SW_2__0__PC CYREG_PRT1_PC4
#define SW_2__0__PORT 1u
#define SW_2__0__SHIFT 4u
#define SW_2__1__INTTYPE CYREG_PICU1_INTTYPE5
#define SW_2__1__MASK 0x20u
#define SW_2__1__PC CYREG_PRT1_PC5
#define SW_2__1__PORT 1u
#define SW_2__1__SHIFT 5u
#define SW_2__2__INTTYPE CYREG_PICU1_INTTYPE6
#define SW_2__2__MASK 0x40u
#define SW_2__2__PC CYREG_PRT1_PC6
#define SW_2__2__PORT 1u
#define SW_2__2__SHIFT 6u
#define SW_2__AG CYREG_PRT1_AG
#define SW_2__AMUX CYREG_PRT1_AMUX
#define SW_2__BIE CYREG_PRT1_BIE
#define SW_2__BIT_MASK CYREG_PRT1_BIT_MASK
#define SW_2__BYP CYREG_PRT1_BYP
#define SW_2__CTL CYREG_PRT1_CTL
#define SW_2__DM0 CYREG_PRT1_DM0
#define SW_2__DM1 CYREG_PRT1_DM1
#define SW_2__DM2 CYREG_PRT1_DM2
#define SW_2__DR CYREG_PRT1_DR
#define SW_2__INP_DIS CYREG_PRT1_INP_DIS
#define SW_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SW_2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SW_2__LCD_EN CYREG_PRT1_LCD_EN
#define SW_2__MASK 0x70u
#define SW_2__PORT 1u
#define SW_2__PRT CYREG_PRT1_PRT
#define SW_2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SW_2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SW_2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SW_2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SW_2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SW_2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SW_2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SW_2__PS CYREG_PRT1_PS
#define SW_2__SHIFT 4u
#define SW_2__SLW CYREG_PRT1_SLW

/* SW_C1 */
#define SW_C1__0__INTTYPE CYREG_PICU12_INTTYPE2
#define SW_C1__0__MASK 0x04u
#define SW_C1__0__PC CYREG_PRT12_PC2
#define SW_C1__0__PORT 12u
#define SW_C1__0__SHIFT 2u
#define SW_C1__AG CYREG_PRT12_AG
#define SW_C1__BIE CYREG_PRT12_BIE
#define SW_C1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SW_C1__BYP CYREG_PRT12_BYP
#define SW_C1__DM0 CYREG_PRT12_DM0
#define SW_C1__DM1 CYREG_PRT12_DM1
#define SW_C1__DM2 CYREG_PRT12_DM2
#define SW_C1__DR CYREG_PRT12_DR
#define SW_C1__INP_DIS CYREG_PRT12_INP_DIS
#define SW_C1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SW_C1__MASK 0x04u
#define SW_C1__PORT 12u
#define SW_C1__PRT CYREG_PRT12_PRT
#define SW_C1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SW_C1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SW_C1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SW_C1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SW_C1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SW_C1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SW_C1__PS CYREG_PRT12_PS
#define SW_C1__SHIFT 2u
#define SW_C1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SW_C1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SW_C1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SW_C1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SW_C1__SLW CYREG_PRT12_SLW

/* SW_C2 */
#define SW_C2__0__INTTYPE CYREG_PICU12_INTTYPE3
#define SW_C2__0__MASK 0x08u
#define SW_C2__0__PC CYREG_PRT12_PC3
#define SW_C2__0__PORT 12u
#define SW_C2__0__SHIFT 3u
#define SW_C2__AG CYREG_PRT12_AG
#define SW_C2__BIE CYREG_PRT12_BIE
#define SW_C2__BIT_MASK CYREG_PRT12_BIT_MASK
#define SW_C2__BYP CYREG_PRT12_BYP
#define SW_C2__DM0 CYREG_PRT12_DM0
#define SW_C2__DM1 CYREG_PRT12_DM1
#define SW_C2__DM2 CYREG_PRT12_DM2
#define SW_C2__DR CYREG_PRT12_DR
#define SW_C2__INP_DIS CYREG_PRT12_INP_DIS
#define SW_C2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SW_C2__MASK 0x08u
#define SW_C2__PORT 12u
#define SW_C2__PRT CYREG_PRT12_PRT
#define SW_C2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SW_C2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SW_C2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SW_C2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SW_C2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SW_C2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SW_C2__PS CYREG_PRT12_PS
#define SW_C2__SHIFT 3u
#define SW_C2__SIO_CFG CYREG_PRT12_SIO_CFG
#define SW_C2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SW_C2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SW_C2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SW_C2__SLW CYREG_PRT12_SLW

/* SW_isr_1 */
#define SW_isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SW_isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SW_isr_1__INTC_MASK 0x01u
#define SW_isr_1__INTC_NUMBER 0u
#define SW_isr_1__INTC_PRIOR_NUM 7u
#define SW_isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define SW_isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SW_isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Sar0 */
#define Sar0__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Sar0__0__MASK 0x10u
#define Sar0__0__PC CYREG_PRT0_PC4
#define Sar0__0__PORT 0u
#define Sar0__0__SHIFT 4u
#define Sar0__AG CYREG_PRT0_AG
#define Sar0__AMUX CYREG_PRT0_AMUX
#define Sar0__BIE CYREG_PRT0_BIE
#define Sar0__BIT_MASK CYREG_PRT0_BIT_MASK
#define Sar0__BYP CYREG_PRT0_BYP
#define Sar0__CTL CYREG_PRT0_CTL
#define Sar0__DM0 CYREG_PRT0_DM0
#define Sar0__DM1 CYREG_PRT0_DM1
#define Sar0__DM2 CYREG_PRT0_DM2
#define Sar0__DR CYREG_PRT0_DR
#define Sar0__INP_DIS CYREG_PRT0_INP_DIS
#define Sar0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Sar0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Sar0__LCD_EN CYREG_PRT0_LCD_EN
#define Sar0__MASK 0x10u
#define Sar0__PORT 0u
#define Sar0__PRT CYREG_PRT0_PRT
#define Sar0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Sar0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Sar0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Sar0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Sar0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Sar0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Sar0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Sar0__PS CYREG_PRT0_PS
#define Sar0__SHIFT 4u
#define Sar0__SLW CYREG_PRT0_SLW

/* Sar1 */
#define Sar1__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Sar1__0__MASK 0x04u
#define Sar1__0__PC CYREG_PRT0_PC2
#define Sar1__0__PORT 0u
#define Sar1__0__SHIFT 2u
#define Sar1__AG CYREG_PRT0_AG
#define Sar1__AMUX CYREG_PRT0_AMUX
#define Sar1__BIE CYREG_PRT0_BIE
#define Sar1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Sar1__BYP CYREG_PRT0_BYP
#define Sar1__CTL CYREG_PRT0_CTL
#define Sar1__DM0 CYREG_PRT0_DM0
#define Sar1__DM1 CYREG_PRT0_DM1
#define Sar1__DM2 CYREG_PRT0_DM2
#define Sar1__DR CYREG_PRT0_DR
#define Sar1__INP_DIS CYREG_PRT0_INP_DIS
#define Sar1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Sar1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Sar1__LCD_EN CYREG_PRT0_LCD_EN
#define Sar1__MASK 0x04u
#define Sar1__PORT 0u
#define Sar1__PRT CYREG_PRT0_PRT
#define Sar1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Sar1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Sar1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Sar1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Sar1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Sar1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Sar1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Sar1__PS CYREG_PRT0_PS
#define Sar1__SHIFT 2u
#define Sar1__SLW CYREG_PRT0_SLW

/* Sel_Gen */
#define Sel_Gen_Sync_ctrl_reg__0__MASK 0x01u
#define Sel_Gen_Sync_ctrl_reg__0__POS 0
#define Sel_Gen_Sync_ctrl_reg__1__MASK 0x02u
#define Sel_Gen_Sync_ctrl_reg__1__POS 1
#define Sel_Gen_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Sel_Gen_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Sel_Gen_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Sel_Gen_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Sel_Gen_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Sel_Gen_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define Sel_Gen_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Sel_Gen_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define Sel_Gen_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Sel_Gen_Sync_ctrl_reg__2__MASK 0x04u
#define Sel_Gen_Sync_ctrl_reg__2__POS 2
#define Sel_Gen_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Sel_Gen_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB09_CTL
#define Sel_Gen_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define Sel_Gen_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB09_CTL
#define Sel_Gen_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define Sel_Gen_Sync_ctrl_reg__MASK 0x07u
#define Sel_Gen_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Sel_Gen_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Sel_Gen_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB09_MSK

/* ShiftReg_5 */
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__A0_REG CYREG_B0_UDB13_A0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__A1_REG CYREG_B0_UDB13_A1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__D0_REG CYREG_B0_UDB13_D0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__D1_REG CYREG_B0_UDB13_D1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__F0_REG CYREG_B0_UDB13_F0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__F1_REG CYREG_B0_UDB13_F1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__A0_REG CYREG_B0_UDB14_A0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__A1_REG CYREG_B0_UDB14_A1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__D0_REG CYREG_B0_UDB14_D0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__D1_REG CYREG_B0_UDB14_D1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__F0_REG CYREG_B0_UDB14_F0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__F1_REG CYREG_B0_UDB14_F1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__A0_REG CYREG_B0_UDB15_A0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__A1_REG CYREG_B0_UDB15_A1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__D0_REG CYREG_B0_UDB15_D0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__D1_REG CYREG_B0_UDB15_D1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__F0_REG CYREG_B0_UDB15_F0
#define ShiftReg_5_bSR_sC24_BShiftRegDp_u2__F1_REG CYREG_B0_UDB15_F1
#define ShiftReg_5_bSR_StsReg__0__MASK 0x01u
#define ShiftReg_5_bSR_StsReg__0__POS 0
#define ShiftReg_5_bSR_StsReg__3__MASK 0x08u
#define ShiftReg_5_bSR_StsReg__3__POS 3
#define ShiftReg_5_bSR_StsReg__4__MASK 0x10u
#define ShiftReg_5_bSR_StsReg__4__POS 4
#define ShiftReg_5_bSR_StsReg__5__MASK 0x20u
#define ShiftReg_5_bSR_StsReg__5__POS 5
#define ShiftReg_5_bSR_StsReg__6__MASK 0x40u
#define ShiftReg_5_bSR_StsReg__6__POS 6
#define ShiftReg_5_bSR_StsReg__MASK 0x79u
#define ShiftReg_5_bSR_StsReg__MASK_REG CYREG_B0_UDB15_MSK
#define ShiftReg_5_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define ShiftReg_5_bSR_StsReg__STATUS_REG CYREG_B0_UDB15_ST
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__0__POS 0
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB14_CTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB14_CTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define ShiftReg_5_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB14_MSK

/* ShiftReg_6 */
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__A0_REG CYREG_B0_UDB10_A0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__A1_REG CYREG_B0_UDB10_A1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__D0_REG CYREG_B0_UDB10_D0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__D1_REG CYREG_B0_UDB10_D1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__F0_REG CYREG_B0_UDB10_F0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__F1_REG CYREG_B0_UDB10_F1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__A0_REG CYREG_B0_UDB11_A0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__A1_REG CYREG_B0_UDB11_A1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__D0_REG CYREG_B0_UDB11_D0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__D1_REG CYREG_B0_UDB11_D1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__F0_REG CYREG_B0_UDB11_F0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u1__F1_REG CYREG_B0_UDB11_F1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__A0_REG CYREG_B0_UDB12_A0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__A1_REG CYREG_B0_UDB12_A1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__D0_REG CYREG_B0_UDB12_D0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__D1_REG CYREG_B0_UDB12_D1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__F0_REG CYREG_B0_UDB12_F0
#define ShiftReg_6_bSR_sC24_BShiftRegDp_u2__F1_REG CYREG_B0_UDB12_F1
#define ShiftReg_6_bSR_StsReg__0__MASK 0x01u
#define ShiftReg_6_bSR_StsReg__0__POS 0
#define ShiftReg_6_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define ShiftReg_6_bSR_StsReg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define ShiftReg_6_bSR_StsReg__3__MASK 0x08u
#define ShiftReg_6_bSR_StsReg__3__POS 3
#define ShiftReg_6_bSR_StsReg__4__MASK 0x10u
#define ShiftReg_6_bSR_StsReg__4__POS 4
#define ShiftReg_6_bSR_StsReg__5__MASK 0x20u
#define ShiftReg_6_bSR_StsReg__5__POS 5
#define ShiftReg_6_bSR_StsReg__6__MASK 0x40u
#define ShiftReg_6_bSR_StsReg__6__POS 6
#define ShiftReg_6_bSR_StsReg__MASK 0x79u
#define ShiftReg_6_bSR_StsReg__MASK_REG CYREG_B0_UDB12_MSK
#define ShiftReg_6_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define ShiftReg_6_bSR_StsReg__STATUS_REG CYREG_B0_UDB12_ST
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__0__POS 0
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB10_CTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB10_CTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define ShiftReg_6_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB10_MSK

/* ShiftReg_7 */
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__A0_REG CYREG_B1_UDB08_A0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__A1_REG CYREG_B1_UDB08_A1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__D0_REG CYREG_B1_UDB08_D0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__D1_REG CYREG_B1_UDB08_D1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__F0_REG CYREG_B1_UDB08_F0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__F1_REG CYREG_B1_UDB08_F1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__A0_REG CYREG_B1_UDB09_A0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__A1_REG CYREG_B1_UDB09_A1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__D0_REG CYREG_B1_UDB09_D0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__D1_REG CYREG_B1_UDB09_D1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__F0_REG CYREG_B1_UDB09_F0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__F1_REG CYREG_B1_UDB09_F1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__A0_REG CYREG_B1_UDB10_A0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__A1_REG CYREG_B1_UDB10_A1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__D0_REG CYREG_B1_UDB10_D0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__D1_REG CYREG_B1_UDB10_D1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__F0_REG CYREG_B1_UDB10_F0
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__F1_REG CYREG_B1_UDB10_F1
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ShiftReg_7_bSR_sC24_BShiftRegDp_u2__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ShiftReg_7_bSR_StsReg__0__MASK 0x01u
#define ShiftReg_7_bSR_StsReg__0__POS 0
#define ShiftReg_7_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define ShiftReg_7_bSR_StsReg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define ShiftReg_7_bSR_StsReg__3__MASK 0x08u
#define ShiftReg_7_bSR_StsReg__3__POS 3
#define ShiftReg_7_bSR_StsReg__4__MASK 0x10u
#define ShiftReg_7_bSR_StsReg__4__POS 4
#define ShiftReg_7_bSR_StsReg__5__MASK 0x20u
#define ShiftReg_7_bSR_StsReg__5__POS 5
#define ShiftReg_7_bSR_StsReg__6__MASK 0x40u
#define ShiftReg_7_bSR_StsReg__6__POS 6
#define ShiftReg_7_bSR_StsReg__MASK 0x79u
#define ShiftReg_7_bSR_StsReg__MASK_REG CYREG_B1_UDB10_MSK
#define ShiftReg_7_bSR_StsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ShiftReg_7_bSR_StsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ShiftReg_7_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define ShiftReg_7_bSR_StsReg__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define ShiftReg_7_bSR_StsReg__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define ShiftReg_7_bSR_StsReg__STATUS_REG CYREG_B1_UDB10_ST
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__0__POS 0
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB10_CTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB10_CTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define ShiftReg_7_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB10_MSK

/* ShiftReg_8 */
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__A0_REG CYREG_B0_UDB06_A0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__A1_REG CYREG_B0_UDB06_A1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__D0_REG CYREG_B0_UDB06_D0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__D1_REG CYREG_B0_UDB06_D1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__F0_REG CYREG_B0_UDB06_F0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__F1_REG CYREG_B0_UDB06_F1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__A0_REG CYREG_B0_UDB07_A0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__A1_REG CYREG_B0_UDB07_A1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__D0_REG CYREG_B0_UDB07_D0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__D1_REG CYREG_B0_UDB07_D1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__F0_REG CYREG_B0_UDB07_F0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u1__F1_REG CYREG_B0_UDB07_F1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__A0_REG CYREG_B0_UDB08_A0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__A1_REG CYREG_B0_UDB08_A1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__D0_REG CYREG_B0_UDB08_D0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__D1_REG CYREG_B0_UDB08_D1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__F0_REG CYREG_B0_UDB08_F0
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__F1_REG CYREG_B0_UDB08_F1
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define ShiftReg_8_bSR_sC24_BShiftRegDp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define ShiftReg_8_bSR_StsReg__0__MASK 0x01u
#define ShiftReg_8_bSR_StsReg__0__POS 0
#define ShiftReg_8_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define ShiftReg_8_bSR_StsReg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define ShiftReg_8_bSR_StsReg__3__MASK 0x08u
#define ShiftReg_8_bSR_StsReg__3__POS 3
#define ShiftReg_8_bSR_StsReg__4__MASK 0x10u
#define ShiftReg_8_bSR_StsReg__4__POS 4
#define ShiftReg_8_bSR_StsReg__5__MASK 0x20u
#define ShiftReg_8_bSR_StsReg__5__POS 5
#define ShiftReg_8_bSR_StsReg__6__MASK 0x40u
#define ShiftReg_8_bSR_StsReg__6__POS 6
#define ShiftReg_8_bSR_StsReg__MASK 0x79u
#define ShiftReg_8_bSR_StsReg__MASK_REG CYREG_B0_UDB11_MSK
#define ShiftReg_8_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define ShiftReg_8_bSR_StsReg__STATUS_REG CYREG_B0_UDB11_ST
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__0__POS 0
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB06_CTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB06_CTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ShiftReg_8_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB06_MSK

/* Stop_ADC */
#define Stop_ADC_Sync_ctrl_reg__0__MASK 0x01u
#define Stop_ADC_Sync_ctrl_reg__0__POS 0
#define Stop_ADC_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Stop_ADC_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Stop_ADC_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Stop_ADC_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Stop_ADC_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Stop_ADC_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define Stop_ADC_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Stop_ADC_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define Stop_ADC_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Stop_ADC_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Stop_ADC_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB08_CTL
#define Stop_ADC_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define Stop_ADC_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB08_CTL
#define Stop_ADC_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define Stop_ADC_Sync_ctrl_reg__MASK 0x01u
#define Stop_ADC_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Stop_ADC_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Stop_ADC_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB08_MSK

/* Timer_1 */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB06_ST
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Timer_1_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Timer_1_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Timer_1_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Timer_1_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Timer_1_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Timer_1_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Timer_1_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Timer_1_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Timer_1_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Timer_1_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Timer_1_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Timer_1_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Timer_1_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Timer_1_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Timer_1_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Timer_1_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Timer_1_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Timer_1_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Timer_1_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Timer_1_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Timer_1_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define Timer_1_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define Timer_1_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Timer_1_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define Timer_1_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define Timer_1_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Timer_1_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Timer_1_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define Timer_1_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B1_UDB06_F1

/* USBUART_1 */
#define USBUART_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_arb_int__INTC_MASK 0x400000u
#define USBUART_1_arb_int__INTC_NUMBER 22u
#define USBUART_1_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_bus_reset__INTC_MASK 0x800000u
#define USBUART_1_bus_reset__INTC_NUMBER 23u
#define USBUART_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_1_Dm__0__MASK 0x80u
#define USBUART_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_1_Dm__0__PORT 15u
#define USBUART_1_Dm__0__SHIFT 7u
#define USBUART_1_Dm__AG CYREG_PRT15_AG
#define USBUART_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dm__BIE CYREG_PRT15_BIE
#define USBUART_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dm__BYP CYREG_PRT15_BYP
#define USBUART_1_Dm__CTL CYREG_PRT15_CTL
#define USBUART_1_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dm__DR CYREG_PRT15_DR
#define USBUART_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dm__MASK 0x80u
#define USBUART_1_Dm__PORT 15u
#define USBUART_1_Dm__PRT CYREG_PRT15_PRT
#define USBUART_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dm__PS CYREG_PRT15_PS
#define USBUART_1_Dm__SHIFT 7u
#define USBUART_1_Dm__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_1_Dp__0__MASK 0x40u
#define USBUART_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_1_Dp__0__PORT 15u
#define USBUART_1_Dp__0__SHIFT 6u
#define USBUART_1_Dp__AG CYREG_PRT15_AG
#define USBUART_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dp__BIE CYREG_PRT15_BIE
#define USBUART_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dp__BYP CYREG_PRT15_BYP
#define USBUART_1_Dp__CTL CYREG_PRT15_CTL
#define USBUART_1_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dp__DR CYREG_PRT15_DR
#define USBUART_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_1_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dp__MASK 0x40u
#define USBUART_1_Dp__PORT 15u
#define USBUART_1_Dp__PRT CYREG_PRT15_PRT
#define USBUART_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dp__PS CYREG_PRT15_PS
#define USBUART_1_Dp__SHIFT 6u
#define USBUART_1_Dp__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_dp_int__INTC_MASK 0x1000u
#define USBUART_1_dp_int__INTC_NUMBER 12u
#define USBUART_1_dp_int__INTC_PRIOR_NUM 6u
#define USBUART_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_0__INTC_MASK 0x1000000u
#define USBUART_1_ep_0__INTC_NUMBER 24u
#define USBUART_1_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_1__INTC_MASK 0x04u
#define USBUART_1_ep_1__INTC_NUMBER 2u
#define USBUART_1_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_2__INTC_MASK 0x08u
#define USBUART_1_ep_2__INTC_NUMBER 3u
#define USBUART_1_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_3__INTC_MASK 0x10u
#define USBUART_1_ep_3__INTC_NUMBER 4u
#define USBUART_1_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBUART_1_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep1__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define USBUART_1_ep1__DRQ_NUMBER 0u
#define USBUART_1_ep1__NUMBEROF_TDS 0u
#define USBUART_1_ep1__PRIORITY 2u
#define USBUART_1_ep1__TERMIN_EN 1u
#define USBUART_1_ep1__TERMIN_SEL 0u
#define USBUART_1_ep1__TERMOUT0_EN 0u
#define USBUART_1_ep1__TERMOUT0_SEL 0u
#define USBUART_1_ep1__TERMOUT1_EN 0u
#define USBUART_1_ep1__TERMOUT1_SEL 0u
#define USBUART_1_ep2__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define USBUART_1_ep2__DRQ_NUMBER 1u
#define USBUART_1_ep2__NUMBEROF_TDS 0u
#define USBUART_1_ep2__PRIORITY 2u
#define USBUART_1_ep2__TERMIN_EN 1u
#define USBUART_1_ep2__TERMIN_SEL 0u
#define USBUART_1_ep2__TERMOUT0_EN 0u
#define USBUART_1_ep2__TERMOUT0_SEL 0u
#define USBUART_1_ep2__TERMOUT1_EN 0u
#define USBUART_1_ep2__TERMOUT1_SEL 0u
#define USBUART_1_ep3__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define USBUART_1_ep3__DRQ_NUMBER 2u
#define USBUART_1_ep3__NUMBEROF_TDS 0u
#define USBUART_1_ep3__PRIORITY 2u
#define USBUART_1_ep3__TERMIN_EN 1u
#define USBUART_1_ep3__TERMIN_SEL 0u
#define USBUART_1_ep3__TERMOUT0_EN 0u
#define USBUART_1_ep3__TERMOUT0_SEL 0u
#define USBUART_1_ep3__TERMOUT1_EN 0u
#define USBUART_1_ep3__TERMOUT1_SEL 0u
#define USBUART_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_sof_int__INTC_MASK 0x20u
#define USBUART_1_sof_int__INTC_NUMBER 5u
#define USBUART_1_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBUART_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_1_USB__CR0 CYREG_USB_CR0
#define USBUART_1_USB__CR1 CYREG_USB_CR1
#define USBUART_1_USB__CWA CYREG_USB_CWA
#define USBUART_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_1_USB__PM_ACT_MSK 0x01u
#define USBUART_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_1_USB__PM_STBY_MSK 0x01u
#define USBUART_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_1_USB__SOF0 CYREG_USB_SOF0
#define USBUART_1_USB__SOF1 CYREG_USB_SOF1
#define USBUART_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* USB_isr */
#define USB_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_isr__INTC_MASK 0x200000u
#define USB_isr__INTC_NUMBER 21u
#define USB_isr__INTC_PRIOR_NUM 6u
#define USB_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USB_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Upr1 */
#define Upr1_Sync_ctrl_reg__0__MASK 0x01u
#define Upr1_Sync_ctrl_reg__0__POS 0
#define Upr1_Sync_ctrl_reg__1__MASK 0x02u
#define Upr1_Sync_ctrl_reg__1__POS 1
#define Upr1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Upr1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Upr1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Upr1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Upr1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Upr1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define Upr1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Upr1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define Upr1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Upr1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Upr1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define Upr1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define Upr1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define Upr1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define Upr1_Sync_ctrl_reg__MASK 0x03u
#define Upr1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Upr1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Upr1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK

/* VDAC8_1 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC0_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC0_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC0_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x01u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x01u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC0_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC0_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC0_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC0_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC0_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC0_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC0_TST

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  4.1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000007u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
