
B3M_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000293c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002ac4  08002ac4  00012ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002afc  08002afc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002afc  08002afc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002afc  08002afc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002afc  08002afc  00012afc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b00  08002b00  00012b00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002b04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  2000000c  08002b10  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000010c  08002b10  0002010c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b9b9  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000018ad  00000000  00000000  0002b9f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000620  00000000  00000000  0002d2a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000578  00000000  00000000  0002d8c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000173f8  00000000  00000000  0002de40  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006d33  00000000  00000000  00045238  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007ea7c  00000000  00000000  0004bf6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ca9e7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001790  00000000  00000000  000caa64  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002aac 	.word	0x08002aac

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002aac 	.word	0x08002aac

080001c8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001cc:	4b08      	ldr	r3, [pc, #32]	; (80001f0 <HAL_Init+0x28>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a07      	ldr	r2, [pc, #28]	; (80001f0 <HAL_Init+0x28>)
 80001d2:	f043 0310 	orr.w	r3, r3, #16
 80001d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001d8:	2003      	movs	r0, #3
 80001da:	f000 f92f 	bl	800043c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80001de:	2000      	movs	r0, #0
 80001e0:	f000 f808 	bl	80001f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80001e4:	f002 fafa 	bl	80027dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80001e8:	2300      	movs	r3, #0
}
 80001ea:	4618      	mov	r0, r3
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	40022000 	.word	0x40022000

080001f4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b082      	sub	sp, #8
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80001fc:	4b12      	ldr	r3, [pc, #72]	; (8000248 <HAL_InitTick+0x54>)
 80001fe:	681a      	ldr	r2, [r3, #0]
 8000200:	4b12      	ldr	r3, [pc, #72]	; (800024c <HAL_InitTick+0x58>)
 8000202:	781b      	ldrb	r3, [r3, #0]
 8000204:	4619      	mov	r1, r3
 8000206:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800020a:	fbb3 f3f1 	udiv	r3, r3, r1
 800020e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000212:	4618      	mov	r0, r3
 8000214:	f000 f939 	bl	800048a <HAL_SYSTICK_Config>
 8000218:	4603      	mov	r3, r0
 800021a:	2b00      	cmp	r3, #0
 800021c:	d001      	beq.n	8000222 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800021e:	2301      	movs	r3, #1
 8000220:	e00e      	b.n	8000240 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	2b0f      	cmp	r3, #15
 8000226:	d80a      	bhi.n	800023e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000228:	2200      	movs	r2, #0
 800022a:	6879      	ldr	r1, [r7, #4]
 800022c:	f04f 30ff 	mov.w	r0, #4294967295
 8000230:	f000 f90f 	bl	8000452 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000234:	4a06      	ldr	r2, [pc, #24]	; (8000250 <HAL_InitTick+0x5c>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800023a:	2300      	movs	r3, #0
 800023c:	e000      	b.n	8000240 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800023e:	2301      	movs	r3, #1
}
 8000240:	4618      	mov	r0, r3
 8000242:	3708      	adds	r7, #8
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}
 8000248:	20000008 	.word	0x20000008
 800024c:	20000004 	.word	0x20000004
 8000250:	20000000 	.word	0x20000000

08000254 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000254:	b480      	push	{r7}
 8000256:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000258:	4b06      	ldr	r3, [pc, #24]	; (8000274 <HAL_IncTick+0x20>)
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	461a      	mov	r2, r3
 800025e:	4b06      	ldr	r3, [pc, #24]	; (8000278 <HAL_IncTick+0x24>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	4413      	add	r3, r2
 8000264:	4a04      	ldr	r2, [pc, #16]	; (8000278 <HAL_IncTick+0x24>)
 8000266:	6013      	str	r3, [r2, #0]
}
 8000268:	bf00      	nop
 800026a:	46bd      	mov	sp, r7
 800026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop
 8000274:	20000004 	.word	0x20000004
 8000278:	20000028 	.word	0x20000028

0800027c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000280:	4b03      	ldr	r3, [pc, #12]	; (8000290 <HAL_GetTick+0x14>)
 8000282:	681b      	ldr	r3, [r3, #0]
}
 8000284:	4618      	mov	r0, r3
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	20000028 	.word	0x20000028

08000294 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b084      	sub	sp, #16
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800029c:	f7ff ffee 	bl	800027c <HAL_GetTick>
 80002a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002a6:	68fb      	ldr	r3, [r7, #12]
 80002a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80002ac:	d005      	beq.n	80002ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80002ae:	4b09      	ldr	r3, [pc, #36]	; (80002d4 <HAL_Delay+0x40>)
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	461a      	mov	r2, r3
 80002b4:	68fb      	ldr	r3, [r7, #12]
 80002b6:	4413      	add	r3, r2
 80002b8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002ba:	bf00      	nop
 80002bc:	f7ff ffde 	bl	800027c <HAL_GetTick>
 80002c0:	4602      	mov	r2, r0
 80002c2:	68bb      	ldr	r3, [r7, #8]
 80002c4:	1ad3      	subs	r3, r2, r3
 80002c6:	68fa      	ldr	r2, [r7, #12]
 80002c8:	429a      	cmp	r2, r3
 80002ca:	d8f7      	bhi.n	80002bc <HAL_Delay+0x28>
  {
  }
}
 80002cc:	bf00      	nop
 80002ce:	3710      	adds	r7, #16
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	20000004 	.word	0x20000004

080002d8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80002d8:	b480      	push	{r7}
 80002da:	b085      	sub	sp, #20
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	f003 0307 	and.w	r3, r3, #7
 80002e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002e8:	4b0c      	ldr	r3, [pc, #48]	; (800031c <NVIC_SetPriorityGrouping+0x44>)
 80002ea:	68db      	ldr	r3, [r3, #12]
 80002ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002ee:	68ba      	ldr	r2, [r7, #8]
 80002f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80002f4:	4013      	ands	r3, r2
 80002f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002f8:	68fb      	ldr	r3, [r7, #12]
 80002fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80002fc:	68bb      	ldr	r3, [r7, #8]
 80002fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000300:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000304:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000308:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800030a:	4a04      	ldr	r2, [pc, #16]	; (800031c <NVIC_SetPriorityGrouping+0x44>)
 800030c:	68bb      	ldr	r3, [r7, #8]
 800030e:	60d3      	str	r3, [r2, #12]
}
 8000310:	bf00      	nop
 8000312:	3714      	adds	r7, #20
 8000314:	46bd      	mov	sp, r7
 8000316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031a:	4770      	bx	lr
 800031c:	e000ed00 	.word	0xe000ed00

08000320 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000320:	b480      	push	{r7}
 8000322:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000324:	4b04      	ldr	r3, [pc, #16]	; (8000338 <NVIC_GetPriorityGrouping+0x18>)
 8000326:	68db      	ldr	r3, [r3, #12]
 8000328:	0a1b      	lsrs	r3, r3, #8
 800032a:	f003 0307 	and.w	r3, r3, #7
}
 800032e:	4618      	mov	r0, r3
 8000330:	46bd      	mov	sp, r7
 8000332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000336:	4770      	bx	lr
 8000338:	e000ed00 	.word	0xe000ed00

0800033c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800033c:	b480      	push	{r7}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0
 8000342:	4603      	mov	r3, r0
 8000344:	6039      	str	r1, [r7, #0]
 8000346:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800034c:	2b00      	cmp	r3, #0
 800034e:	da0b      	bge.n	8000368 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000350:	683b      	ldr	r3, [r7, #0]
 8000352:	b2da      	uxtb	r2, r3
 8000354:	490c      	ldr	r1, [pc, #48]	; (8000388 <NVIC_SetPriority+0x4c>)
 8000356:	79fb      	ldrb	r3, [r7, #7]
 8000358:	f003 030f 	and.w	r3, r3, #15
 800035c:	3b04      	subs	r3, #4
 800035e:	0112      	lsls	r2, r2, #4
 8000360:	b2d2      	uxtb	r2, r2
 8000362:	440b      	add	r3, r1
 8000364:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000366:	e009      	b.n	800037c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000368:	683b      	ldr	r3, [r7, #0]
 800036a:	b2da      	uxtb	r2, r3
 800036c:	4907      	ldr	r1, [pc, #28]	; (800038c <NVIC_SetPriority+0x50>)
 800036e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000372:	0112      	lsls	r2, r2, #4
 8000374:	b2d2      	uxtb	r2, r2
 8000376:	440b      	add	r3, r1
 8000378:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800037c:	bf00      	nop
 800037e:	370c      	adds	r7, #12
 8000380:	46bd      	mov	sp, r7
 8000382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000386:	4770      	bx	lr
 8000388:	e000ed00 	.word	0xe000ed00
 800038c:	e000e100 	.word	0xe000e100

08000390 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000390:	b480      	push	{r7}
 8000392:	b089      	sub	sp, #36	; 0x24
 8000394:	af00      	add	r7, sp, #0
 8000396:	60f8      	str	r0, [r7, #12]
 8000398:	60b9      	str	r1, [r7, #8]
 800039a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800039c:	68fb      	ldr	r3, [r7, #12]
 800039e:	f003 0307 	and.w	r3, r3, #7
 80003a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80003a4:	69fb      	ldr	r3, [r7, #28]
 80003a6:	f1c3 0307 	rsb	r3, r3, #7
 80003aa:	2b04      	cmp	r3, #4
 80003ac:	bf28      	it	cs
 80003ae:	2304      	movcs	r3, #4
 80003b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80003b2:	69fb      	ldr	r3, [r7, #28]
 80003b4:	3304      	adds	r3, #4
 80003b6:	2b06      	cmp	r3, #6
 80003b8:	d902      	bls.n	80003c0 <NVIC_EncodePriority+0x30>
 80003ba:	69fb      	ldr	r3, [r7, #28]
 80003bc:	3b03      	subs	r3, #3
 80003be:	e000      	b.n	80003c2 <NVIC_EncodePriority+0x32>
 80003c0:	2300      	movs	r3, #0
 80003c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003c4:	f04f 32ff 	mov.w	r2, #4294967295
 80003c8:	69bb      	ldr	r3, [r7, #24]
 80003ca:	fa02 f303 	lsl.w	r3, r2, r3
 80003ce:	43da      	mvns	r2, r3
 80003d0:	68bb      	ldr	r3, [r7, #8]
 80003d2:	401a      	ands	r2, r3
 80003d4:	697b      	ldr	r3, [r7, #20]
 80003d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80003d8:	f04f 31ff 	mov.w	r1, #4294967295
 80003dc:	697b      	ldr	r3, [r7, #20]
 80003de:	fa01 f303 	lsl.w	r3, r1, r3
 80003e2:	43d9      	mvns	r1, r3
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003e8:	4313      	orrs	r3, r2
         );
}
 80003ea:	4618      	mov	r0, r3
 80003ec:	3724      	adds	r7, #36	; 0x24
 80003ee:	46bd      	mov	sp, r7
 80003f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f4:	4770      	bx	lr
	...

080003f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b082      	sub	sp, #8
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	3b01      	subs	r3, #1
 8000404:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000408:	d301      	bcc.n	800040e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800040a:	2301      	movs	r3, #1
 800040c:	e00f      	b.n	800042e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800040e:	4a0a      	ldr	r2, [pc, #40]	; (8000438 <SysTick_Config+0x40>)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	3b01      	subs	r3, #1
 8000414:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000416:	210f      	movs	r1, #15
 8000418:	f04f 30ff 	mov.w	r0, #4294967295
 800041c:	f7ff ff8e 	bl	800033c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000420:	4b05      	ldr	r3, [pc, #20]	; (8000438 <SysTick_Config+0x40>)
 8000422:	2200      	movs	r2, #0
 8000424:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000426:	4b04      	ldr	r3, [pc, #16]	; (8000438 <SysTick_Config+0x40>)
 8000428:	2207      	movs	r2, #7
 800042a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800042c:	2300      	movs	r3, #0
}
 800042e:	4618      	mov	r0, r3
 8000430:	3708      	adds	r7, #8
 8000432:	46bd      	mov	sp, r7
 8000434:	bd80      	pop	{r7, pc}
 8000436:	bf00      	nop
 8000438:	e000e010 	.word	0xe000e010

0800043c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000444:	6878      	ldr	r0, [r7, #4]
 8000446:	f7ff ff47 	bl	80002d8 <NVIC_SetPriorityGrouping>
}
 800044a:	bf00      	nop
 800044c:	3708      	adds	r7, #8
 800044e:	46bd      	mov	sp, r7
 8000450:	bd80      	pop	{r7, pc}

08000452 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000452:	b580      	push	{r7, lr}
 8000454:	b086      	sub	sp, #24
 8000456:	af00      	add	r7, sp, #0
 8000458:	4603      	mov	r3, r0
 800045a:	60b9      	str	r1, [r7, #8]
 800045c:	607a      	str	r2, [r7, #4]
 800045e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000460:	2300      	movs	r3, #0
 8000462:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000464:	f7ff ff5c 	bl	8000320 <NVIC_GetPriorityGrouping>
 8000468:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800046a:	687a      	ldr	r2, [r7, #4]
 800046c:	68b9      	ldr	r1, [r7, #8]
 800046e:	6978      	ldr	r0, [r7, #20]
 8000470:	f7ff ff8e 	bl	8000390 <NVIC_EncodePriority>
 8000474:	4602      	mov	r2, r0
 8000476:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800047a:	4611      	mov	r1, r2
 800047c:	4618      	mov	r0, r3
 800047e:	f7ff ff5d 	bl	800033c <NVIC_SetPriority>
}
 8000482:	bf00      	nop
 8000484:	3718      	adds	r7, #24
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}

0800048a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800048a:	b580      	push	{r7, lr}
 800048c:	b082      	sub	sp, #8
 800048e:	af00      	add	r7, sp, #0
 8000490:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000492:	6878      	ldr	r0, [r7, #4]
 8000494:	f7ff ffb0 	bl	80003f8 <SysTick_Config>
 8000498:	4603      	mov	r3, r0
}
 800049a:	4618      	mov	r0, r3
 800049c:	3708      	adds	r7, #8
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}
	...

080004a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004a4:	b480      	push	{r7}
 80004a6:	b087      	sub	sp, #28
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
 80004ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80004ae:	2300      	movs	r3, #0
 80004b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80004b2:	2300      	movs	r3, #0
 80004b4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80004b6:	2300      	movs	r3, #0
 80004b8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80004ba:	e14e      	b.n	800075a <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80004bc:	683b      	ldr	r3, [r7, #0]
 80004be:	681a      	ldr	r2, [r3, #0]
 80004c0:	2101      	movs	r1, #1
 80004c2:	697b      	ldr	r3, [r7, #20]
 80004c4:	fa01 f303 	lsl.w	r3, r1, r3
 80004c8:	4013      	ands	r3, r2
 80004ca:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	f000 8140 	beq.w	8000754 <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80004d4:	683b      	ldr	r3, [r7, #0]
 80004d6:	685b      	ldr	r3, [r3, #4]
 80004d8:	2b02      	cmp	r3, #2
 80004da:	d003      	beq.n	80004e4 <HAL_GPIO_Init+0x40>
 80004dc:	683b      	ldr	r3, [r7, #0]
 80004de:	685b      	ldr	r3, [r3, #4]
 80004e0:	2b12      	cmp	r3, #18
 80004e2:	d123      	bne.n	800052c <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80004e4:	697b      	ldr	r3, [r7, #20]
 80004e6:	08da      	lsrs	r2, r3, #3
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	3208      	adds	r2, #8
 80004ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80004f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80004f2:	697b      	ldr	r3, [r7, #20]
 80004f4:	f003 0307 	and.w	r3, r3, #7
 80004f8:	009b      	lsls	r3, r3, #2
 80004fa:	220f      	movs	r2, #15
 80004fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000500:	43db      	mvns	r3, r3
 8000502:	693a      	ldr	r2, [r7, #16]
 8000504:	4013      	ands	r3, r2
 8000506:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000508:	683b      	ldr	r3, [r7, #0]
 800050a:	691a      	ldr	r2, [r3, #16]
 800050c:	697b      	ldr	r3, [r7, #20]
 800050e:	f003 0307 	and.w	r3, r3, #7
 8000512:	009b      	lsls	r3, r3, #2
 8000514:	fa02 f303 	lsl.w	r3, r2, r3
 8000518:	693a      	ldr	r2, [r7, #16]
 800051a:	4313      	orrs	r3, r2
 800051c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800051e:	697b      	ldr	r3, [r7, #20]
 8000520:	08da      	lsrs	r2, r3, #3
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	3208      	adds	r2, #8
 8000526:	6939      	ldr	r1, [r7, #16]
 8000528:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000532:	697b      	ldr	r3, [r7, #20]
 8000534:	005b      	lsls	r3, r3, #1
 8000536:	2203      	movs	r2, #3
 8000538:	fa02 f303 	lsl.w	r3, r2, r3
 800053c:	43db      	mvns	r3, r3
 800053e:	693a      	ldr	r2, [r7, #16]
 8000540:	4013      	ands	r3, r2
 8000542:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000544:	683b      	ldr	r3, [r7, #0]
 8000546:	685b      	ldr	r3, [r3, #4]
 8000548:	f003 0203 	and.w	r2, r3, #3
 800054c:	697b      	ldr	r3, [r7, #20]
 800054e:	005b      	lsls	r3, r3, #1
 8000550:	fa02 f303 	lsl.w	r3, r2, r3
 8000554:	693a      	ldr	r2, [r7, #16]
 8000556:	4313      	orrs	r3, r2
 8000558:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	693a      	ldr	r2, [r7, #16]
 800055e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	685b      	ldr	r3, [r3, #4]
 8000564:	2b01      	cmp	r3, #1
 8000566:	d00b      	beq.n	8000580 <HAL_GPIO_Init+0xdc>
 8000568:	683b      	ldr	r3, [r7, #0]
 800056a:	685b      	ldr	r3, [r3, #4]
 800056c:	2b02      	cmp	r3, #2
 800056e:	d007      	beq.n	8000580 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000574:	2b11      	cmp	r3, #17
 8000576:	d003      	beq.n	8000580 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000578:	683b      	ldr	r3, [r7, #0]
 800057a:	685b      	ldr	r3, [r3, #4]
 800057c:	2b12      	cmp	r3, #18
 800057e:	d130      	bne.n	80005e2 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	689b      	ldr	r3, [r3, #8]
 8000584:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000586:	697b      	ldr	r3, [r7, #20]
 8000588:	005b      	lsls	r3, r3, #1
 800058a:	2203      	movs	r2, #3
 800058c:	fa02 f303 	lsl.w	r3, r2, r3
 8000590:	43db      	mvns	r3, r3
 8000592:	693a      	ldr	r2, [r7, #16]
 8000594:	4013      	ands	r3, r2
 8000596:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000598:	683b      	ldr	r3, [r7, #0]
 800059a:	68da      	ldr	r2, [r3, #12]
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	005b      	lsls	r3, r3, #1
 80005a0:	fa02 f303 	lsl.w	r3, r2, r3
 80005a4:	693a      	ldr	r2, [r7, #16]
 80005a6:	4313      	orrs	r3, r2
 80005a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	693a      	ldr	r2, [r7, #16]
 80005ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	685b      	ldr	r3, [r3, #4]
 80005b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80005b6:	2201      	movs	r2, #1
 80005b8:	697b      	ldr	r3, [r7, #20]
 80005ba:	fa02 f303 	lsl.w	r3, r2, r3
 80005be:	43db      	mvns	r3, r3
 80005c0:	693a      	ldr	r2, [r7, #16]
 80005c2:	4013      	ands	r3, r2
 80005c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80005c6:	683b      	ldr	r3, [r7, #0]
 80005c8:	685b      	ldr	r3, [r3, #4]
 80005ca:	091b      	lsrs	r3, r3, #4
 80005cc:	f003 0201 	and.w	r2, r3, #1
 80005d0:	697b      	ldr	r3, [r7, #20]
 80005d2:	fa02 f303 	lsl.w	r3, r2, r3
 80005d6:	693a      	ldr	r2, [r7, #16]
 80005d8:	4313      	orrs	r3, r2
 80005da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	693a      	ldr	r2, [r7, #16]
 80005e0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	68db      	ldr	r3, [r3, #12]
 80005e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80005e8:	697b      	ldr	r3, [r7, #20]
 80005ea:	005b      	lsls	r3, r3, #1
 80005ec:	2203      	movs	r2, #3
 80005ee:	fa02 f303 	lsl.w	r3, r2, r3
 80005f2:	43db      	mvns	r3, r3
 80005f4:	693a      	ldr	r2, [r7, #16]
 80005f6:	4013      	ands	r3, r2
 80005f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80005fa:	683b      	ldr	r3, [r7, #0]
 80005fc:	689a      	ldr	r2, [r3, #8]
 80005fe:	697b      	ldr	r3, [r7, #20]
 8000600:	005b      	lsls	r3, r3, #1
 8000602:	fa02 f303 	lsl.w	r3, r2, r3
 8000606:	693a      	ldr	r2, [r7, #16]
 8000608:	4313      	orrs	r3, r2
 800060a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	693a      	ldr	r2, [r7, #16]
 8000610:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	685b      	ldr	r3, [r3, #4]
 8000616:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800061a:	2b00      	cmp	r3, #0
 800061c:	f000 809a 	beq.w	8000754 <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000620:	4b55      	ldr	r3, [pc, #340]	; (8000778 <HAL_GPIO_Init+0x2d4>)
 8000622:	699b      	ldr	r3, [r3, #24]
 8000624:	4a54      	ldr	r2, [pc, #336]	; (8000778 <HAL_GPIO_Init+0x2d4>)
 8000626:	f043 0301 	orr.w	r3, r3, #1
 800062a:	6193      	str	r3, [r2, #24]
 800062c:	4b52      	ldr	r3, [pc, #328]	; (8000778 <HAL_GPIO_Init+0x2d4>)
 800062e:	699b      	ldr	r3, [r3, #24]
 8000630:	f003 0301 	and.w	r3, r3, #1
 8000634:	60bb      	str	r3, [r7, #8]
 8000636:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8000638:	4a50      	ldr	r2, [pc, #320]	; (800077c <HAL_GPIO_Init+0x2d8>)
 800063a:	697b      	ldr	r3, [r7, #20]
 800063c:	089b      	lsrs	r3, r3, #2
 800063e:	3302      	adds	r3, #2
 8000640:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000644:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000646:	697b      	ldr	r3, [r7, #20]
 8000648:	f003 0303 	and.w	r3, r3, #3
 800064c:	009b      	lsls	r3, r3, #2
 800064e:	220f      	movs	r2, #15
 8000650:	fa02 f303 	lsl.w	r3, r2, r3
 8000654:	43db      	mvns	r3, r3
 8000656:	693a      	ldr	r2, [r7, #16]
 8000658:	4013      	ands	r3, r2
 800065a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000662:	d013      	beq.n	800068c <HAL_GPIO_Init+0x1e8>
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	4a46      	ldr	r2, [pc, #280]	; (8000780 <HAL_GPIO_Init+0x2dc>)
 8000668:	4293      	cmp	r3, r2
 800066a:	d00d      	beq.n	8000688 <HAL_GPIO_Init+0x1e4>
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	4a45      	ldr	r2, [pc, #276]	; (8000784 <HAL_GPIO_Init+0x2e0>)
 8000670:	4293      	cmp	r3, r2
 8000672:	d007      	beq.n	8000684 <HAL_GPIO_Init+0x1e0>
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4a44      	ldr	r2, [pc, #272]	; (8000788 <HAL_GPIO_Init+0x2e4>)
 8000678:	4293      	cmp	r3, r2
 800067a:	d101      	bne.n	8000680 <HAL_GPIO_Init+0x1dc>
 800067c:	2303      	movs	r3, #3
 800067e:	e006      	b.n	800068e <HAL_GPIO_Init+0x1ea>
 8000680:	2305      	movs	r3, #5
 8000682:	e004      	b.n	800068e <HAL_GPIO_Init+0x1ea>
 8000684:	2302      	movs	r3, #2
 8000686:	e002      	b.n	800068e <HAL_GPIO_Init+0x1ea>
 8000688:	2301      	movs	r3, #1
 800068a:	e000      	b.n	800068e <HAL_GPIO_Init+0x1ea>
 800068c:	2300      	movs	r3, #0
 800068e:	697a      	ldr	r2, [r7, #20]
 8000690:	f002 0203 	and.w	r2, r2, #3
 8000694:	0092      	lsls	r2, r2, #2
 8000696:	4093      	lsls	r3, r2
 8000698:	693a      	ldr	r2, [r7, #16]
 800069a:	4313      	orrs	r3, r2
 800069c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800069e:	4937      	ldr	r1, [pc, #220]	; (800077c <HAL_GPIO_Init+0x2d8>)
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	089b      	lsrs	r3, r3, #2
 80006a4:	3302      	adds	r3, #2
 80006a6:	693a      	ldr	r2, [r7, #16]
 80006a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80006ac:	4b37      	ldr	r3, [pc, #220]	; (800078c <HAL_GPIO_Init+0x2e8>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	43db      	mvns	r3, r3
 80006b6:	693a      	ldr	r2, [r7, #16]
 80006b8:	4013      	ands	r3, r2
 80006ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006bc:	683b      	ldr	r3, [r7, #0]
 80006be:	685b      	ldr	r3, [r3, #4]
 80006c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d003      	beq.n	80006d0 <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 80006c8:	693a      	ldr	r2, [r7, #16]
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	4313      	orrs	r3, r2
 80006ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80006d0:	4a2e      	ldr	r2, [pc, #184]	; (800078c <HAL_GPIO_Init+0x2e8>)
 80006d2:	693b      	ldr	r3, [r7, #16]
 80006d4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80006d6:	4b2d      	ldr	r3, [pc, #180]	; (800078c <HAL_GPIO_Init+0x2e8>)
 80006d8:	685b      	ldr	r3, [r3, #4]
 80006da:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	43db      	mvns	r3, r3
 80006e0:	693a      	ldr	r2, [r7, #16]
 80006e2:	4013      	ands	r3, r2
 80006e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	685b      	ldr	r3, [r3, #4]
 80006ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d003      	beq.n	80006fa <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80006f2:	693a      	ldr	r2, [r7, #16]
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	4313      	orrs	r3, r2
 80006f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80006fa:	4a24      	ldr	r2, [pc, #144]	; (800078c <HAL_GPIO_Init+0x2e8>)
 80006fc:	693b      	ldr	r3, [r7, #16]
 80006fe:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000700:	4b22      	ldr	r3, [pc, #136]	; (800078c <HAL_GPIO_Init+0x2e8>)
 8000702:	689b      	ldr	r3, [r3, #8]
 8000704:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	43db      	mvns	r3, r3
 800070a:	693a      	ldr	r2, [r7, #16]
 800070c:	4013      	ands	r3, r2
 800070e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000710:	683b      	ldr	r3, [r7, #0]
 8000712:	685b      	ldr	r3, [r3, #4]
 8000714:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000718:	2b00      	cmp	r3, #0
 800071a:	d003      	beq.n	8000724 <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 800071c:	693a      	ldr	r2, [r7, #16]
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	4313      	orrs	r3, r2
 8000722:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000724:	4a19      	ldr	r2, [pc, #100]	; (800078c <HAL_GPIO_Init+0x2e8>)
 8000726:	693b      	ldr	r3, [r7, #16]
 8000728:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800072a:	4b18      	ldr	r3, [pc, #96]	; (800078c <HAL_GPIO_Init+0x2e8>)
 800072c:	68db      	ldr	r3, [r3, #12]
 800072e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	43db      	mvns	r3, r3
 8000734:	693a      	ldr	r2, [r7, #16]
 8000736:	4013      	ands	r3, r2
 8000738:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800073a:	683b      	ldr	r3, [r7, #0]
 800073c:	685b      	ldr	r3, [r3, #4]
 800073e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000742:	2b00      	cmp	r3, #0
 8000744:	d003      	beq.n	800074e <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8000746:	693a      	ldr	r2, [r7, #16]
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	4313      	orrs	r3, r2
 800074c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800074e:	4a0f      	ldr	r2, [pc, #60]	; (800078c <HAL_GPIO_Init+0x2e8>)
 8000750:	693b      	ldr	r3, [r7, #16]
 8000752:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8000754:	697b      	ldr	r3, [r7, #20]
 8000756:	3301      	adds	r3, #1
 8000758:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 800075a:	683b      	ldr	r3, [r7, #0]
 800075c:	681a      	ldr	r2, [r3, #0]
 800075e:	697b      	ldr	r3, [r7, #20]
 8000760:	fa22 f303 	lsr.w	r3, r2, r3
 8000764:	2b00      	cmp	r3, #0
 8000766:	f47f aea9 	bne.w	80004bc <HAL_GPIO_Init+0x18>
  }
}
 800076a:	bf00      	nop
 800076c:	371c      	adds	r7, #28
 800076e:	46bd      	mov	sp, r7
 8000770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000774:	4770      	bx	lr
 8000776:	bf00      	nop
 8000778:	40021000 	.word	0x40021000
 800077c:	40010000 	.word	0x40010000
 8000780:	48000400 	.word	0x48000400
 8000784:	48000800 	.word	0x48000800
 8000788:	48000c00 	.word	0x48000c00
 800078c:	40010400 	.word	0x40010400

08000790 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000790:	b480      	push	{r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	460b      	mov	r3, r1
 800079a:	807b      	strh	r3, [r7, #2]
 800079c:	4613      	mov	r3, r2
 800079e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007a0:	787b      	ldrb	r3, [r7, #1]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d003      	beq.n	80007ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80007a6:	887a      	ldrh	r2, [r7, #2]
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80007ac:	e002      	b.n	80007b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80007ae:	887a      	ldrh	r2, [r7, #2]
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80007b4:	bf00      	nop
 80007b6:	370c      	adds	r7, #12
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr

080007c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	1d3b      	adds	r3, r7, #4
 80007ca:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80007cc:	1d3b      	adds	r3, r7, #4
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d102      	bne.n	80007da <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80007d4:	2301      	movs	r3, #1
 80007d6:	f000 beda 	b.w	800158e <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80007da:	1d3b      	adds	r3, r7, #4
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	f003 0301 	and.w	r3, r3, #1
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	f000 816e 	beq.w	8000ac6 <HAL_RCC_OscConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80007ea:	4bb5      	ldr	r3, [pc, #724]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 80007ec:	685b      	ldr	r3, [r3, #4]
 80007ee:	f003 030c 	and.w	r3, r3, #12
 80007f2:	2b04      	cmp	r3, #4
 80007f4:	d00c      	beq.n	8000810 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80007f6:	4bb2      	ldr	r3, [pc, #712]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 80007f8:	685b      	ldr	r3, [r3, #4]
 80007fa:	f003 030c 	and.w	r3, r3, #12
 80007fe:	2b08      	cmp	r3, #8
 8000800:	d15a      	bne.n	80008b8 <HAL_RCC_OscConfig+0xf8>
 8000802:	4baf      	ldr	r3, [pc, #700]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 8000804:	685b      	ldr	r3, [r3, #4]
 8000806:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800080a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800080e:	d153      	bne.n	80008b8 <HAL_RCC_OscConfig+0xf8>
 8000810:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000814:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000818:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800081c:	fa93 f3a3 	rbit	r3, r3
 8000820:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000824:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000828:	fab3 f383 	clz	r3, r3
 800082c:	b2db      	uxtb	r3, r3
 800082e:	095b      	lsrs	r3, r3, #5
 8000830:	b2db      	uxtb	r3, r3
 8000832:	f043 0301 	orr.w	r3, r3, #1
 8000836:	b2db      	uxtb	r3, r3
 8000838:	2b01      	cmp	r3, #1
 800083a:	d102      	bne.n	8000842 <HAL_RCC_OscConfig+0x82>
 800083c:	4ba0      	ldr	r3, [pc, #640]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	e015      	b.n	800086e <HAL_RCC_OscConfig+0xae>
 8000842:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000846:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800084a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 800084e:	fa93 f3a3 	rbit	r3, r3
 8000852:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000856:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800085a:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800085e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000862:	fa93 f3a3 	rbit	r3, r3
 8000866:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800086a:	4b95      	ldr	r3, [pc, #596]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 800086c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800086e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000872:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000876:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 800087a:	fa92 f2a2 	rbit	r2, r2
 800087e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 8000882:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000886:	fab2 f282 	clz	r2, r2
 800088a:	b252      	sxtb	r2, r2
 800088c:	f042 0220 	orr.w	r2, r2, #32
 8000890:	b252      	sxtb	r2, r2
 8000892:	b2d2      	uxtb	r2, r2
 8000894:	f002 021f 	and.w	r2, r2, #31
 8000898:	2101      	movs	r1, #1
 800089a:	fa01 f202 	lsl.w	r2, r1, r2
 800089e:	4013      	ands	r3, r2
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	f000 810f 	beq.w	8000ac4 <HAL_RCC_OscConfig+0x304>
 80008a6:	1d3b      	adds	r3, r7, #4
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	685b      	ldr	r3, [r3, #4]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	f040 8109 	bne.w	8000ac4 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 80008b2:	2301      	movs	r3, #1
 80008b4:	f000 be6b 	b.w	800158e <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008b8:	1d3b      	adds	r3, r7, #4
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	685b      	ldr	r3, [r3, #4]
 80008be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80008c2:	d106      	bne.n	80008d2 <HAL_RCC_OscConfig+0x112>
 80008c4:	4b7e      	ldr	r3, [pc, #504]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	4a7d      	ldr	r2, [pc, #500]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 80008ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008ce:	6013      	str	r3, [r2, #0]
 80008d0:	e030      	b.n	8000934 <HAL_RCC_OscConfig+0x174>
 80008d2:	1d3b      	adds	r3, r7, #4
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	685b      	ldr	r3, [r3, #4]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d10c      	bne.n	80008f6 <HAL_RCC_OscConfig+0x136>
 80008dc:	4b78      	ldr	r3, [pc, #480]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a77      	ldr	r2, [pc, #476]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 80008e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008e6:	6013      	str	r3, [r2, #0]
 80008e8:	4b75      	ldr	r3, [pc, #468]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a74      	ldr	r2, [pc, #464]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 80008ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008f2:	6013      	str	r3, [r2, #0]
 80008f4:	e01e      	b.n	8000934 <HAL_RCC_OscConfig+0x174>
 80008f6:	1d3b      	adds	r3, r7, #4
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	685b      	ldr	r3, [r3, #4]
 80008fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000900:	d10c      	bne.n	800091c <HAL_RCC_OscConfig+0x15c>
 8000902:	4b6f      	ldr	r3, [pc, #444]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	4a6e      	ldr	r2, [pc, #440]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 8000908:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800090c:	6013      	str	r3, [r2, #0]
 800090e:	4b6c      	ldr	r3, [pc, #432]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4a6b      	ldr	r2, [pc, #428]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 8000914:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000918:	6013      	str	r3, [r2, #0]
 800091a:	e00b      	b.n	8000934 <HAL_RCC_OscConfig+0x174>
 800091c:	4b68      	ldr	r3, [pc, #416]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	4a67      	ldr	r2, [pc, #412]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 8000922:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000926:	6013      	str	r3, [r2, #0]
 8000928:	4b65      	ldr	r3, [pc, #404]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a64      	ldr	r2, [pc, #400]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 800092e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000932:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000934:	4b62      	ldr	r3, [pc, #392]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 8000936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000938:	f023 020f 	bic.w	r2, r3, #15
 800093c:	1d3b      	adds	r3, r7, #4
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	689b      	ldr	r3, [r3, #8]
 8000942:	495f      	ldr	r1, [pc, #380]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 8000944:	4313      	orrs	r3, r2
 8000946:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000948:	1d3b      	adds	r3, r7, #4
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	685b      	ldr	r3, [r3, #4]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d05a      	beq.n	8000a08 <HAL_RCC_OscConfig+0x248>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000952:	f7ff fc93 	bl	800027c <HAL_GetTick>
 8000956:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800095a:	e00a      	b.n	8000972 <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800095c:	f7ff fc8e 	bl	800027c <HAL_GetTick>
 8000960:	4602      	mov	r2, r0
 8000962:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000966:	1ad3      	subs	r3, r2, r3
 8000968:	2b64      	cmp	r3, #100	; 0x64
 800096a:	d902      	bls.n	8000972 <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 800096c:	2303      	movs	r3, #3
 800096e:	f000 be0e 	b.w	800158e <HAL_RCC_OscConfig+0xdce>
 8000972:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000976:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800097a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800097e:	fa93 f3a3 	rbit	r3, r3
 8000982:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 8000986:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800098a:	fab3 f383 	clz	r3, r3
 800098e:	b2db      	uxtb	r3, r3
 8000990:	095b      	lsrs	r3, r3, #5
 8000992:	b2db      	uxtb	r3, r3
 8000994:	f043 0301 	orr.w	r3, r3, #1
 8000998:	b2db      	uxtb	r3, r3
 800099a:	2b01      	cmp	r3, #1
 800099c:	d102      	bne.n	80009a4 <HAL_RCC_OscConfig+0x1e4>
 800099e:	4b48      	ldr	r3, [pc, #288]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	e015      	b.n	80009d0 <HAL_RCC_OscConfig+0x210>
 80009a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009a8:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009ac:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80009b0:	fa93 f3a3 	rbit	r3, r3
 80009b4:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80009b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009bc:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80009c0:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80009c4:	fa93 f3a3 	rbit	r3, r3
 80009c8:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80009cc:	4b3c      	ldr	r3, [pc, #240]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 80009ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009d0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80009d4:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80009d8:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80009dc:	fa92 f2a2 	rbit	r2, r2
 80009e0:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 80009e4:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80009e8:	fab2 f282 	clz	r2, r2
 80009ec:	b252      	sxtb	r2, r2
 80009ee:	f042 0220 	orr.w	r2, r2, #32
 80009f2:	b252      	sxtb	r2, r2
 80009f4:	b2d2      	uxtb	r2, r2
 80009f6:	f002 021f 	and.w	r2, r2, #31
 80009fa:	2101      	movs	r1, #1
 80009fc:	fa01 f202 	lsl.w	r2, r1, r2
 8000a00:	4013      	ands	r3, r2
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d0aa      	beq.n	800095c <HAL_RCC_OscConfig+0x19c>
 8000a06:	e05e      	b.n	8000ac6 <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a08:	f7ff fc38 	bl	800027c <HAL_GetTick>
 8000a0c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a10:	e00a      	b.n	8000a28 <HAL_RCC_OscConfig+0x268>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a12:	f7ff fc33 	bl	800027c <HAL_GetTick>
 8000a16:	4602      	mov	r2, r0
 8000a18:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000a1c:	1ad3      	subs	r3, r2, r3
 8000a1e:	2b64      	cmp	r3, #100	; 0x64
 8000a20:	d902      	bls.n	8000a28 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8000a22:	2303      	movs	r3, #3
 8000a24:	f000 bdb3 	b.w	800158e <HAL_RCC_OscConfig+0xdce>
 8000a28:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a2c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a30:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000a34:	fa93 f3a3 	rbit	r3, r3
 8000a38:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 8000a3c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a40:	fab3 f383 	clz	r3, r3
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	095b      	lsrs	r3, r3, #5
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	f043 0301 	orr.w	r3, r3, #1
 8000a4e:	b2db      	uxtb	r3, r3
 8000a50:	2b01      	cmp	r3, #1
 8000a52:	d102      	bne.n	8000a5a <HAL_RCC_OscConfig+0x29a>
 8000a54:	4b1a      	ldr	r3, [pc, #104]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	e015      	b.n	8000a86 <HAL_RCC_OscConfig+0x2c6>
 8000a5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a5e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a62:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000a66:	fa93 f3a3 	rbit	r3, r3
 8000a6a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000a6e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a72:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000a76:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000a7a:	fa93 f3a3 	rbit	r3, r3
 8000a7e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000a82:	4b0f      	ldr	r3, [pc, #60]	; (8000ac0 <HAL_RCC_OscConfig+0x300>)
 8000a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a86:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000a8a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000a8e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000a92:	fa92 f2a2 	rbit	r2, r2
 8000a96:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 8000a9a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000a9e:	fab2 f282 	clz	r2, r2
 8000aa2:	b252      	sxtb	r2, r2
 8000aa4:	f042 0220 	orr.w	r2, r2, #32
 8000aa8:	b252      	sxtb	r2, r2
 8000aaa:	b2d2      	uxtb	r2, r2
 8000aac:	f002 021f 	and.w	r2, r2, #31
 8000ab0:	2101      	movs	r1, #1
 8000ab2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ab6:	4013      	ands	r3, r2
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d1aa      	bne.n	8000a12 <HAL_RCC_OscConfig+0x252>
 8000abc:	e003      	b.n	8000ac6 <HAL_RCC_OscConfig+0x306>
 8000abe:	bf00      	nop
 8000ac0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ac4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ac6:	1d3b      	adds	r3, r7, #4
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	f003 0302 	and.w	r3, r3, #2
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	f000 8170 	beq.w	8000db6 <HAL_RCC_OscConfig+0x5f6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000ad6:	4bd0      	ldr	r3, [pc, #832]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000ad8:	685b      	ldr	r3, [r3, #4]
 8000ada:	f003 030c 	and.w	r3, r3, #12
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d00b      	beq.n	8000afa <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000ae2:	4bcd      	ldr	r3, [pc, #820]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000ae4:	685b      	ldr	r3, [r3, #4]
 8000ae6:	f003 030c 	and.w	r3, r3, #12
 8000aea:	2b08      	cmp	r3, #8
 8000aec:	d16d      	bne.n	8000bca <HAL_RCC_OscConfig+0x40a>
 8000aee:	4bca      	ldr	r3, [pc, #808]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000af0:	685b      	ldr	r3, [r3, #4]
 8000af2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d167      	bne.n	8000bca <HAL_RCC_OscConfig+0x40a>
 8000afa:	2302      	movs	r3, #2
 8000afc:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b00:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000b04:	fa93 f3a3 	rbit	r3, r3
 8000b08:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8000b0c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b10:	fab3 f383 	clz	r3, r3
 8000b14:	b2db      	uxtb	r3, r3
 8000b16:	095b      	lsrs	r3, r3, #5
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	f043 0301 	orr.w	r3, r3, #1
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	2b01      	cmp	r3, #1
 8000b22:	d102      	bne.n	8000b2a <HAL_RCC_OscConfig+0x36a>
 8000b24:	4bbc      	ldr	r3, [pc, #752]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	e013      	b.n	8000b52 <HAL_RCC_OscConfig+0x392>
 8000b2a:	2302      	movs	r3, #2
 8000b2c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b30:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000b34:	fa93 f3a3 	rbit	r3, r3
 8000b38:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000b3c:	2302      	movs	r3, #2
 8000b3e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000b42:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000b46:	fa93 f3a3 	rbit	r3, r3
 8000b4a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000b4e:	4bb2      	ldr	r3, [pc, #712]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b52:	2202      	movs	r2, #2
 8000b54:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000b58:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000b5c:	fa92 f2a2 	rbit	r2, r2
 8000b60:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 8000b64:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000b68:	fab2 f282 	clz	r2, r2
 8000b6c:	b252      	sxtb	r2, r2
 8000b6e:	f042 0220 	orr.w	r2, r2, #32
 8000b72:	b252      	sxtb	r2, r2
 8000b74:	b2d2      	uxtb	r2, r2
 8000b76:	f002 021f 	and.w	r2, r2, #31
 8000b7a:	2101      	movs	r1, #1
 8000b7c:	fa01 f202 	lsl.w	r2, r1, r2
 8000b80:	4013      	ands	r3, r2
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d007      	beq.n	8000b96 <HAL_RCC_OscConfig+0x3d6>
 8000b86:	1d3b      	adds	r3, r7, #4
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	691b      	ldr	r3, [r3, #16]
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d002      	beq.n	8000b96 <HAL_RCC_OscConfig+0x3d6>
      {
        return HAL_ERROR;
 8000b90:	2301      	movs	r3, #1
 8000b92:	f000 bcfc 	b.w	800158e <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b96:	4ba0      	ldr	r3, [pc, #640]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000b9e:	1d3b      	adds	r3, r7, #4
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	6959      	ldr	r1, [r3, #20]
 8000ba4:	23f8      	movs	r3, #248	; 0xf8
 8000ba6:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000baa:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8000bae:	fa93 f3a3 	rbit	r3, r3
 8000bb2:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8000bb6:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8000bba:	fab3 f383 	clz	r3, r3
 8000bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8000bc2:	4995      	ldr	r1, [pc, #596]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bc8:	e0f5      	b.n	8000db6 <HAL_RCC_OscConfig+0x5f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000bca:	1d3b      	adds	r3, r7, #4
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	691b      	ldr	r3, [r3, #16]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	f000 8085 	beq.w	8000ce0 <HAL_RCC_OscConfig+0x520>
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bdc:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000be0:	fa93 f3a3 	rbit	r3, r3
 8000be4:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8000be8:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000bec:	fab3 f383 	clz	r3, r3
 8000bf0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000bf4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000bf8:	009b      	lsls	r3, r3, #2
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c00:	f7ff fb3c 	bl	800027c <HAL_GetTick>
 8000c04:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c08:	e00a      	b.n	8000c20 <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c0a:	f7ff fb37 	bl	800027c <HAL_GetTick>
 8000c0e:	4602      	mov	r2, r0
 8000c10:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000c14:	1ad3      	subs	r3, r2, r3
 8000c16:	2b02      	cmp	r3, #2
 8000c18:	d902      	bls.n	8000c20 <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 8000c1a:	2303      	movs	r3, #3
 8000c1c:	f000 bcb7 	b.w	800158e <HAL_RCC_OscConfig+0xdce>
 8000c20:	2302      	movs	r3, #2
 8000c22:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c26:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8000c2a:	fa93 f3a3 	rbit	r3, r3
 8000c2e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 8000c32:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c36:	fab3 f383 	clz	r3, r3
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	095b      	lsrs	r3, r3, #5
 8000c3e:	b2db      	uxtb	r3, r3
 8000c40:	f043 0301 	orr.w	r3, r3, #1
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	d102      	bne.n	8000c50 <HAL_RCC_OscConfig+0x490>
 8000c4a:	4b73      	ldr	r3, [pc, #460]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	e013      	b.n	8000c78 <HAL_RCC_OscConfig+0x4b8>
 8000c50:	2302      	movs	r3, #2
 8000c52:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c56:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8000c5a:	fa93 f3a3 	rbit	r3, r3
 8000c5e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8000c62:	2302      	movs	r3, #2
 8000c64:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000c68:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8000c6c:	fa93 f3a3 	rbit	r3, r3
 8000c70:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000c74:	4b68      	ldr	r3, [pc, #416]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c78:	2202      	movs	r2, #2
 8000c7a:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8000c7e:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8000c82:	fa92 f2a2 	rbit	r2, r2
 8000c86:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 8000c8a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	b252      	sxtb	r2, r2
 8000c94:	f042 0220 	orr.w	r2, r2, #32
 8000c98:	b252      	sxtb	r2, r2
 8000c9a:	b2d2      	uxtb	r2, r2
 8000c9c:	f002 021f 	and.w	r2, r2, #31
 8000ca0:	2101      	movs	r1, #1
 8000ca2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ca6:	4013      	ands	r3, r2
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d0ae      	beq.n	8000c0a <HAL_RCC_OscConfig+0x44a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cac:	4b5a      	ldr	r3, [pc, #360]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000cb4:	1d3b      	adds	r3, r7, #4
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	6959      	ldr	r1, [r3, #20]
 8000cba:	23f8      	movs	r3, #248	; 0xf8
 8000cbc:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cc0:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8000cc4:	fa93 f3a3 	rbit	r3, r3
 8000cc8:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8000ccc:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8000cd0:	fab3 f383 	clz	r3, r3
 8000cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd8:	494f      	ldr	r1, [pc, #316]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000cda:	4313      	orrs	r3, r2
 8000cdc:	600b      	str	r3, [r1, #0]
 8000cde:	e06a      	b.n	8000db6 <HAL_RCC_OscConfig+0x5f6>
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ce6:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8000cea:	fa93 f3a3 	rbit	r3, r3
 8000cee:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 8000cf2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000cf6:	fab3 f383 	clz	r3, r3
 8000cfa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000cfe:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000d02:	009b      	lsls	r3, r3, #2
 8000d04:	461a      	mov	r2, r3
 8000d06:	2300      	movs	r3, #0
 8000d08:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d0a:	f7ff fab7 	bl	800027c <HAL_GetTick>
 8000d0e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d12:	e00a      	b.n	8000d2a <HAL_RCC_OscConfig+0x56a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d14:	f7ff fab2 	bl	800027c <HAL_GetTick>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000d1e:	1ad3      	subs	r3, r2, r3
 8000d20:	2b02      	cmp	r3, #2
 8000d22:	d902      	bls.n	8000d2a <HAL_RCC_OscConfig+0x56a>
          {
            return HAL_TIMEOUT;
 8000d24:	2303      	movs	r3, #3
 8000d26:	f000 bc32 	b.w	800158e <HAL_RCC_OscConfig+0xdce>
 8000d2a:	2302      	movs	r3, #2
 8000d2c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d30:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8000d34:	fa93 f3a3 	rbit	r3, r3
 8000d38:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8000d3c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d40:	fab3 f383 	clz	r3, r3
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	095b      	lsrs	r3, r3, #5
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	f043 0301 	orr.w	r3, r3, #1
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	2b01      	cmp	r3, #1
 8000d52:	d102      	bne.n	8000d5a <HAL_RCC_OscConfig+0x59a>
 8000d54:	4b30      	ldr	r3, [pc, #192]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	e013      	b.n	8000d82 <HAL_RCC_OscConfig+0x5c2>
 8000d5a:	2302      	movs	r3, #2
 8000d5c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d60:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000d64:	fa93 f3a3 	rbit	r3, r3
 8000d68:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8000d6c:	2302      	movs	r3, #2
 8000d6e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8000d72:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000d76:	fa93 f3a3 	rbit	r3, r3
 8000d7a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8000d7e:	4b26      	ldr	r3, [pc, #152]	; (8000e18 <HAL_RCC_OscConfig+0x658>)
 8000d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d82:	2202      	movs	r2, #2
 8000d84:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8000d88:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8000d8c:	fa92 f2a2 	rbit	r2, r2
 8000d90:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 8000d94:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8000d98:	fab2 f282 	clz	r2, r2
 8000d9c:	b252      	sxtb	r2, r2
 8000d9e:	f042 0220 	orr.w	r2, r2, #32
 8000da2:	b252      	sxtb	r2, r2
 8000da4:	b2d2      	uxtb	r2, r2
 8000da6:	f002 021f 	and.w	r2, r2, #31
 8000daa:	2101      	movs	r1, #1
 8000dac:	fa01 f202 	lsl.w	r2, r1, r2
 8000db0:	4013      	ands	r3, r2
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d1ae      	bne.n	8000d14 <HAL_RCC_OscConfig+0x554>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000db6:	1d3b      	adds	r3, r7, #4
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f003 0308 	and.w	r3, r3, #8
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	f000 80d8 	beq.w	8000f76 <HAL_RCC_OscConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000dc6:	1d3b      	adds	r3, r7, #4
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	699b      	ldr	r3, [r3, #24]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d067      	beq.n	8000ea0 <HAL_RCC_OscConfig+0x6e0>
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000dda:	fa93 f3a3 	rbit	r3, r3
 8000dde:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8000de2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000de6:	fab3 f383 	clz	r3, r3
 8000dea:	461a      	mov	r2, r3
 8000dec:	4b0b      	ldr	r3, [pc, #44]	; (8000e1c <HAL_RCC_OscConfig+0x65c>)
 8000dee:	4413      	add	r3, r2
 8000df0:	009b      	lsls	r3, r3, #2
 8000df2:	461a      	mov	r2, r3
 8000df4:	2301      	movs	r3, #1
 8000df6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000df8:	f7ff fa40 	bl	800027c <HAL_GetTick>
 8000dfc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e00:	e00e      	b.n	8000e20 <HAL_RCC_OscConfig+0x660>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e02:	f7ff fa3b 	bl	800027c <HAL_GetTick>
 8000e06:	4602      	mov	r2, r0
 8000e08:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000e0c:	1ad3      	subs	r3, r2, r3
 8000e0e:	2b02      	cmp	r3, #2
 8000e10:	d906      	bls.n	8000e20 <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 8000e12:	2303      	movs	r3, #3
 8000e14:	e3bb      	b.n	800158e <HAL_RCC_OscConfig+0xdce>
 8000e16:	bf00      	nop
 8000e18:	40021000 	.word	0x40021000
 8000e1c:	10908120 	.word	0x10908120
 8000e20:	2302      	movs	r3, #2
 8000e22:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e26:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000e2a:	fa93 f3a3 	rbit	r3, r3
 8000e2e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8000e32:	2302      	movs	r3, #2
 8000e34:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000e38:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000e3c:	fa93 f2a3 	rbit	r2, r3
 8000e40:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000e44:	601a      	str	r2, [r3, #0]
 8000e46:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000e4a:	2202      	movs	r2, #2
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	fa93 f2a3 	rbit	r2, r3
 8000e58:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000e5c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e5e:	4ba5      	ldr	r3, [pc, #660]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8000e60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e62:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000e66:	2102      	movs	r1, #2
 8000e68:	6019      	str	r1, [r3, #0]
 8000e6a:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	fa93 f1a3 	rbit	r1, r3
 8000e74:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000e78:	6019      	str	r1, [r3, #0]
  return(result);
 8000e7a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	fab3 f383 	clz	r3, r3
 8000e84:	b25b      	sxtb	r3, r3
 8000e86:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000e8a:	b25b      	sxtb	r3, r3
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	f003 031f 	and.w	r3, r3, #31
 8000e92:	2101      	movs	r1, #1
 8000e94:	fa01 f303 	lsl.w	r3, r1, r3
 8000e98:	4013      	ands	r3, r2
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d0b1      	beq.n	8000e02 <HAL_RCC_OscConfig+0x642>
 8000e9e:	e06a      	b.n	8000f76 <HAL_RCC_OscConfig+0x7b6>
 8000ea0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ea8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	fa93 f2a3 	rbit	r2, r3
 8000eb2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000eb6:	601a      	str	r2, [r3, #0]
  return(result);
 8000eb8:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000ebc:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ebe:	fab3 f383 	clz	r3, r3
 8000ec2:	461a      	mov	r2, r3
 8000ec4:	4b8c      	ldr	r3, [pc, #560]	; (80010f8 <HAL_RCC_OscConfig+0x938>)
 8000ec6:	4413      	add	r3, r2
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	461a      	mov	r2, r3
 8000ecc:	2300      	movs	r3, #0
 8000ece:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ed0:	f7ff f9d4 	bl	800027c <HAL_GetTick>
 8000ed4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ed8:	e009      	b.n	8000eee <HAL_RCC_OscConfig+0x72e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000eda:	f7ff f9cf 	bl	800027c <HAL_GetTick>
 8000ede:	4602      	mov	r2, r0
 8000ee0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	2b02      	cmp	r3, #2
 8000ee8:	d901      	bls.n	8000eee <HAL_RCC_OscConfig+0x72e>
        {
          return HAL_TIMEOUT;
 8000eea:	2303      	movs	r3, #3
 8000eec:	e34f      	b.n	800158e <HAL_RCC_OscConfig+0xdce>
 8000eee:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000ef2:	2202      	movs	r2, #2
 8000ef4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ef6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	fa93 f2a3 	rbit	r2, r3
 8000f00:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000f04:	601a      	str	r2, [r3, #0]
 8000f06:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000f0a:	2202      	movs	r2, #2
 8000f0c:	601a      	str	r2, [r3, #0]
 8000f0e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	fa93 f2a3 	rbit	r2, r3
 8000f18:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8000f1c:	601a      	str	r2, [r3, #0]
 8000f1e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000f22:	2202      	movs	r2, #2
 8000f24:	601a      	str	r2, [r3, #0]
 8000f26:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	fa93 f2a3 	rbit	r2, r3
 8000f30:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000f34:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f36:	4b6f      	ldr	r3, [pc, #444]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8000f38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f3a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f3e:	2102      	movs	r1, #2
 8000f40:	6019      	str	r1, [r3, #0]
 8000f42:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	fa93 f1a3 	rbit	r1, r3
 8000f4c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000f50:	6019      	str	r1, [r3, #0]
  return(result);
 8000f52:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	fab3 f383 	clz	r3, r3
 8000f5c:	b25b      	sxtb	r3, r3
 8000f5e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000f62:	b25b      	sxtb	r3, r3
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	f003 031f 	and.w	r3, r3, #31
 8000f6a:	2101      	movs	r1, #1
 8000f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f70:	4013      	ands	r3, r2
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d1b1      	bne.n	8000eda <HAL_RCC_OscConfig+0x71a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f76:	1d3b      	adds	r3, r7, #4
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f003 0304 	and.w	r3, r3, #4
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	f000 8159 	beq.w	8001238 <HAL_RCC_OscConfig+0xa78>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f86:	2300      	movs	r3, #0
 8000f88:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f8c:	4b59      	ldr	r3, [pc, #356]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8000f8e:	69db      	ldr	r3, [r3, #28]
 8000f90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d112      	bne.n	8000fbe <HAL_RCC_OscConfig+0x7fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f98:	4b56      	ldr	r3, [pc, #344]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8000f9a:	69db      	ldr	r3, [r3, #28]
 8000f9c:	4a55      	ldr	r2, [pc, #340]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8000f9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fa2:	61d3      	str	r3, [r2, #28]
 8000fa4:	4b53      	ldr	r3, [pc, #332]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8000fa6:	69db      	ldr	r3, [r3, #28]
 8000fa8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8000fac:	f107 030c 	add.w	r3, r7, #12
 8000fb0:	601a      	str	r2, [r3, #0]
 8000fb2:	f107 030c 	add.w	r3, r7, #12
 8000fb6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fbe:	4b4f      	ldr	r3, [pc, #316]	; (80010fc <HAL_RCC_OscConfig+0x93c>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d11a      	bne.n	8001000 <HAL_RCC_OscConfig+0x840>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fca:	4b4c      	ldr	r3, [pc, #304]	; (80010fc <HAL_RCC_OscConfig+0x93c>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4a4b      	ldr	r2, [pc, #300]	; (80010fc <HAL_RCC_OscConfig+0x93c>)
 8000fd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fd4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fd6:	f7ff f951 	bl	800027c <HAL_GetTick>
 8000fda:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fde:	e009      	b.n	8000ff4 <HAL_RCC_OscConfig+0x834>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fe0:	f7ff f94c 	bl	800027c <HAL_GetTick>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000fea:	1ad3      	subs	r3, r2, r3
 8000fec:	2b64      	cmp	r3, #100	; 0x64
 8000fee:	d901      	bls.n	8000ff4 <HAL_RCC_OscConfig+0x834>
        {
          return HAL_TIMEOUT;
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	e2cc      	b.n	800158e <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ff4:	4b41      	ldr	r3, [pc, #260]	; (80010fc <HAL_RCC_OscConfig+0x93c>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d0ef      	beq.n	8000fe0 <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001000:	1d3b      	adds	r3, r7, #4
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	68db      	ldr	r3, [r3, #12]
 8001006:	2b01      	cmp	r3, #1
 8001008:	d106      	bne.n	8001018 <HAL_RCC_OscConfig+0x858>
 800100a:	4b3a      	ldr	r3, [pc, #232]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 800100c:	6a1b      	ldr	r3, [r3, #32]
 800100e:	4a39      	ldr	r2, [pc, #228]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001010:	f043 0301 	orr.w	r3, r3, #1
 8001014:	6213      	str	r3, [r2, #32]
 8001016:	e02f      	b.n	8001078 <HAL_RCC_OscConfig+0x8b8>
 8001018:	1d3b      	adds	r3, r7, #4
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	68db      	ldr	r3, [r3, #12]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d10c      	bne.n	800103c <HAL_RCC_OscConfig+0x87c>
 8001022:	4b34      	ldr	r3, [pc, #208]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001024:	6a1b      	ldr	r3, [r3, #32]
 8001026:	4a33      	ldr	r2, [pc, #204]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001028:	f023 0301 	bic.w	r3, r3, #1
 800102c:	6213      	str	r3, [r2, #32]
 800102e:	4b31      	ldr	r3, [pc, #196]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001030:	6a1b      	ldr	r3, [r3, #32]
 8001032:	4a30      	ldr	r2, [pc, #192]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001034:	f023 0304 	bic.w	r3, r3, #4
 8001038:	6213      	str	r3, [r2, #32]
 800103a:	e01d      	b.n	8001078 <HAL_RCC_OscConfig+0x8b8>
 800103c:	1d3b      	adds	r3, r7, #4
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	68db      	ldr	r3, [r3, #12]
 8001042:	2b05      	cmp	r3, #5
 8001044:	d10c      	bne.n	8001060 <HAL_RCC_OscConfig+0x8a0>
 8001046:	4b2b      	ldr	r3, [pc, #172]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001048:	6a1b      	ldr	r3, [r3, #32]
 800104a:	4a2a      	ldr	r2, [pc, #168]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 800104c:	f043 0304 	orr.w	r3, r3, #4
 8001050:	6213      	str	r3, [r2, #32]
 8001052:	4b28      	ldr	r3, [pc, #160]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001054:	6a1b      	ldr	r3, [r3, #32]
 8001056:	4a27      	ldr	r2, [pc, #156]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001058:	f043 0301 	orr.w	r3, r3, #1
 800105c:	6213      	str	r3, [r2, #32]
 800105e:	e00b      	b.n	8001078 <HAL_RCC_OscConfig+0x8b8>
 8001060:	4b24      	ldr	r3, [pc, #144]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001062:	6a1b      	ldr	r3, [r3, #32]
 8001064:	4a23      	ldr	r2, [pc, #140]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001066:	f023 0301 	bic.w	r3, r3, #1
 800106a:	6213      	str	r3, [r2, #32]
 800106c:	4b21      	ldr	r3, [pc, #132]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 800106e:	6a1b      	ldr	r3, [r3, #32]
 8001070:	4a20      	ldr	r2, [pc, #128]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 8001072:	f023 0304 	bic.w	r3, r3, #4
 8001076:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001078:	1d3b      	adds	r3, r7, #4
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	68db      	ldr	r3, [r3, #12]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d06b      	beq.n	800115a <HAL_RCC_OscConfig+0x99a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001082:	f7ff f8fb 	bl	800027c <HAL_GetTick>
 8001086:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800108a:	e00b      	b.n	80010a4 <HAL_RCC_OscConfig+0x8e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800108c:	f7ff f8f6 	bl	800027c <HAL_GetTick>
 8001090:	4602      	mov	r2, r0
 8001092:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001096:	1ad3      	subs	r3, r2, r3
 8001098:	f241 3288 	movw	r2, #5000	; 0x1388
 800109c:	4293      	cmp	r3, r2
 800109e:	d901      	bls.n	80010a4 <HAL_RCC_OscConfig+0x8e4>
        {
          return HAL_TIMEOUT;
 80010a0:	2303      	movs	r3, #3
 80010a2:	e274      	b.n	800158e <HAL_RCC_OscConfig+0xdce>
 80010a4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80010a8:	2202      	movs	r2, #2
 80010aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ac:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	fa93 f2a3 	rbit	r2, r3
 80010b6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80010c0:	2202      	movs	r2, #2
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	fa93 f2a3 	rbit	r2, r3
 80010ce:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80010d2:	601a      	str	r2, [r3, #0]
  return(result);
 80010d4:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80010d8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010da:	fab3 f383 	clz	r3, r3
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	095b      	lsrs	r3, r3, #5
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	f043 0302 	orr.w	r3, r3, #2
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	2b02      	cmp	r3, #2
 80010ec:	d108      	bne.n	8001100 <HAL_RCC_OscConfig+0x940>
 80010ee:	4b01      	ldr	r3, [pc, #4]	; (80010f4 <HAL_RCC_OscConfig+0x934>)
 80010f0:	6a1b      	ldr	r3, [r3, #32]
 80010f2:	e013      	b.n	800111c <HAL_RCC_OscConfig+0x95c>
 80010f4:	40021000 	.word	0x40021000
 80010f8:	10908120 	.word	0x10908120
 80010fc:	40007000 	.word	0x40007000
 8001100:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001104:	2202      	movs	r2, #2
 8001106:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001108:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	fa93 f2a3 	rbit	r2, r3
 8001112:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	4bbb      	ldr	r3, [pc, #748]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 800111a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800111c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001120:	2102      	movs	r1, #2
 8001122:	6011      	str	r1, [r2, #0]
 8001124:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001128:	6812      	ldr	r2, [r2, #0]
 800112a:	fa92 f1a2 	rbit	r1, r2
 800112e:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001132:	6011      	str	r1, [r2, #0]
  return(result);
 8001134:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001138:	6812      	ldr	r2, [r2, #0]
 800113a:	fab2 f282 	clz	r2, r2
 800113e:	b252      	sxtb	r2, r2
 8001140:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001144:	b252      	sxtb	r2, r2
 8001146:	b2d2      	uxtb	r2, r2
 8001148:	f002 021f 	and.w	r2, r2, #31
 800114c:	2101      	movs	r1, #1
 800114e:	fa01 f202 	lsl.w	r2, r1, r2
 8001152:	4013      	ands	r3, r2
 8001154:	2b00      	cmp	r3, #0
 8001156:	d099      	beq.n	800108c <HAL_RCC_OscConfig+0x8cc>
 8001158:	e064      	b.n	8001224 <HAL_RCC_OscConfig+0xa64>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800115a:	f7ff f88f 	bl	800027c <HAL_GetTick>
 800115e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001162:	e00b      	b.n	800117c <HAL_RCC_OscConfig+0x9bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001164:	f7ff f88a 	bl	800027c <HAL_GetTick>
 8001168:	4602      	mov	r2, r0
 800116a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800116e:	1ad3      	subs	r3, r2, r3
 8001170:	f241 3288 	movw	r2, #5000	; 0x1388
 8001174:	4293      	cmp	r3, r2
 8001176:	d901      	bls.n	800117c <HAL_RCC_OscConfig+0x9bc>
        {
          return HAL_TIMEOUT;
 8001178:	2303      	movs	r3, #3
 800117a:	e208      	b.n	800158e <HAL_RCC_OscConfig+0xdce>
 800117c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001180:	2202      	movs	r2, #2
 8001182:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001184:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	fa93 f2a3 	rbit	r2, r3
 800118e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001198:	2202      	movs	r2, #2
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	fa93 f2a3 	rbit	r2, r3
 80011a6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80011aa:	601a      	str	r2, [r3, #0]
  return(result);
 80011ac:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80011b0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011b2:	fab3 f383 	clz	r3, r3
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	095b      	lsrs	r3, r3, #5
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	f043 0302 	orr.w	r3, r3, #2
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	2b02      	cmp	r3, #2
 80011c4:	d102      	bne.n	80011cc <HAL_RCC_OscConfig+0xa0c>
 80011c6:	4b90      	ldr	r3, [pc, #576]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 80011c8:	6a1b      	ldr	r3, [r3, #32]
 80011ca:	e00d      	b.n	80011e8 <HAL_RCC_OscConfig+0xa28>
 80011cc:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80011d0:	2202      	movs	r2, #2
 80011d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011d4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	fa93 f2a3 	rbit	r2, r3
 80011de:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	4b88      	ldr	r3, [pc, #544]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 80011e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011e8:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80011ec:	2102      	movs	r1, #2
 80011ee:	6011      	str	r1, [r2, #0]
 80011f0:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80011f4:	6812      	ldr	r2, [r2, #0]
 80011f6:	fa92 f1a2 	rbit	r1, r2
 80011fa:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80011fe:	6011      	str	r1, [r2, #0]
  return(result);
 8001200:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001204:	6812      	ldr	r2, [r2, #0]
 8001206:	fab2 f282 	clz	r2, r2
 800120a:	b252      	sxtb	r2, r2
 800120c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001210:	b252      	sxtb	r2, r2
 8001212:	b2d2      	uxtb	r2, r2
 8001214:	f002 021f 	and.w	r2, r2, #31
 8001218:	2101      	movs	r1, #1
 800121a:	fa01 f202 	lsl.w	r2, r1, r2
 800121e:	4013      	ands	r3, r2
 8001220:	2b00      	cmp	r3, #0
 8001222:	d19f      	bne.n	8001164 <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001224:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001228:	2b01      	cmp	r3, #1
 800122a:	d105      	bne.n	8001238 <HAL_RCC_OscConfig+0xa78>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800122c:	4b76      	ldr	r3, [pc, #472]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 800122e:	69db      	ldr	r3, [r3, #28]
 8001230:	4a75      	ldr	r2, [pc, #468]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 8001232:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001236:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001238:	1d3b      	adds	r3, r7, #4
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	69db      	ldr	r3, [r3, #28]
 800123e:	2b00      	cmp	r3, #0
 8001240:	f000 81a4 	beq.w	800158c <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001244:	4b70      	ldr	r3, [pc, #448]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f003 030c 	and.w	r3, r3, #12
 800124c:	2b08      	cmp	r3, #8
 800124e:	f000 819b 	beq.w	8001588 <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001252:	1d3b      	adds	r3, r7, #4
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	69db      	ldr	r3, [r3, #28]
 8001258:	2b02      	cmp	r3, #2
 800125a:	f040 8113 	bne.w	8001484 <HAL_RCC_OscConfig+0xcc4>
 800125e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001262:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001266:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001268:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	fa93 f2a3 	rbit	r2, r3
 8001272:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001276:	601a      	str	r2, [r3, #0]
  return(result);
 8001278:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800127c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800127e:	fab3 f383 	clz	r3, r3
 8001282:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001286:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800128a:	009b      	lsls	r3, r3, #2
 800128c:	461a      	mov	r2, r3
 800128e:	2300      	movs	r3, #0
 8001290:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001292:	f7fe fff3 	bl	800027c <HAL_GetTick>
 8001296:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800129a:	e009      	b.n	80012b0 <HAL_RCC_OscConfig+0xaf0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800129c:	f7fe ffee 	bl	800027c <HAL_GetTick>
 80012a0:	4602      	mov	r2, r0
 80012a2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80012a6:	1ad3      	subs	r3, r2, r3
 80012a8:	2b02      	cmp	r3, #2
 80012aa:	d901      	bls.n	80012b0 <HAL_RCC_OscConfig+0xaf0>
          {
            return HAL_TIMEOUT;
 80012ac:	2303      	movs	r3, #3
 80012ae:	e16e      	b.n	800158e <HAL_RCC_OscConfig+0xdce>
 80012b0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80012b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80012b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ba:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	fa93 f2a3 	rbit	r2, r3
 80012c4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80012c8:	601a      	str	r2, [r3, #0]
  return(result);
 80012ca:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80012ce:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012d0:	fab3 f383 	clz	r3, r3
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	095b      	lsrs	r3, r3, #5
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	f043 0301 	orr.w	r3, r3, #1
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d102      	bne.n	80012ea <HAL_RCC_OscConfig+0xb2a>
 80012e4:	4b48      	ldr	r3, [pc, #288]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	e01b      	b.n	8001322 <HAL_RCC_OscConfig+0xb62>
 80012ea:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80012ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80012f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012f4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	fa93 f2a3 	rbit	r2, r3
 80012fe:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001302:	601a      	str	r2, [r3, #0]
 8001304:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001308:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800130c:	601a      	str	r2, [r3, #0]
 800130e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	fa93 f2a3 	rbit	r2, r3
 8001318:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	4b3a      	ldr	r3, [pc, #232]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 8001320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001322:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001326:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800132a:	6011      	str	r1, [r2, #0]
 800132c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001330:	6812      	ldr	r2, [r2, #0]
 8001332:	fa92 f1a2 	rbit	r1, r2
 8001336:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800133a:	6011      	str	r1, [r2, #0]
  return(result);
 800133c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001340:	6812      	ldr	r2, [r2, #0]
 8001342:	fab2 f282 	clz	r2, r2
 8001346:	b252      	sxtb	r2, r2
 8001348:	f042 0220 	orr.w	r2, r2, #32
 800134c:	b252      	sxtb	r2, r2
 800134e:	b2d2      	uxtb	r2, r2
 8001350:	f002 021f 	and.w	r2, r2, #31
 8001354:	2101      	movs	r1, #1
 8001356:	fa01 f202 	lsl.w	r2, r1, r2
 800135a:	4013      	ands	r3, r2
 800135c:	2b00      	cmp	r3, #0
 800135e:	d19d      	bne.n	800129c <HAL_RCC_OscConfig+0xadc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001360:	4b29      	ldr	r3, [pc, #164]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001368:	1d3b      	adds	r3, r7, #4
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800136e:	1d3b      	adds	r3, r7, #4
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	6a1b      	ldr	r3, [r3, #32]
 8001374:	430b      	orrs	r3, r1
 8001376:	4924      	ldr	r1, [pc, #144]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 8001378:	4313      	orrs	r3, r2
 800137a:	604b      	str	r3, [r1, #4]
 800137c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001380:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001384:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001386:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	fa93 f2a3 	rbit	r2, r3
 8001390:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001394:	601a      	str	r2, [r3, #0]
  return(result);
 8001396:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800139a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800139c:	fab3 f383 	clz	r3, r3
 80013a0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80013a4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	461a      	mov	r2, r3
 80013ac:	2301      	movs	r3, #1
 80013ae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b0:	f7fe ff64 	bl	800027c <HAL_GetTick>
 80013b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013b8:	e009      	b.n	80013ce <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013ba:	f7fe ff5f 	bl	800027c <HAL_GetTick>
 80013be:	4602      	mov	r2, r0
 80013c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	2b02      	cmp	r3, #2
 80013c8:	d901      	bls.n	80013ce <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 80013ca:	2303      	movs	r3, #3
 80013cc:	e0df      	b.n	800158e <HAL_RCC_OscConfig+0xdce>
 80013ce:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80013d2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013d8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	fa93 f2a3 	rbit	r2, r3
 80013e2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80013e6:	601a      	str	r2, [r3, #0]
  return(result);
 80013e8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80013ec:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013ee:	fab3 f383 	clz	r3, r3
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	095b      	lsrs	r3, r3, #5
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	f043 0301 	orr.w	r3, r3, #1
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d104      	bne.n	800140c <HAL_RCC_OscConfig+0xc4c>
 8001402:	4b01      	ldr	r3, [pc, #4]	; (8001408 <HAL_RCC_OscConfig+0xc48>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	e01d      	b.n	8001444 <HAL_RCC_OscConfig+0xc84>
 8001408:	40021000 	.word	0x40021000
 800140c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001410:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001414:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001416:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	fa93 f2a3 	rbit	r2, r3
 8001420:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001424:	601a      	str	r2, [r3, #0]
 8001426:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800142a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	fa93 f2a3 	rbit	r2, r3
 800143a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	4b55      	ldr	r3, [pc, #340]	; (8001598 <HAL_RCC_OscConfig+0xdd8>)
 8001442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001444:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001448:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800144c:	6011      	str	r1, [r2, #0]
 800144e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001452:	6812      	ldr	r2, [r2, #0]
 8001454:	fa92 f1a2 	rbit	r1, r2
 8001458:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800145c:	6011      	str	r1, [r2, #0]
  return(result);
 800145e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001462:	6812      	ldr	r2, [r2, #0]
 8001464:	fab2 f282 	clz	r2, r2
 8001468:	b252      	sxtb	r2, r2
 800146a:	f042 0220 	orr.w	r2, r2, #32
 800146e:	b252      	sxtb	r2, r2
 8001470:	b2d2      	uxtb	r2, r2
 8001472:	f002 021f 	and.w	r2, r2, #31
 8001476:	2101      	movs	r1, #1
 8001478:	fa01 f202 	lsl.w	r2, r1, r2
 800147c:	4013      	ands	r3, r2
 800147e:	2b00      	cmp	r3, #0
 8001480:	d09b      	beq.n	80013ba <HAL_RCC_OscConfig+0xbfa>
 8001482:	e083      	b.n	800158c <HAL_RCC_OscConfig+0xdcc>
 8001484:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001488:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800148c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800148e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	fa93 f2a3 	rbit	r2, r3
 8001498:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800149c:	601a      	str	r2, [r3, #0]
  return(result);
 800149e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014a2:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014a4:	fab3 f383 	clz	r3, r3
 80014a8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80014ac:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	461a      	mov	r2, r3
 80014b4:	2300      	movs	r3, #0
 80014b6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014b8:	f7fe fee0 	bl	800027c <HAL_GetTick>
 80014bc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014c0:	e009      	b.n	80014d6 <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014c2:	f7fe fedb 	bl	800027c <HAL_GetTick>
 80014c6:	4602      	mov	r2, r0
 80014c8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e05b      	b.n	800158e <HAL_RCC_OscConfig+0xdce>
 80014d6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80014de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	fa93 f2a3 	rbit	r2, r3
 80014ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014ee:	601a      	str	r2, [r3, #0]
  return(result);
 80014f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014f4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014f6:	fab3 f383 	clz	r3, r3
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	095b      	lsrs	r3, r3, #5
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	f043 0301 	orr.w	r3, r3, #1
 8001504:	b2db      	uxtb	r3, r3
 8001506:	2b01      	cmp	r3, #1
 8001508:	d102      	bne.n	8001510 <HAL_RCC_OscConfig+0xd50>
 800150a:	4b23      	ldr	r3, [pc, #140]	; (8001598 <HAL_RCC_OscConfig+0xdd8>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	e01b      	b.n	8001548 <HAL_RCC_OscConfig+0xd88>
 8001510:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001514:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001518:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800151a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	fa93 f2a3 	rbit	r2, r3
 8001524:	f107 0320 	add.w	r3, r7, #32
 8001528:	601a      	str	r2, [r3, #0]
 800152a:	f107 031c 	add.w	r3, r7, #28
 800152e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	f107 031c 	add.w	r3, r7, #28
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	fa93 f2a3 	rbit	r2, r3
 800153e:	f107 0318 	add.w	r3, r7, #24
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	4b14      	ldr	r3, [pc, #80]	; (8001598 <HAL_RCC_OscConfig+0xdd8>)
 8001546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001548:	f107 0214 	add.w	r2, r7, #20
 800154c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001550:	6011      	str	r1, [r2, #0]
 8001552:	f107 0214 	add.w	r2, r7, #20
 8001556:	6812      	ldr	r2, [r2, #0]
 8001558:	fa92 f1a2 	rbit	r1, r2
 800155c:	f107 0210 	add.w	r2, r7, #16
 8001560:	6011      	str	r1, [r2, #0]
  return(result);
 8001562:	f107 0210 	add.w	r2, r7, #16
 8001566:	6812      	ldr	r2, [r2, #0]
 8001568:	fab2 f282 	clz	r2, r2
 800156c:	b252      	sxtb	r2, r2
 800156e:	f042 0220 	orr.w	r2, r2, #32
 8001572:	b252      	sxtb	r2, r2
 8001574:	b2d2      	uxtb	r2, r2
 8001576:	f002 021f 	and.w	r2, r2, #31
 800157a:	2101      	movs	r1, #1
 800157c:	fa01 f202 	lsl.w	r2, r1, r2
 8001580:	4013      	ands	r3, r2
 8001582:	2b00      	cmp	r3, #0
 8001584:	d19d      	bne.n	80014c2 <HAL_RCC_OscConfig+0xd02>
 8001586:	e001      	b.n	800158c <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	e000      	b.n	800158e <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 800158c:	2300      	movs	r3, #0
}
 800158e:	4618      	mov	r0, r3
 8001590:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	40021000 	.word	0x40021000

0800159c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b09e      	sub	sp, #120	; 0x78
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80015a6:	2300      	movs	r3, #0
 80015a8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d101      	bne.n	80015b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e164      	b.n	800187e <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80015b4:	4b92      	ldr	r3, [pc, #584]	; (8001800 <HAL_RCC_ClockConfig+0x264>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0307 	and.w	r3, r3, #7
 80015bc:	683a      	ldr	r2, [r7, #0]
 80015be:	429a      	cmp	r2, r3
 80015c0:	d910      	bls.n	80015e4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015c2:	4b8f      	ldr	r3, [pc, #572]	; (8001800 <HAL_RCC_ClockConfig+0x264>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f023 0207 	bic.w	r2, r3, #7
 80015ca:	498d      	ldr	r1, [pc, #564]	; (8001800 <HAL_RCC_ClockConfig+0x264>)
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	4313      	orrs	r3, r2
 80015d0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015d2:	4b8b      	ldr	r3, [pc, #556]	; (8001800 <HAL_RCC_ClockConfig+0x264>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 0307 	and.w	r3, r3, #7
 80015da:	683a      	ldr	r2, [r7, #0]
 80015dc:	429a      	cmp	r2, r3
 80015de:	d001      	beq.n	80015e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80015e0:	2301      	movs	r3, #1
 80015e2:	e14c      	b.n	800187e <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f003 0302 	and.w	r3, r3, #2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d008      	beq.n	8001602 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015f0:	4b84      	ldr	r3, [pc, #528]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	4981      	ldr	r1, [pc, #516]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 80015fe:	4313      	orrs	r3, r2
 8001600:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f003 0301 	and.w	r3, r3, #1
 800160a:	2b00      	cmp	r3, #0
 800160c:	f000 80df 	beq.w	80017ce <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	2b01      	cmp	r3, #1
 8001616:	d13d      	bne.n	8001694 <HAL_RCC_ClockConfig+0xf8>
 8001618:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800161c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800161e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001620:	fa93 f3a3 	rbit	r3, r3
 8001624:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 8001626:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001628:	fab3 f383 	clz	r3, r3
 800162c:	b2db      	uxtb	r3, r3
 800162e:	095b      	lsrs	r3, r3, #5
 8001630:	b2db      	uxtb	r3, r3
 8001632:	f043 0301 	orr.w	r3, r3, #1
 8001636:	b2db      	uxtb	r3, r3
 8001638:	2b01      	cmp	r3, #1
 800163a:	d102      	bne.n	8001642 <HAL_RCC_ClockConfig+0xa6>
 800163c:	4b71      	ldr	r3, [pc, #452]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	e00f      	b.n	8001662 <HAL_RCC_ClockConfig+0xc6>
 8001642:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001646:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001648:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800164a:	fa93 f3a3 	rbit	r3, r3
 800164e:	667b      	str	r3, [r7, #100]	; 0x64
 8001650:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001654:	663b      	str	r3, [r7, #96]	; 0x60
 8001656:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001658:	fa93 f3a3 	rbit	r3, r3
 800165c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800165e:	4b69      	ldr	r3, [pc, #420]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 8001660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001662:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001666:	65ba      	str	r2, [r7, #88]	; 0x58
 8001668:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800166a:	fa92 f2a2 	rbit	r2, r2
 800166e:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 8001670:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001672:	fab2 f282 	clz	r2, r2
 8001676:	b252      	sxtb	r2, r2
 8001678:	f042 0220 	orr.w	r2, r2, #32
 800167c:	b252      	sxtb	r2, r2
 800167e:	b2d2      	uxtb	r2, r2
 8001680:	f002 021f 	and.w	r2, r2, #31
 8001684:	2101      	movs	r1, #1
 8001686:	fa01 f202 	lsl.w	r2, r1, r2
 800168a:	4013      	ands	r3, r2
 800168c:	2b00      	cmp	r3, #0
 800168e:	d17d      	bne.n	800178c <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001690:	2301      	movs	r3, #1
 8001692:	e0f4      	b.n	800187e <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	2b02      	cmp	r3, #2
 800169a:	d13d      	bne.n	8001718 <HAL_RCC_ClockConfig+0x17c>
 800169c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016a0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80016a4:	fa93 f3a3 	rbit	r3, r3
 80016a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 80016aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016ac:	fab3 f383 	clz	r3, r3
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	095b      	lsrs	r3, r3, #5
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	f043 0301 	orr.w	r3, r3, #1
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d102      	bne.n	80016c6 <HAL_RCC_ClockConfig+0x12a>
 80016c0:	4b50      	ldr	r3, [pc, #320]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	e00f      	b.n	80016e6 <HAL_RCC_ClockConfig+0x14a>
 80016c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016ca:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016ce:	fa93 f3a3 	rbit	r3, r3
 80016d2:	647b      	str	r3, [r7, #68]	; 0x44
 80016d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016d8:	643b      	str	r3, [r7, #64]	; 0x40
 80016da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016dc:	fa93 f3a3 	rbit	r3, r3
 80016e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016e2:	4b48      	ldr	r3, [pc, #288]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 80016e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016ea:	63ba      	str	r2, [r7, #56]	; 0x38
 80016ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80016ee:	fa92 f2a2 	rbit	r2, r2
 80016f2:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 80016f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80016f6:	fab2 f282 	clz	r2, r2
 80016fa:	b252      	sxtb	r2, r2
 80016fc:	f042 0220 	orr.w	r2, r2, #32
 8001700:	b252      	sxtb	r2, r2
 8001702:	b2d2      	uxtb	r2, r2
 8001704:	f002 021f 	and.w	r2, r2, #31
 8001708:	2101      	movs	r1, #1
 800170a:	fa01 f202 	lsl.w	r2, r1, r2
 800170e:	4013      	ands	r3, r2
 8001710:	2b00      	cmp	r3, #0
 8001712:	d13b      	bne.n	800178c <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e0b2      	b.n	800187e <HAL_RCC_ClockConfig+0x2e2>
 8001718:	2302      	movs	r3, #2
 800171a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800171c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800171e:	fa93 f3a3 	rbit	r3, r3
 8001722:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8001724:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001726:	fab3 f383 	clz	r3, r3
 800172a:	b2db      	uxtb	r3, r3
 800172c:	095b      	lsrs	r3, r3, #5
 800172e:	b2db      	uxtb	r3, r3
 8001730:	f043 0301 	orr.w	r3, r3, #1
 8001734:	b2db      	uxtb	r3, r3
 8001736:	2b01      	cmp	r3, #1
 8001738:	d102      	bne.n	8001740 <HAL_RCC_ClockConfig+0x1a4>
 800173a:	4b32      	ldr	r3, [pc, #200]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	e00d      	b.n	800175c <HAL_RCC_ClockConfig+0x1c0>
 8001740:	2302      	movs	r3, #2
 8001742:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001746:	fa93 f3a3 	rbit	r3, r3
 800174a:	627b      	str	r3, [r7, #36]	; 0x24
 800174c:	2302      	movs	r3, #2
 800174e:	623b      	str	r3, [r7, #32]
 8001750:	6a3b      	ldr	r3, [r7, #32]
 8001752:	fa93 f3a3 	rbit	r3, r3
 8001756:	61fb      	str	r3, [r7, #28]
 8001758:	4b2a      	ldr	r3, [pc, #168]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 800175a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800175c:	2202      	movs	r2, #2
 800175e:	61ba      	str	r2, [r7, #24]
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	fa92 f2a2 	rbit	r2, r2
 8001766:	617a      	str	r2, [r7, #20]
  return(result);
 8001768:	697a      	ldr	r2, [r7, #20]
 800176a:	fab2 f282 	clz	r2, r2
 800176e:	b252      	sxtb	r2, r2
 8001770:	f042 0220 	orr.w	r2, r2, #32
 8001774:	b252      	sxtb	r2, r2
 8001776:	b2d2      	uxtb	r2, r2
 8001778:	f002 021f 	and.w	r2, r2, #31
 800177c:	2101      	movs	r1, #1
 800177e:	fa01 f202 	lsl.w	r2, r1, r2
 8001782:	4013      	ands	r3, r2
 8001784:	2b00      	cmp	r3, #0
 8001786:	d101      	bne.n	800178c <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001788:	2301      	movs	r3, #1
 800178a:	e078      	b.n	800187e <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800178c:	4b1d      	ldr	r3, [pc, #116]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f023 0203 	bic.w	r2, r3, #3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	491a      	ldr	r1, [pc, #104]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 800179a:	4313      	orrs	r3, r2
 800179c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800179e:	f7fe fd6d 	bl	800027c <HAL_GetTick>
 80017a2:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017a4:	e00a      	b.n	80017bc <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017a6:	f7fe fd69 	bl	800027c <HAL_GetTick>
 80017aa:	4602      	mov	r2, r0
 80017ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d901      	bls.n	80017bc <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 80017b8:	2303      	movs	r3, #3
 80017ba:	e060      	b.n	800187e <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017bc:	4b11      	ldr	r3, [pc, #68]	; (8001804 <HAL_RCC_ClockConfig+0x268>)
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f003 020c 	and.w	r2, r3, #12
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d1eb      	bne.n	80017a6 <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017ce:	4b0c      	ldr	r3, [pc, #48]	; (8001800 <HAL_RCC_ClockConfig+0x264>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 0307 	and.w	r3, r3, #7
 80017d6:	683a      	ldr	r2, [r7, #0]
 80017d8:	429a      	cmp	r2, r3
 80017da:	d215      	bcs.n	8001808 <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017dc:	4b08      	ldr	r3, [pc, #32]	; (8001800 <HAL_RCC_ClockConfig+0x264>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f023 0207 	bic.w	r2, r3, #7
 80017e4:	4906      	ldr	r1, [pc, #24]	; (8001800 <HAL_RCC_ClockConfig+0x264>)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	4313      	orrs	r3, r2
 80017ea:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ec:	4b04      	ldr	r3, [pc, #16]	; (8001800 <HAL_RCC_ClockConfig+0x264>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0307 	and.w	r3, r3, #7
 80017f4:	683a      	ldr	r2, [r7, #0]
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d006      	beq.n	8001808 <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e03f      	b.n	800187e <HAL_RCC_ClockConfig+0x2e2>
 80017fe:	bf00      	nop
 8001800:	40022000 	.word	0x40022000
 8001804:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 0304 	and.w	r3, r3, #4
 8001810:	2b00      	cmp	r3, #0
 8001812:	d008      	beq.n	8001826 <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001814:	4b1c      	ldr	r3, [pc, #112]	; (8001888 <HAL_RCC_ClockConfig+0x2ec>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	4919      	ldr	r1, [pc, #100]	; (8001888 <HAL_RCC_ClockConfig+0x2ec>)
 8001822:	4313      	orrs	r3, r2
 8001824:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 0308 	and.w	r3, r3, #8
 800182e:	2b00      	cmp	r3, #0
 8001830:	d009      	beq.n	8001846 <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001832:	4b15      	ldr	r3, [pc, #84]	; (8001888 <HAL_RCC_ClockConfig+0x2ec>)
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	691b      	ldr	r3, [r3, #16]
 800183e:	00db      	lsls	r3, r3, #3
 8001840:	4911      	ldr	r1, [pc, #68]	; (8001888 <HAL_RCC_ClockConfig+0x2ec>)
 8001842:	4313      	orrs	r3, r2
 8001844:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001846:	f000 f825 	bl	8001894 <HAL_RCC_GetSysClockFreq>
 800184a:	4601      	mov	r1, r0
 800184c:	4b0e      	ldr	r3, [pc, #56]	; (8001888 <HAL_RCC_ClockConfig+0x2ec>)
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001854:	23f0      	movs	r3, #240	; 0xf0
 8001856:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	fa93 f3a3 	rbit	r3, r3
 800185e:	60fb      	str	r3, [r7, #12]
  return(result);
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	fab3 f383 	clz	r3, r3
 8001866:	fa22 f303 	lsr.w	r3, r2, r3
 800186a:	4a08      	ldr	r2, [pc, #32]	; (800188c <HAL_RCC_ClockConfig+0x2f0>)
 800186c:	5cd3      	ldrb	r3, [r2, r3]
 800186e:	fa21 f303 	lsr.w	r3, r1, r3
 8001872:	4a07      	ldr	r2, [pc, #28]	; (8001890 <HAL_RCC_ClockConfig+0x2f4>)
 8001874:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001876:	2000      	movs	r0, #0
 8001878:	f7fe fcbc 	bl	80001f4 <HAL_InitTick>
  
  return HAL_OK;
 800187c:	2300      	movs	r3, #0
}
 800187e:	4618      	mov	r0, r3
 8001880:	3778      	adds	r7, #120	; 0x78
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40021000 	.word	0x40021000
 800188c:	08002ae4 	.word	0x08002ae4
 8001890:	20000008 	.word	0x20000008

08001894 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001894:	b480      	push	{r7}
 8001896:	b08b      	sub	sp, #44	; 0x2c
 8001898:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800189a:	2300      	movs	r3, #0
 800189c:	61fb      	str	r3, [r7, #28]
 800189e:	2300      	movs	r3, #0
 80018a0:	61bb      	str	r3, [r7, #24]
 80018a2:	2300      	movs	r3, #0
 80018a4:	627b      	str	r3, [r7, #36]	; 0x24
 80018a6:	2300      	movs	r3, #0
 80018a8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80018aa:	2300      	movs	r3, #0
 80018ac:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80018ae:	4b29      	ldr	r3, [pc, #164]	; (8001954 <HAL_RCC_GetSysClockFreq+0xc0>)
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80018b4:	69fb      	ldr	r3, [r7, #28]
 80018b6:	f003 030c 	and.w	r3, r3, #12
 80018ba:	2b04      	cmp	r3, #4
 80018bc:	d002      	beq.n	80018c4 <HAL_RCC_GetSysClockFreq+0x30>
 80018be:	2b08      	cmp	r3, #8
 80018c0:	d003      	beq.n	80018ca <HAL_RCC_GetSysClockFreq+0x36>
 80018c2:	e03c      	b.n	800193e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018c4:	4b24      	ldr	r3, [pc, #144]	; (8001958 <HAL_RCC_GetSysClockFreq+0xc4>)
 80018c6:	623b      	str	r3, [r7, #32]
      break;
 80018c8:	e03c      	b.n	8001944 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80018d0:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 80018d4:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	fa93 f3a3 	rbit	r3, r3
 80018dc:	607b      	str	r3, [r7, #4]
  return(result);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	fab3 f383 	clz	r3, r3
 80018e4:	fa22 f303 	lsr.w	r3, r2, r3
 80018e8:	4a1c      	ldr	r2, [pc, #112]	; (800195c <HAL_RCC_GetSysClockFreq+0xc8>)
 80018ea:	5cd3      	ldrb	r3, [r2, r3]
 80018ec:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80018ee:	4b19      	ldr	r3, [pc, #100]	; (8001954 <HAL_RCC_GetSysClockFreq+0xc0>)
 80018f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018f2:	f003 020f 	and.w	r2, r3, #15
 80018f6:	230f      	movs	r3, #15
 80018f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	fa93 f3a3 	rbit	r3, r3
 8001900:	60fb      	str	r3, [r7, #12]
  return(result);
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	fab3 f383 	clz	r3, r3
 8001908:	fa22 f303 	lsr.w	r3, r2, r3
 800190c:	4a14      	ldr	r2, [pc, #80]	; (8001960 <HAL_RCC_GetSysClockFreq+0xcc>)
 800190e:	5cd3      	ldrb	r3, [r2, r3]
 8001910:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001918:	2b00      	cmp	r3, #0
 800191a:	d008      	beq.n	800192e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800191c:	4a0e      	ldr	r2, [pc, #56]	; (8001958 <HAL_RCC_GetSysClockFreq+0xc4>)
 800191e:	69bb      	ldr	r3, [r7, #24]
 8001920:	fbb2 f2f3 	udiv	r2, r2, r3
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	fb02 f303 	mul.w	r3, r2, r3
 800192a:	627b      	str	r3, [r7, #36]	; 0x24
 800192c:	e004      	b.n	8001938 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	4a0c      	ldr	r2, [pc, #48]	; (8001964 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001932:	fb02 f303 	mul.w	r3, r2, r3
 8001936:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193a:	623b      	str	r3, [r7, #32]
      break;
 800193c:	e002      	b.n	8001944 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800193e:	4b06      	ldr	r3, [pc, #24]	; (8001958 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001940:	623b      	str	r3, [r7, #32]
      break;
 8001942:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001944:	6a3b      	ldr	r3, [r7, #32]
}
 8001946:	4618      	mov	r0, r3
 8001948:	372c      	adds	r7, #44	; 0x2c
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	40021000 	.word	0x40021000
 8001958:	007a1200 	.word	0x007a1200
 800195c:	08002ac4 	.word	0x08002ac4
 8001960:	08002ad4 	.word	0x08002ad4
 8001964:	003d0900 	.word	0x003d0900

08001968 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800196c:	4b03      	ldr	r3, [pc, #12]	; (800197c <HAL_RCC_GetHCLKFreq+0x14>)
 800196e:	681b      	ldr	r3, [r3, #0]
}
 8001970:	4618      	mov	r0, r3
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	20000008 	.word	0x20000008

08001980 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001986:	f7ff ffef 	bl	8001968 <HAL_RCC_GetHCLKFreq>
 800198a:	4601      	mov	r1, r0
 800198c:	4b0b      	ldr	r3, [pc, #44]	; (80019bc <HAL_RCC_GetPCLK1Freq+0x3c>)
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001994:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001998:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	fa93 f3a3 	rbit	r3, r3
 80019a0:	603b      	str	r3, [r7, #0]
  return(result);
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	fab3 f383 	clz	r3, r3
 80019a8:	fa22 f303 	lsr.w	r3, r2, r3
 80019ac:	4a04      	ldr	r2, [pc, #16]	; (80019c0 <HAL_RCC_GetPCLK1Freq+0x40>)
 80019ae:	5cd3      	ldrb	r3, [r2, r3]
 80019b0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80019b4:	4618      	mov	r0, r3
 80019b6:	3708      	adds	r7, #8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	40021000 	.word	0x40021000
 80019c0:	08002af4 	.word	0x08002af4

080019c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80019ca:	f7ff ffcd 	bl	8001968 <HAL_RCC_GetHCLKFreq>
 80019ce:	4601      	mov	r1, r0
 80019d0:	4b0b      	ldr	r3, [pc, #44]	; (8001a00 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 80019d8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80019dc:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	fa93 f3a3 	rbit	r3, r3
 80019e4:	603b      	str	r3, [r7, #0]
  return(result);
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	fab3 f383 	clz	r3, r3
 80019ec:	fa22 f303 	lsr.w	r3, r2, r3
 80019f0:	4a04      	ldr	r2, [pc, #16]	; (8001a04 <HAL_RCC_GetPCLK2Freq+0x40>)
 80019f2:	5cd3      	ldrb	r3, [r2, r3]
 80019f4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80019f8:	4618      	mov	r0, r3
 80019fa:	3708      	adds	r7, #8
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	40021000 	.word	0x40021000
 8001a04:	08002af4 	.word	0x08002af4

08001a08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b092      	sub	sp, #72	; 0x48
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a10:	2300      	movs	r3, #0
 8001a12:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8001a14:	2300      	movs	r3, #0
 8001a16:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	f000 80cf 	beq.w	8001bc4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8001a26:	2300      	movs	r3, #0
 8001a28:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a2c:	4b86      	ldr	r3, [pc, #536]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001a2e:	69db      	ldr	r3, [r3, #28]
 8001a30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d10e      	bne.n	8001a56 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a38:	4b83      	ldr	r3, [pc, #524]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001a3a:	69db      	ldr	r3, [r3, #28]
 8001a3c:	4a82      	ldr	r2, [pc, #520]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001a3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a42:	61d3      	str	r3, [r2, #28]
 8001a44:	4b80      	ldr	r3, [pc, #512]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001a46:	69db      	ldr	r3, [r3, #28]
 8001a48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a4c:	60bb      	str	r3, [r7, #8]
 8001a4e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a50:	2301      	movs	r3, #1
 8001a52:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a56:	4b7d      	ldr	r3, [pc, #500]	; (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d118      	bne.n	8001a94 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a62:	4b7a      	ldr	r3, [pc, #488]	; (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a79      	ldr	r2, [pc, #484]	; (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001a68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a6c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a6e:	f7fe fc05 	bl	800027c <HAL_GetTick>
 8001a72:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a74:	e008      	b.n	8001a88 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a76:	f7fe fc01 	bl	800027c <HAL_GetTick>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	2b64      	cmp	r3, #100	; 0x64
 8001a82:	d901      	bls.n	8001a88 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001a84:	2303      	movs	r3, #3
 8001a86:	e0da      	b.n	8001c3e <HAL_RCCEx_PeriphCLKConfig+0x236>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a88:	4b70      	ldr	r3, [pc, #448]	; (8001c4c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d0f0      	beq.n	8001a76 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a94:	4b6c      	ldr	r3, [pc, #432]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001a96:	6a1b      	ldr	r3, [r3, #32]
 8001a98:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a9c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d07c      	beq.n	8001b9e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001aac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d075      	beq.n	8001b9e <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ab2:	4b65      	ldr	r3, [pc, #404]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001ab4:	6a1b      	ldr	r3, [r3, #32]
 8001ab6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001aba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001abc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ac0:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ac4:	fa93 f3a3 	rbit	r3, r3
 8001ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8001aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001acc:	fab3 f383 	clz	r3, r3
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4b5f      	ldr	r3, [pc, #380]	; (8001c50 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001ad4:	4413      	add	r3, r2
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	461a      	mov	r2, r3
 8001ada:	2301      	movs	r3, #1
 8001adc:	6013      	str	r3, [r2, #0]
 8001ade:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ae2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ae6:	fa93 f3a3 	rbit	r3, r3
 8001aea:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8001aec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001aee:	fab3 f383 	clz	r3, r3
 8001af2:	461a      	mov	r2, r3
 8001af4:	4b56      	ldr	r3, [pc, #344]	; (8001c50 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001af6:	4413      	add	r3, r2
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	461a      	mov	r2, r3
 8001afc:	2300      	movs	r3, #0
 8001afe:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001b00:	4a51      	ldr	r2, [pc, #324]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001b02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b04:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001b06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b08:	f003 0301 	and.w	r3, r3, #1
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d046      	beq.n	8001b9e <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b10:	f7fe fbb4 	bl	800027c <HAL_GetTick>
 8001b14:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b16:	e00a      	b.n	8001b2e <HAL_RCCEx_PeriphCLKConfig+0x126>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b18:	f7fe fbb0 	bl	800027c <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d901      	bls.n	8001b2e <HAL_RCCEx_PeriphCLKConfig+0x126>
          {
            return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e087      	b.n	8001c3e <HAL_RCCEx_PeriphCLKConfig+0x236>
 8001b2e:	2302      	movs	r3, #2
 8001b30:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b34:	fa93 f3a3 	rbit	r3, r3
 8001b38:	627b      	str	r3, [r7, #36]	; 0x24
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	623b      	str	r3, [r7, #32]
 8001b3e:	6a3b      	ldr	r3, [r7, #32]
 8001b40:	fa93 f3a3 	rbit	r3, r3
 8001b44:	61fb      	str	r3, [r7, #28]
  return(result);
 8001b46:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b48:	fab3 f383 	clz	r3, r3
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	095b      	lsrs	r3, r3, #5
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	f043 0302 	orr.w	r3, r3, #2
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	d102      	bne.n	8001b62 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8001b5c:	4b3a      	ldr	r3, [pc, #232]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001b5e:	6a1b      	ldr	r3, [r3, #32]
 8001b60:	e007      	b.n	8001b72 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8001b62:	2302      	movs	r3, #2
 8001b64:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b66:	69bb      	ldr	r3, [r7, #24]
 8001b68:	fa93 f3a3 	rbit	r3, r3
 8001b6c:	617b      	str	r3, [r7, #20]
 8001b6e:	4b36      	ldr	r3, [pc, #216]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b72:	2202      	movs	r2, #2
 8001b74:	613a      	str	r2, [r7, #16]
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	fa92 f2a2 	rbit	r2, r2
 8001b7c:	60fa      	str	r2, [r7, #12]
  return(result);
 8001b7e:	68fa      	ldr	r2, [r7, #12]
 8001b80:	fab2 f282 	clz	r2, r2
 8001b84:	b252      	sxtb	r2, r2
 8001b86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b8a:	b252      	sxtb	r2, r2
 8001b8c:	b2d2      	uxtb	r2, r2
 8001b8e:	f002 021f 	and.w	r2, r2, #31
 8001b92:	2101      	movs	r1, #1
 8001b94:	fa01 f202 	lsl.w	r2, r1, r2
 8001b98:	4013      	ands	r3, r2
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d0bc      	beq.n	8001b18 <HAL_RCCEx_PeriphCLKConfig+0x110>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001b9e:	4b2a      	ldr	r3, [pc, #168]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001ba0:	6a1b      	ldr	r3, [r3, #32]
 8001ba2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	4927      	ldr	r1, [pc, #156]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001bac:	4313      	orrs	r3, r2
 8001bae:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001bb0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d105      	bne.n	8001bc4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bb8:	4b23      	ldr	r3, [pc, #140]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001bba:	69db      	ldr	r3, [r3, #28]
 8001bbc:	4a22      	ldr	r2, [pc, #136]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001bbe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bc2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 0301 	and.w	r3, r3, #1
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d008      	beq.n	8001be2 <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001bd0:	4b1d      	ldr	r3, [pc, #116]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd4:	f023 0203 	bic.w	r2, r3, #3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	491a      	ldr	r1, [pc, #104]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001bde:	4313      	orrs	r3, r2
 8001be0:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 0320 	and.w	r3, r3, #32
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d008      	beq.n	8001c00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001bee:	4b16      	ldr	r3, [pc, #88]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf2:	f023 0210 	bic.w	r2, r3, #16
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	68db      	ldr	r3, [r3, #12]
 8001bfa:	4913      	ldr	r1, [pc, #76]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d008      	beq.n	8001c1e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8001c0c:	4b0e      	ldr	r3, [pc, #56]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c10:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	691b      	ldr	r3, [r3, #16]
 8001c18:	490b      	ldr	r1, [pc, #44]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d008      	beq.n	8001c3c <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001c2a:	4b07      	ldr	r3, [pc, #28]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	695b      	ldr	r3, [r3, #20]
 8001c36:	4904      	ldr	r1, [pc, #16]	; (8001c48 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3748      	adds	r7, #72	; 0x48
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	40007000 	.word	0x40007000
 8001c50:	10908100 	.word	0x10908100

08001c54 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d101      	bne.n	8001c66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e043      	b.n	8001cee <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d106      	bne.n	8001c80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2200      	movs	r2, #0
 8001c76:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f000 fdd2 	bl	8002824 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2224      	movs	r2, #36	; 0x24
 8001c84:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f022 0201 	bic.w	r2, r2, #1
 8001c96:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	f000 f8b9 	bl	8001e10 <UART_SetConfig>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d101      	bne.n	8001ca8 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e022      	b.n	8001cee <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d002      	beq.n	8001cb6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	f000 fa13 	bl	80020dc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	685a      	ldr	r2, [r3, #4]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001cc4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	689a      	ldr	r2, [r3, #8]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001cd4:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f042 0201 	orr.w	r2, r2, #1
 8001ce4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f000 fa9a 	bl	8002220 <UART_CheckIdleState>
 8001cec:	4603      	mov	r3, r0
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <HAL_UART_Transmit>:
  * @param Size Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b088      	sub	sp, #32
 8001cfa:	af02      	add	r7, sp, #8
 8001cfc:	60f8      	str	r0, [r7, #12]
 8001cfe:	60b9      	str	r1, [r7, #8]
 8001d00:	603b      	str	r3, [r7, #0]
 8001d02:	4613      	mov	r3, r2
 8001d04:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8001d06:	2300      	movs	r3, #0
 8001d08:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	2b20      	cmp	r3, #32
 8001d14:	d177      	bne.n	8001e06 <HAL_UART_Transmit+0x110>
  {
    if((pData == NULL ) || (Size == 0U))
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d002      	beq.n	8001d22 <HAL_UART_Transmit+0x2c>
 8001d1c:	88fb      	ldrh	r3, [r7, #6]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d101      	bne.n	8001d26 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e070      	b.n	8001e08 <HAL_UART_Transmit+0x112>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d101      	bne.n	8001d34 <HAL_UART_Transmit+0x3e>
 8001d30:	2302      	movs	r3, #2
 8001d32:	e069      	b.n	8001e08 <HAL_UART_Transmit+0x112>
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	2201      	movs	r2, #1
 8001d38:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	2221      	movs	r2, #33	; 0x21
 8001d46:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8001d4a:	f7fe fa97 	bl	800027c <HAL_GetTick>
 8001d4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	88fa      	ldrh	r2, [r7, #6]
 8001d54:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	88fa      	ldrh	r2, [r7, #6]
 8001d5c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8001d60:	e034      	b.n	8001dcc <HAL_UART_Transmit+0xd6>
    {
      huart->TxXferCount--;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	3b01      	subs	r3, #1
 8001d6c:	b29a      	uxth	r2, r3
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	9300      	str	r3, [sp, #0]
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	2180      	movs	r1, #128	; 0x80
 8001d7e:	68f8      	ldr	r0, [r7, #12]
 8001d80:	f000 fa97 	bl	80022b2 <UART_WaitOnFlagUntilTimeout>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <HAL_UART_Transmit+0x98>
      {
        return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e03c      	b.n	8001e08 <HAL_UART_Transmit+0x112>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d96:	d111      	bne.n	8001dbc <HAL_UART_Transmit+0xc6>
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	691b      	ldr	r3, [r3, #16]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d10d      	bne.n	8001dbc <HAL_UART_Transmit+0xc6>
      {
        tmp = (uint16_t*) pData;
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	881a      	ldrh	r2, [r3, #0]
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001db0:	b292      	uxth	r2, r2
 8001db2:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2U;
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	3302      	adds	r3, #2
 8001db8:	60bb      	str	r3, [r7, #8]
 8001dba:	e007      	b.n	8001dcc <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	1c5a      	adds	r2, r3, #1
 8001dc0:	60ba      	str	r2, [r7, #8]
 8001dc2:	781a      	ldrb	r2, [r3, #0]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	b292      	uxth	r2, r2
 8001dca:	851a      	strh	r2, [r3, #40]	; 0x28
    while(huart->TxXferCount > 0U)
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d1c4      	bne.n	8001d62 <HAL_UART_Transmit+0x6c>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	9300      	str	r3, [sp, #0]
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	2200      	movs	r2, #0
 8001de0:	2140      	movs	r1, #64	; 0x40
 8001de2:	68f8      	ldr	r0, [r7, #12]
 8001de4:	f000 fa65 	bl	80022b2 <UART_WaitOnFlagUntilTimeout>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <HAL_UART_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e00a      	b.n	8001e08 <HAL_UART_Transmit+0x112>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	2220      	movs	r2, #32
 8001df6:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 8001e02:	2300      	movs	r3, #0
 8001e04:	e000      	b.n	8001e08 <HAL_UART_Transmit+0x112>
  }
  else
  {
    return HAL_BUSY;
 8001e06:	2302      	movs	r3, #2
  }
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3718      	adds	r7, #24
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b086      	sub	sp, #24
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8001e1c:	2310      	movs	r3, #16
 8001e1e:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8001e20:	2300      	movs	r3, #0
 8001e22:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 8001e24:	2300      	movs	r3, #0
 8001e26:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	689a      	ldr	r2, [r3, #8]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	691b      	ldr	r3, [r3, #16]
 8001e34:	431a      	orrs	r2, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	695b      	ldr	r3, [r3, #20]
 8001e3a:	431a      	orrs	r2, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	69db      	ldr	r3, [r3, #28]
 8001e40:	4313      	orrs	r3, r2
 8001e42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	4b9f      	ldr	r3, [pc, #636]	; (80020c8 <UART_SetConfig+0x2b8>)
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	687a      	ldr	r2, [r7, #4]
 8001e50:	6812      	ldr	r2, [r2, #0]
 8001e52:	68f9      	ldr	r1, [r7, #12]
 8001e54:	430b      	orrs	r3, r1
 8001e56:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	68da      	ldr	r2, [r3, #12]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	430a      	orrs	r2, r1
 8001e6c:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	699a      	ldr	r2, [r3, #24]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6a1b      	ldr	r3, [r3, #32]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	68fa      	ldr	r2, [r7, #12]
 8001e8a:	430a      	orrs	r2, r1
 8001e8c:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a8e      	ldr	r2, [pc, #568]	; (80020cc <UART_SetConfig+0x2bc>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d121      	bne.n	8001edc <UART_SetConfig+0xcc>
 8001e98:	4b8d      	ldr	r3, [pc, #564]	; (80020d0 <UART_SetConfig+0x2c0>)
 8001e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9c:	f003 0303 	and.w	r3, r3, #3
 8001ea0:	2b03      	cmp	r3, #3
 8001ea2:	d817      	bhi.n	8001ed4 <UART_SetConfig+0xc4>
 8001ea4:	a201      	add	r2, pc, #4	; (adr r2, 8001eac <UART_SetConfig+0x9c>)
 8001ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eaa:	bf00      	nop
 8001eac:	08001ebd 	.word	0x08001ebd
 8001eb0:	08001ec9 	.word	0x08001ec9
 8001eb4:	08001ecf 	.word	0x08001ecf
 8001eb8:	08001ec3 	.word	0x08001ec3
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	75fb      	strb	r3, [r7, #23]
 8001ec0:	e01e      	b.n	8001f00 <UART_SetConfig+0xf0>
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	75fb      	strb	r3, [r7, #23]
 8001ec6:	e01b      	b.n	8001f00 <UART_SetConfig+0xf0>
 8001ec8:	2304      	movs	r3, #4
 8001eca:	75fb      	strb	r3, [r7, #23]
 8001ecc:	e018      	b.n	8001f00 <UART_SetConfig+0xf0>
 8001ece:	2308      	movs	r3, #8
 8001ed0:	75fb      	strb	r3, [r7, #23]
 8001ed2:	e015      	b.n	8001f00 <UART_SetConfig+0xf0>
 8001ed4:	2310      	movs	r3, #16
 8001ed6:	75fb      	strb	r3, [r7, #23]
 8001ed8:	bf00      	nop
 8001eda:	e011      	b.n	8001f00 <UART_SetConfig+0xf0>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a7c      	ldr	r2, [pc, #496]	; (80020d4 <UART_SetConfig+0x2c4>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d102      	bne.n	8001eec <UART_SetConfig+0xdc>
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	75fb      	strb	r3, [r7, #23]
 8001eea:	e009      	b.n	8001f00 <UART_SetConfig+0xf0>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a79      	ldr	r2, [pc, #484]	; (80020d8 <UART_SetConfig+0x2c8>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d102      	bne.n	8001efc <UART_SetConfig+0xec>
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	75fb      	strb	r3, [r7, #23]
 8001efa:	e001      	b.n	8001f00 <UART_SetConfig+0xf0>
 8001efc:	2310      	movs	r3, #16
 8001efe:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	69db      	ldr	r3, [r3, #28]
 8001f04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f08:	d16f      	bne.n	8001fea <UART_SetConfig+0x1da>
  {
    switch (clocksource)
 8001f0a:	7dfb      	ldrb	r3, [r7, #23]
 8001f0c:	2b08      	cmp	r3, #8
 8001f0e:	d857      	bhi.n	8001fc0 <UART_SetConfig+0x1b0>
 8001f10:	a201      	add	r2, pc, #4	; (adr r2, 8001f18 <UART_SetConfig+0x108>)
 8001f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f16:	bf00      	nop
 8001f18:	08001f3d 	.word	0x08001f3d
 8001f1c:	08001f59 	.word	0x08001f59
 8001f20:	08001f75 	.word	0x08001f75
 8001f24:	08001fc1 	.word	0x08001fc1
 8001f28:	08001f8f 	.word	0x08001f8f
 8001f2c:	08001fc1 	.word	0x08001fc1
 8001f30:	08001fc1 	.word	0x08001fc1
 8001f34:	08001fc1 	.word	0x08001fc1
 8001f38:	08001fab 	.word	0x08001fab
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001f3c:	f7ff fd20 	bl	8001980 <HAL_RCC_GetPCLK1Freq>
 8001f40:	4603      	mov	r3, r0
 8001f42:	005a      	lsls	r2, r3, #1
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	085b      	lsrs	r3, r3, #1
 8001f4a:	441a      	add	r2, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f54:	82bb      	strh	r3, [r7, #20]
        break;
 8001f56:	e036      	b.n	8001fc6 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001f58:	f7ff fd34 	bl	80019c4 <HAL_RCC_GetPCLK2Freq>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	005a      	lsls	r2, r3, #1
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	085b      	lsrs	r3, r3, #1
 8001f66:	441a      	add	r2, r3
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f70:	82bb      	strh	r3, [r7, #20]
        break;
 8001f72:	e028      	b.n	8001fc6 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	085b      	lsrs	r3, r3, #1
 8001f7a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001f7e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	6852      	ldr	r2, [r2, #4]
 8001f86:	fbb3 f3f2 	udiv	r3, r3, r2
 8001f8a:	82bb      	strh	r3, [r7, #20]
        break;
 8001f8c:	e01b      	b.n	8001fc6 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001f8e:	f7ff fc81 	bl	8001894 <HAL_RCC_GetSysClockFreq>
 8001f92:	4603      	mov	r3, r0
 8001f94:	005a      	lsls	r2, r3, #1
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	085b      	lsrs	r3, r3, #1
 8001f9c:	441a      	add	r2, r3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fa6:	82bb      	strh	r3, [r7, #20]
        break;
 8001fa8:	e00d      	b.n	8001fc6 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	085b      	lsrs	r3, r3, #1
 8001fb0:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fbc:	82bb      	strh	r3, [r7, #20]
        break;
 8001fbe:	e002      	b.n	8001fc6 <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	74fb      	strb	r3, [r7, #19]
        break;
 8001fc4:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 8001fc6:	8abb      	ldrh	r3, [r7, #20]
 8001fc8:	f023 030f 	bic.w	r3, r3, #15
 8001fcc:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001fce:	8abb      	ldrh	r3, [r7, #20]
 8001fd0:	105b      	asrs	r3, r3, #1
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	f003 0307 	and.w	r3, r3, #7
 8001fd8:	b29a      	uxth	r2, r3
 8001fda:	897b      	ldrh	r3, [r7, #10]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	897a      	ldrh	r2, [r7, #10]
 8001fe6:	60da      	str	r2, [r3, #12]
 8001fe8:	e069      	b.n	80020be <UART_SetConfig+0x2ae>
  }
  else
  {
    switch (clocksource)
 8001fea:	7dfb      	ldrb	r3, [r7, #23]
 8001fec:	2b08      	cmp	r3, #8
 8001fee:	d863      	bhi.n	80020b8 <UART_SetConfig+0x2a8>
 8001ff0:	a201      	add	r2, pc, #4	; (adr r2, 8001ff8 <UART_SetConfig+0x1e8>)
 8001ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ff6:	bf00      	nop
 8001ff8:	0800201d 	.word	0x0800201d
 8001ffc:	0800203d 	.word	0x0800203d
 8002000:	0800205d 	.word	0x0800205d
 8002004:	080020b9 	.word	0x080020b9
 8002008:	0800207d 	.word	0x0800207d
 800200c:	080020b9 	.word	0x080020b9
 8002010:	080020b9 	.word	0x080020b9
 8002014:	080020b9 	.word	0x080020b9
 8002018:	0800209d 	.word	0x0800209d
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800201c:	f7ff fcb0 	bl	8001980 <HAL_RCC_GetPCLK1Freq>
 8002020:	4602      	mov	r2, r0
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	085b      	lsrs	r3, r3, #1
 8002028:	441a      	add	r2, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002032:	b29a      	uxth	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	60da      	str	r2, [r3, #12]
        break;
 800203a:	e040      	b.n	80020be <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800203c:	f7ff fcc2 	bl	80019c4 <HAL_RCC_GetPCLK2Freq>
 8002040:	4602      	mov	r2, r0
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	085b      	lsrs	r3, r3, #1
 8002048:	441a      	add	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002052:	b29a      	uxth	r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	60da      	str	r2, [r3, #12]
        break;
 800205a:	e030      	b.n	80020be <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	085b      	lsrs	r3, r3, #1
 8002062:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8002066:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	6852      	ldr	r2, [r2, #4]
 800206e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002072:	b29a      	uxth	r2, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	60da      	str	r2, [r3, #12]
        break;
 800207a:	e020      	b.n	80020be <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800207c:	f7ff fc0a 	bl	8001894 <HAL_RCC_GetSysClockFreq>
 8002080:	4602      	mov	r2, r0
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	085b      	lsrs	r3, r3, #1
 8002088:	441a      	add	r2, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002092:	b29a      	uxth	r2, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	60da      	str	r2, [r3, #12]
        break;
 800209a:	e010      	b.n	80020be <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	085b      	lsrs	r3, r3, #1
 80020a2:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ae:	b29a      	uxth	r2, r3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	60da      	str	r2, [r3, #12]
        break;
 80020b6:	e002      	b.n	80020be <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	74fb      	strb	r3, [r7, #19]
        break;
 80020bc:	bf00      	nop
    }
  }

  return ret;
 80020be:	7cfb      	ldrb	r3, [r7, #19]

}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3718      	adds	r7, #24
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	efff69f3 	.word	0xefff69f3
 80020cc:	40013800 	.word	0x40013800
 80020d0:	40021000 	.word	0x40021000
 80020d4:	40004400 	.word	0x40004400
 80020d8:	40004800 	.word	0x40004800

080020dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e8:	f003 0301 	and.w	r3, r3, #1
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d00a      	beq.n	8002106 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	430a      	orrs	r2, r1
 8002104:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800210a:	f003 0302 	and.w	r3, r3, #2
 800210e:	2b00      	cmp	r3, #0
 8002110:	d00a      	beq.n	8002128 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	430a      	orrs	r2, r1
 8002126:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212c:	f003 0304 	and.w	r3, r3, #4
 8002130:	2b00      	cmp	r3, #0
 8002132:	d00a      	beq.n	800214a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	430a      	orrs	r2, r1
 8002148:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800214e:	f003 0308 	and.w	r3, r3, #8
 8002152:	2b00      	cmp	r3, #0
 8002154:	d00a      	beq.n	800216c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	430a      	orrs	r2, r1
 800216a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002170:	f003 0310 	and.w	r3, r3, #16
 8002174:	2b00      	cmp	r3, #0
 8002176:	d00a      	beq.n	800218e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	430a      	orrs	r2, r1
 800218c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002192:	f003 0320 	and.w	r3, r3, #32
 8002196:	2b00      	cmp	r3, #0
 8002198:	d00a      	beq.n	80021b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	430a      	orrs	r2, r1
 80021ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d01a      	beq.n	80021f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	430a      	orrs	r2, r1
 80021d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80021da:	d10a      	bne.n	80021f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	430a      	orrs	r2, r1
 80021f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d00a      	beq.n	8002214 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	430a      	orrs	r2, r1
 8002212:	605a      	str	r2, [r3, #4]
  }
}
 8002214:	bf00      	nop
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af02      	add	r7, sp, #8
 8002226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002228:	2300      	movs	r3, #0
 800222a:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2200      	movs	r2, #0
 8002230:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002232:	f7fe f823 	bl	800027c <HAL_GetTick>
 8002236:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0308 	and.w	r3, r3, #8
 8002242:	2b08      	cmp	r3, #8
 8002244:	d10e      	bne.n	8002264 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002246:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800224a:	9300      	str	r3, [sp, #0]
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2200      	movs	r2, #0
 8002250:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f000 f82c 	bl	80022b2 <UART_WaitOnFlagUntilTimeout>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d001      	beq.n	8002264 <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8002260:	2303      	movs	r3, #3
 8002262:	e022      	b.n	80022aa <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f003 0304 	and.w	r3, r3, #4
 800226e:	2b04      	cmp	r3, #4
 8002270:	d10e      	bne.n	8002290 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002272:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002276:	9300      	str	r3, [sp, #0]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2200      	movs	r2, #0
 800227c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002280:	6878      	ldr	r0, [r7, #4]
 8002282:	f000 f816 	bl	80022b2 <UART_WaitOnFlagUntilTimeout>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 800228c:	2303      	movs	r3, #3
 800228e:	e00c      	b.n	80022aa <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2220      	movs	r2, #32
 8002294:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2220      	movs	r2, #32
 800229c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2200      	movs	r2, #0
 80022a4:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 80022a8:	2300      	movs	r3, #0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3710      	adds	r7, #16
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80022b2:	b580      	push	{r7, lr}
 80022b4:	b084      	sub	sp, #16
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	60f8      	str	r0, [r7, #12]
 80022ba:	60b9      	str	r1, [r7, #8]
 80022bc:	603b      	str	r3, [r7, #0]
 80022be:	4613      	mov	r3, r2
 80022c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022c2:	e02c      	b.n	800231e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80022c4:	69bb      	ldr	r3, [r7, #24]
 80022c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022ca:	d028      	beq.n	800231e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80022cc:	69bb      	ldr	r3, [r7, #24]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d007      	beq.n	80022e2 <UART_WaitOnFlagUntilTimeout+0x30>
 80022d2:	f7fd ffd3 	bl	800027c <HAL_GetTick>
 80022d6:	4602      	mov	r2, r0
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	429a      	cmp	r2, r3
 80022e0:	d21d      	bcs.n	800231e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80022f0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	689a      	ldr	r2, [r3, #8]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f022 0201 	bic.w	r2, r2, #1
 8002300:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2220      	movs	r2, #32
 8002306:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2220      	movs	r2, #32
 800230e:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2200      	movs	r2, #0
 8002316:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e00f      	b.n	800233e <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	69da      	ldr	r2, [r3, #28]
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	4013      	ands	r3, r2
 8002328:	68ba      	ldr	r2, [r7, #8]
 800232a:	429a      	cmp	r2, r3
 800232c:	bf0c      	ite	eq
 800232e:	2301      	moveq	r3, #1
 8002330:	2300      	movne	r3, #0
 8002332:	b2db      	uxtb	r3, r3
 8002334:	461a      	mov	r2, r3
 8002336:	79fb      	ldrb	r3, [r7, #7]
 8002338:	429a      	cmp	r2, r3
 800233a:	d0c3      	beq.n	80022c4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800233c:	2300      	movs	r3, #0
}
 800233e:	4618      	mov	r0, r3
 8002340:	3710      	adds	r7, #16
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}

08002346 <pos.8446>:
  /* USER CODE BEGIN 2 */

  uint8_t txdata[9] = {0};

    void pos(unsigned char id,short deg,unsigned short time)
  {
 8002346:	b580      	push	{r7, lr}
 8002348:	b086      	sub	sp, #24
 800234a:	af00      	add	r7, sp, #0
 800234c:	4603      	mov	r3, r0
 800234e:	73fb      	strb	r3, [r7, #15]
 8002350:	460b      	mov	r3, r1
 8002352:	81bb      	strh	r3, [r7, #12]
 8002354:	4613      	mov	r3, r2
 8002356:	817b      	strh	r3, [r7, #10]
 8002358:	4663      	mov	r3, ip
 800235a:	f8c7 c004 	str.w	ip, [r7, #4]
      unsigned char deg_l = (unsigned char)(deg)&0x00FF;
 800235e:	89ba      	ldrh	r2, [r7, #12]
 8002360:	75fa      	strb	r2, [r7, #23]
      unsigned char deg_h = (unsigned char)(deg>>8)&0x00FF;
 8002362:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002366:	1212      	asrs	r2, r2, #8
 8002368:	b212      	sxth	r2, r2
 800236a:	75ba      	strb	r2, [r7, #22]
      unsigned char time_l = (unsigned char)(time)&0x00FF;
 800236c:	897a      	ldrh	r2, [r7, #10]
 800236e:	757a      	strb	r2, [r7, #21]
      unsigned char time_h = (unsigned char)(time>>8)&0x00FF;
 8002370:	897a      	ldrh	r2, [r7, #10]
 8002372:	0a12      	lsrs	r2, r2, #8
 8002374:	b292      	uxth	r2, r2
 8002376:	753a      	strb	r2, [r7, #20]
      unsigned char sum = (0x09+0x06+id+deg_l+deg_h+time_l+time_h)&0x00FF;
 8002378:	7bf9      	ldrb	r1, [r7, #15]
 800237a:	7dfa      	ldrb	r2, [r7, #23]
 800237c:	440a      	add	r2, r1
 800237e:	b2d1      	uxtb	r1, r2
 8002380:	7dba      	ldrb	r2, [r7, #22]
 8002382:	440a      	add	r2, r1
 8002384:	b2d1      	uxtb	r1, r2
 8002386:	7d7a      	ldrb	r2, [r7, #21]
 8002388:	440a      	add	r2, r1
 800238a:	b2d1      	uxtb	r1, r2
 800238c:	7d3a      	ldrb	r2, [r7, #20]
 800238e:	440a      	add	r2, r1
 8002390:	b2d2      	uxtb	r2, r2
 8002392:	320f      	adds	r2, #15
 8002394:	74fa      	strb	r2, [r7, #19]

      txdata[0]=0x09;   //1 SIZE
 8002396:	2209      	movs	r2, #9
 8002398:	701a      	strb	r2, [r3, #0]
      txdata[1]=0x06;   //2 COMMAND
 800239a:	2206      	movs	r2, #6
 800239c:	705a      	strb	r2, [r3, #1]
      txdata[2]=0x00;   //3 OPTION
 800239e:	2200      	movs	r2, #0
 80023a0:	709a      	strb	r2, [r3, #2]
      txdata[3]=id;     //4 ID
 80023a2:	7bfa      	ldrb	r2, [r7, #15]
 80023a4:	70da      	strb	r2, [r3, #3]
      txdata[4]=deg_l;  //5 POS_L
 80023a6:	7dfa      	ldrb	r2, [r7, #23]
 80023a8:	711a      	strb	r2, [r3, #4]
      txdata[5]=deg_h;  //6 POS_H
 80023aa:	7dba      	ldrb	r2, [r7, #22]
 80023ac:	715a      	strb	r2, [r3, #5]
      txdata[6]=time_l; //7 TIME_L
 80023ae:	7d7a      	ldrb	r2, [r7, #21]
 80023b0:	719a      	strb	r2, [r3, #6]
      txdata[7]=time_h; //8 TIME_H
 80023b2:	7d3a      	ldrb	r2, [r7, #20]
 80023b4:	71da      	strb	r2, [r3, #7]
      txdata[8]=sum;    //9 SUM
 80023b6:	7cfa      	ldrb	r2, [r7, #19]
 80023b8:	721a      	strb	r2, [r3, #8]
      HAL_Delay(0.03);
 80023ba:	2000      	movs	r0, #0
 80023bc:	f7fd ff6a 	bl	8000294 <HAL_Delay>

  }
 80023c0:	bf00      	nop
 80023c2:	3718      	adds	r7, #24
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}

080023c8 <main>:
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b088      	sub	sp, #32
 80023cc:	af00      	add	r7, sp, #0
int main(void)
 80023ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023d2:	61fb      	str	r3, [r7, #28]
  HAL_Init();
 80023d4:	f7fd fef8 	bl	80001c8 <HAL_Init>
  SystemClock_Config();
 80023d8:	f000 f8de 	bl	8002598 <SystemClock_Config>
  MX_GPIO_Init();
 80023dc:	f000 f994 	bl	8002708 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80023e0:	f000 f932 	bl	8002648 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80023e4:	f000 f960 	bl	80026a8 <MX_USART2_UART_Init>
  uint8_t txdata[9] = {0};
 80023e8:	f107 0310 	add.w	r3, r7, #16
 80023ec:	2200      	movs	r2, #0
 80023ee:	601a      	str	r2, [r3, #0]
 80023f0:	605a      	str	r2, [r3, #4]
 80023f2:	721a      	strb	r2, [r3, #8]
       HAL_Delay(0.03);
       HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);

    }

	  write(0xFF,0x00,0x28);
 80023f4:	f107 0310 	add.w	r3, r7, #16
 80023f8:	469c      	mov	ip, r3
 80023fa:	2228      	movs	r2, #40	; 0x28
 80023fc:	2100      	movs	r1, #0
 80023fe:	20ff      	movs	r0, #255	; 0xff
 8002400:	f000 f886 	bl	8002510 <write.8456>
	  write(0xFF,0x01,0x29);
 8002404:	f107 0310 	add.w	r3, r7, #16
 8002408:	469c      	mov	ip, r3
 800240a:	2229      	movs	r2, #41	; 0x29
 800240c:	2101      	movs	r1, #1
 800240e:	20ff      	movs	r0, #255	; 0xff
 8002410:	f000 f87e 	bl	8002510 <write.8456>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  //制御モード指�?
	  	  write(0xFF,0x00,0x28);
 8002414:	f107 0310 	add.w	r3, r7, #16
 8002418:	469c      	mov	ip, r3
 800241a:	2228      	movs	r2, #40	; 0x28
 800241c:	2100      	movs	r1, #0
 800241e:	20ff      	movs	r0, #255	; 0xff
 8002420:	f000 f876 	bl	8002510 <write.8456>
	  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);
 8002424:	2201      	movs	r2, #1
 8002426:	2108      	movs	r1, #8
 8002428:	4837      	ldr	r0, [pc, #220]	; (8002508 <main+0x140>)
 800242a:	f7fe f9b1 	bl	8000790 <HAL_GPIO_WritePin>
	  	  HAL_Delay(1000);
 800242e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002432:	f7fd ff2f 	bl	8000294 <HAL_Delay>
	  //軌道生�?�タイプ１：時間制御
	  	  write(0xFF,0x01,0x29);
 8002436:	f107 0310 	add.w	r3, r7, #16
 800243a:	469c      	mov	ip, r3
 800243c:	2229      	movs	r2, #41	; 0x29
 800243e:	2101      	movs	r1, #1
 8002440:	20ff      	movs	r0, #255	; 0xff
 8002442:	f000 f865 	bl	8002510 <write.8456>
	  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);
 8002446:	2201      	movs	r2, #1
 8002448:	2108      	movs	r1, #8
 800244a:	482f      	ldr	r0, [pc, #188]	; (8002508 <main+0x140>)
 800244c:	f7fe f9a0 	bl	8000790 <HAL_GPIO_WritePin>
	  	  HAL_Delay(1000);
 8002450:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002454:	f7fd ff1e 	bl	8000294 <HAL_Delay>

	  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);
 8002458:	2201      	movs	r2, #1
 800245a:	2108      	movs	r1, #8
 800245c:	482a      	ldr	r0, [pc, #168]	; (8002508 <main+0x140>)
 800245e:	f7fe f997 	bl	8000790 <HAL_GPIO_WritePin>
	  	  pos(0x01,6000,1000);
 8002462:	f107 0310 	add.w	r3, r7, #16
 8002466:	469c      	mov	ip, r3
 8002468:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800246c:	f241 7170 	movw	r1, #6000	; 0x1770
 8002470:	2001      	movs	r0, #1
 8002472:	f7ff ff68 	bl	8002346 <pos.8446>
	  	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);
 8002476:	2201      	movs	r2, #1
 8002478:	f44f 7180 	mov.w	r1, #256	; 0x100
 800247c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002480:	f7fe f986 	bl	8000790 <HAL_GPIO_WritePin>
	  	  HAL_UART_Transmit(&huart1, txdata, 9, 0xFFFF);
 8002484:	f107 0110 	add.w	r1, r7, #16
 8002488:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800248c:	2209      	movs	r2, #9
 800248e:	481f      	ldr	r0, [pc, #124]	; (800250c <main+0x144>)
 8002490:	f7ff fc31 	bl	8001cf6 <HAL_UART_Transmit>
	  	  HAL_Delay(0.03);
 8002494:	2000      	movs	r0, #0
 8002496:	f7fd fefd 	bl	8000294 <HAL_Delay>
	  	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);
 800249a:	2200      	movs	r2, #0
 800249c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024a4:	f7fe f974 	bl	8000790 <HAL_GPIO_WritePin>
	  	  HAL_Delay(1000);
 80024a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80024ac:	f7fd fef2 	bl	8000294 <HAL_Delay>

	  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 0);
 80024b0:	2200      	movs	r2, #0
 80024b2:	2108      	movs	r1, #8
 80024b4:	4814      	ldr	r0, [pc, #80]	; (8002508 <main+0x140>)
 80024b6:	f7fe f96b 	bl	8000790 <HAL_GPIO_WritePin>
	  	  pos(0x01,0,1000);
 80024ba:	f107 0310 	add.w	r3, r7, #16
 80024be:	469c      	mov	ip, r3
 80024c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80024c4:	2100      	movs	r1, #0
 80024c6:	2001      	movs	r0, #1
 80024c8:	f7ff ff3d 	bl	8002346 <pos.8446>
	  	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);
 80024cc:	2201      	movs	r2, #1
 80024ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024d6:	f7fe f95b 	bl	8000790 <HAL_GPIO_WritePin>
	  	  HAL_UART_Transmit(&huart1, txdata,9, 0xFFFF);
 80024da:	f107 0110 	add.w	r1, r7, #16
 80024de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024e2:	2209      	movs	r2, #9
 80024e4:	4809      	ldr	r0, [pc, #36]	; (800250c <main+0x144>)
 80024e6:	f7ff fc06 	bl	8001cf6 <HAL_UART_Transmit>
	  	  HAL_Delay(0.03);
 80024ea:	2000      	movs	r0, #0
 80024ec:	f7fd fed2 	bl	8000294 <HAL_Delay>
	  	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);
 80024f0:	2200      	movs	r2, #0
 80024f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024fa:	f7fe f949 	bl	8000790 <HAL_GPIO_WritePin>
	  	  HAL_Delay(1000);
 80024fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002502:	f7fd fec7 	bl	8000294 <HAL_Delay>
	  	  write(0xFF,0x00,0x28);
 8002506:	e785      	b.n	8002414 <main+0x4c>
 8002508:	48000400 	.word	0x48000400
 800250c:	2000002c 	.word	0x2000002c

08002510 <write.8456>:
    {
 8002510:	b590      	push	{r4, r7, lr}
 8002512:	b085      	sub	sp, #20
 8002514:	af00      	add	r7, sp, #0
 8002516:	4603      	mov	r3, r0
 8002518:	71fb      	strb	r3, [r7, #7]
 800251a:	460b      	mov	r3, r1
 800251c:	71bb      	strb	r3, [r7, #6]
 800251e:	4613      	mov	r3, r2
 8002520:	717b      	strb	r3, [r7, #5]
 8002522:	4664      	mov	r4, ip
 8002524:	f8c7 c000 	str.w	ip, [r7]
        unsigned char sum = (0x08+0x04+0x00+id+data+adress+0x01)&0x00FF;
 8002528:	79fa      	ldrb	r2, [r7, #7]
 800252a:	79bb      	ldrb	r3, [r7, #6]
 800252c:	4413      	add	r3, r2
 800252e:	b2da      	uxtb	r2, r3
 8002530:	797b      	ldrb	r3, [r7, #5]
 8002532:	4413      	add	r3, r2
 8002534:	b2db      	uxtb	r3, r3
 8002536:	330d      	adds	r3, #13
 8002538:	73fb      	strb	r3, [r7, #15]
       HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);
 800253a:	2201      	movs	r2, #1
 800253c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002540:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002544:	f7fe f924 	bl	8000790 <HAL_GPIO_WritePin>
       txdata[0]=0x08;   //1 SIZE
 8002548:	2308      	movs	r3, #8
 800254a:	7023      	strb	r3, [r4, #0]
       txdata[1]=0x04;   //2 COMMAND
 800254c:	2304      	movs	r3, #4
 800254e:	7063      	strb	r3, [r4, #1]
       txdata[2]=0x00;   //3 OPTION
 8002550:	2300      	movs	r3, #0
 8002552:	70a3      	strb	r3, [r4, #2]
       txdata[3]=id;     //4 ID
 8002554:	79fb      	ldrb	r3, [r7, #7]
 8002556:	70e3      	strb	r3, [r4, #3]
       txdata[4]=data;  //DATA
 8002558:	79bb      	ldrb	r3, [r7, #6]
 800255a:	7123      	strb	r3, [r4, #4]
       txdata[5]=adress;  //ADRESS
 800255c:	797b      	ldrb	r3, [r7, #5]
 800255e:	7163      	strb	r3, [r4, #5]
       txdata[6]=0x01; //COUNT
 8002560:	2301      	movs	r3, #1
 8002562:	71a3      	strb	r3, [r4, #6]
       txdata[7]=sum;    //9 SUM
 8002564:	7bfb      	ldrb	r3, [r7, #15]
 8002566:	71e3      	strb	r3, [r4, #7]
       HAL_UART_Transmit(&huart1, txdata, 8, 0xFFFF);
 8002568:	4621      	mov	r1, r4
 800256a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800256e:	2208      	movs	r2, #8
 8002570:	4808      	ldr	r0, [pc, #32]	; (8002594 <write.8456+0x84>)
 8002572:	f7ff fbc0 	bl	8001cf6 <HAL_UART_Transmit>
       HAL_Delay(0.03);
 8002576:	2000      	movs	r0, #0
 8002578:	f7fd fe8c 	bl	8000294 <HAL_Delay>
       HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);
 800257c:	2200      	movs	r2, #0
 800257e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002582:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002586:	f7fe f903 	bl	8000790 <HAL_GPIO_WritePin>
    }
 800258a:	bf00      	nop
 800258c:	3714      	adds	r7, #20
 800258e:	46bd      	mov	sp, r7
 8002590:	bd90      	pop	{r4, r7, pc}
 8002592:	bf00      	nop
 8002594:	2000002c 	.word	0x2000002c

08002598 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b096      	sub	sp, #88	; 0x58
 800259c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800259e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80025a2:	2228      	movs	r2, #40	; 0x28
 80025a4:	2100      	movs	r1, #0
 80025a6:	4618      	mov	r0, r3
 80025a8:	f000 fa78 	bl	8002a9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80025ac:	f107 031c 	add.w	r3, r7, #28
 80025b0:	2200      	movs	r2, #0
 80025b2:	601a      	str	r2, [r3, #0]
 80025b4:	605a      	str	r2, [r3, #4]
 80025b6:	609a      	str	r2, [r3, #8]
 80025b8:	60da      	str	r2, [r3, #12]
 80025ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025bc:	1d3b      	adds	r3, r7, #4
 80025be:	2200      	movs	r2, #0
 80025c0:	601a      	str	r2, [r3, #0]
 80025c2:	605a      	str	r2, [r3, #4]
 80025c4:	609a      	str	r2, [r3, #8]
 80025c6:	60da      	str	r2, [r3, #12]
 80025c8:	611a      	str	r2, [r3, #16]
 80025ca:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80025cc:	2302      	movs	r3, #2
 80025ce:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80025d0:	2301      	movs	r3, #1
 80025d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80025d4:	2310      	movs	r3, #16
 80025d6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80025d8:	2302      	movs	r3, #2
 80025da:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80025dc:	2300      	movs	r3, #0
 80025de:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80025e0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80025e4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7fe f8e8 	bl	80007c0 <HAL_RCC_OscConfig>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d001      	beq.n	80025fa <SystemClock_Config+0x62>
  {
    Error_Handler();
 80025f6:	f000 f8e9 	bl	80027cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025fa:	230f      	movs	r3, #15
 80025fc:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025fe:	2302      	movs	r3, #2
 8002600:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002602:	2300      	movs	r3, #0
 8002604:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002606:	2300      	movs	r3, #0
 8002608:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800260a:	2300      	movs	r3, #0
 800260c:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800260e:	f107 031c 	add.w	r3, r7, #28
 8002612:	2100      	movs	r1, #0
 8002614:	4618      	mov	r0, r3
 8002616:	f7fe ffc1 	bl	800159c <HAL_RCC_ClockConfig>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d001      	beq.n	8002624 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002620:	f000 f8d4 	bl	80027cc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002624:	2301      	movs	r3, #1
 8002626:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002628:	2300      	movs	r3, #0
 800262a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800262c:	1d3b      	adds	r3, r7, #4
 800262e:	4618      	mov	r0, r3
 8002630:	f7ff f9ea 	bl	8001a08 <HAL_RCCEx_PeriphCLKConfig>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800263a:	f000 f8c7 	bl	80027cc <Error_Handler>
  }
}
 800263e:	bf00      	nop
 8002640:	3758      	adds	r7, #88	; 0x58
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
	...

08002648 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800264c:	4b14      	ldr	r3, [pc, #80]	; (80026a0 <MX_USART1_UART_Init+0x58>)
 800264e:	4a15      	ldr	r2, [pc, #84]	; (80026a4 <MX_USART1_UART_Init+0x5c>)
 8002650:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002652:	4b13      	ldr	r3, [pc, #76]	; (80026a0 <MX_USART1_UART_Init+0x58>)
 8002654:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002658:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800265a:	4b11      	ldr	r3, [pc, #68]	; (80026a0 <MX_USART1_UART_Init+0x58>)
 800265c:	2200      	movs	r2, #0
 800265e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002660:	4b0f      	ldr	r3, [pc, #60]	; (80026a0 <MX_USART1_UART_Init+0x58>)
 8002662:	2200      	movs	r2, #0
 8002664:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002666:	4b0e      	ldr	r3, [pc, #56]	; (80026a0 <MX_USART1_UART_Init+0x58>)
 8002668:	2200      	movs	r2, #0
 800266a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800266c:	4b0c      	ldr	r3, [pc, #48]	; (80026a0 <MX_USART1_UART_Init+0x58>)
 800266e:	220c      	movs	r2, #12
 8002670:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002672:	4b0b      	ldr	r3, [pc, #44]	; (80026a0 <MX_USART1_UART_Init+0x58>)
 8002674:	2200      	movs	r2, #0
 8002676:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002678:	4b09      	ldr	r3, [pc, #36]	; (80026a0 <MX_USART1_UART_Init+0x58>)
 800267a:	2200      	movs	r2, #0
 800267c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800267e:	4b08      	ldr	r3, [pc, #32]	; (80026a0 <MX_USART1_UART_Init+0x58>)
 8002680:	2200      	movs	r2, #0
 8002682:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002684:	4b06      	ldr	r3, [pc, #24]	; (80026a0 <MX_USART1_UART_Init+0x58>)
 8002686:	2200      	movs	r2, #0
 8002688:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800268a:	4805      	ldr	r0, [pc, #20]	; (80026a0 <MX_USART1_UART_Init+0x58>)
 800268c:	f7ff fae2 	bl	8001c54 <HAL_UART_Init>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002696:	f000 f899 	bl	80027cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800269a:	bf00      	nop
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	2000002c 	.word	0x2000002c
 80026a4:	40013800 	.word	0x40013800

080026a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80026ac:	4b14      	ldr	r3, [pc, #80]	; (8002700 <MX_USART2_UART_Init+0x58>)
 80026ae:	4a15      	ldr	r2, [pc, #84]	; (8002704 <MX_USART2_UART_Init+0x5c>)
 80026b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80026b2:	4b13      	ldr	r3, [pc, #76]	; (8002700 <MX_USART2_UART_Init+0x58>)
 80026b4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80026b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80026ba:	4b11      	ldr	r3, [pc, #68]	; (8002700 <MX_USART2_UART_Init+0x58>)
 80026bc:	2200      	movs	r2, #0
 80026be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80026c0:	4b0f      	ldr	r3, [pc, #60]	; (8002700 <MX_USART2_UART_Init+0x58>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80026c6:	4b0e      	ldr	r3, [pc, #56]	; (8002700 <MX_USART2_UART_Init+0x58>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80026cc:	4b0c      	ldr	r3, [pc, #48]	; (8002700 <MX_USART2_UART_Init+0x58>)
 80026ce:	220c      	movs	r2, #12
 80026d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026d2:	4b0b      	ldr	r3, [pc, #44]	; (8002700 <MX_USART2_UART_Init+0x58>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80026d8:	4b09      	ldr	r3, [pc, #36]	; (8002700 <MX_USART2_UART_Init+0x58>)
 80026da:	2200      	movs	r2, #0
 80026dc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80026de:	4b08      	ldr	r3, [pc, #32]	; (8002700 <MX_USART2_UART_Init+0x58>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80026e4:	4b06      	ldr	r3, [pc, #24]	; (8002700 <MX_USART2_UART_Init+0x58>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80026ea:	4805      	ldr	r0, [pc, #20]	; (8002700 <MX_USART2_UART_Init+0x58>)
 80026ec:	f7ff fab2 	bl	8001c54 <HAL_UART_Init>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d001      	beq.n	80026fa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80026f6:	f000 f869 	bl	80027cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80026fa:	bf00      	nop
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	2000009c 	.word	0x2000009c
 8002704:	40004400 	.word	0x40004400

08002708 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b088      	sub	sp, #32
 800270c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800270e:	f107 030c 	add.w	r3, r7, #12
 8002712:	2200      	movs	r2, #0
 8002714:	601a      	str	r2, [r3, #0]
 8002716:	605a      	str	r2, [r3, #4]
 8002718:	609a      	str	r2, [r3, #8]
 800271a:	60da      	str	r2, [r3, #12]
 800271c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800271e:	4b29      	ldr	r3, [pc, #164]	; (80027c4 <MX_GPIO_Init+0xbc>)
 8002720:	695b      	ldr	r3, [r3, #20]
 8002722:	4a28      	ldr	r2, [pc, #160]	; (80027c4 <MX_GPIO_Init+0xbc>)
 8002724:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002728:	6153      	str	r3, [r2, #20]
 800272a:	4b26      	ldr	r3, [pc, #152]	; (80027c4 <MX_GPIO_Init+0xbc>)
 800272c:	695b      	ldr	r3, [r3, #20]
 800272e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002732:	60bb      	str	r3, [r7, #8]
 8002734:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002736:	4b23      	ldr	r3, [pc, #140]	; (80027c4 <MX_GPIO_Init+0xbc>)
 8002738:	695b      	ldr	r3, [r3, #20]
 800273a:	4a22      	ldr	r2, [pc, #136]	; (80027c4 <MX_GPIO_Init+0xbc>)
 800273c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002740:	6153      	str	r3, [r2, #20]
 8002742:	4b20      	ldr	r3, [pc, #128]	; (80027c4 <MX_GPIO_Init+0xbc>)
 8002744:	695b      	ldr	r3, [r3, #20]
 8002746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800274a:	607b      	str	r3, [r7, #4]
 800274c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800274e:	4b1d      	ldr	r3, [pc, #116]	; (80027c4 <MX_GPIO_Init+0xbc>)
 8002750:	695b      	ldr	r3, [r3, #20]
 8002752:	4a1c      	ldr	r2, [pc, #112]	; (80027c4 <MX_GPIO_Init+0xbc>)
 8002754:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002758:	6153      	str	r3, [r2, #20]
 800275a:	4b1a      	ldr	r3, [pc, #104]	; (80027c4 <MX_GPIO_Init+0xbc>)
 800275c:	695b      	ldr	r3, [r3, #20]
 800275e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002762:	603b      	str	r3, [r7, #0]
 8002764:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8002766:	2200      	movs	r2, #0
 8002768:	f44f 7180 	mov.w	r1, #256	; 0x100
 800276c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002770:	f7fe f80e 	bl	8000790 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002774:	2200      	movs	r2, #0
 8002776:	2108      	movs	r1, #8
 8002778:	4813      	ldr	r0, [pc, #76]	; (80027c8 <MX_GPIO_Init+0xc0>)
 800277a:	f7fe f809 	bl	8000790 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800277e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002782:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002784:	2301      	movs	r3, #1
 8002786:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002788:	2300      	movs	r3, #0
 800278a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800278c:	2300      	movs	r3, #0
 800278e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002790:	f107 030c 	add.w	r3, r7, #12
 8002794:	4619      	mov	r1, r3
 8002796:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800279a:	f7fd fe83 	bl	80004a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800279e:	2308      	movs	r3, #8
 80027a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027a2:	2301      	movs	r3, #1
 80027a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a6:	2300      	movs	r3, #0
 80027a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027aa:	2300      	movs	r3, #0
 80027ac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027ae:	f107 030c 	add.w	r3, r7, #12
 80027b2:	4619      	mov	r1, r3
 80027b4:	4804      	ldr	r0, [pc, #16]	; (80027c8 <MX_GPIO_Init+0xc0>)
 80027b6:	f7fd fe75 	bl	80004a4 <HAL_GPIO_Init>

}
 80027ba:	bf00      	nop
 80027bc:	3720      	adds	r7, #32
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	40021000 	.word	0x40021000
 80027c8:	48000400 	.word	0x48000400

080027cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80027d0:	bf00      	nop
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
	...

080027dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027e2:	4b0f      	ldr	r3, [pc, #60]	; (8002820 <HAL_MspInit+0x44>)
 80027e4:	699b      	ldr	r3, [r3, #24]
 80027e6:	4a0e      	ldr	r2, [pc, #56]	; (8002820 <HAL_MspInit+0x44>)
 80027e8:	f043 0301 	orr.w	r3, r3, #1
 80027ec:	6193      	str	r3, [r2, #24]
 80027ee:	4b0c      	ldr	r3, [pc, #48]	; (8002820 <HAL_MspInit+0x44>)
 80027f0:	699b      	ldr	r3, [r3, #24]
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	607b      	str	r3, [r7, #4]
 80027f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027fa:	4b09      	ldr	r3, [pc, #36]	; (8002820 <HAL_MspInit+0x44>)
 80027fc:	69db      	ldr	r3, [r3, #28]
 80027fe:	4a08      	ldr	r2, [pc, #32]	; (8002820 <HAL_MspInit+0x44>)
 8002800:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002804:	61d3      	str	r3, [r2, #28]
 8002806:	4b06      	ldr	r3, [pc, #24]	; (8002820 <HAL_MspInit+0x44>)
 8002808:	69db      	ldr	r3, [r3, #28]
 800280a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800280e:	603b      	str	r3, [r7, #0]
 8002810:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002812:	bf00      	nop
 8002814:	370c      	adds	r7, #12
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	40021000 	.word	0x40021000

08002824 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b08c      	sub	sp, #48	; 0x30
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800282c:	f107 031c 	add.w	r3, r7, #28
 8002830:	2200      	movs	r2, #0
 8002832:	601a      	str	r2, [r3, #0]
 8002834:	605a      	str	r2, [r3, #4]
 8002836:	609a      	str	r2, [r3, #8]
 8002838:	60da      	str	r2, [r3, #12]
 800283a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a30      	ldr	r2, [pc, #192]	; (8002904 <HAL_UART_MspInit+0xe0>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d12a      	bne.n	800289c <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002846:	4b30      	ldr	r3, [pc, #192]	; (8002908 <HAL_UART_MspInit+0xe4>)
 8002848:	699b      	ldr	r3, [r3, #24]
 800284a:	4a2f      	ldr	r2, [pc, #188]	; (8002908 <HAL_UART_MspInit+0xe4>)
 800284c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002850:	6193      	str	r3, [r2, #24]
 8002852:	4b2d      	ldr	r3, [pc, #180]	; (8002908 <HAL_UART_MspInit+0xe4>)
 8002854:	699b      	ldr	r3, [r3, #24]
 8002856:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800285a:	61bb      	str	r3, [r7, #24]
 800285c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800285e:	4b2a      	ldr	r3, [pc, #168]	; (8002908 <HAL_UART_MspInit+0xe4>)
 8002860:	695b      	ldr	r3, [r3, #20]
 8002862:	4a29      	ldr	r2, [pc, #164]	; (8002908 <HAL_UART_MspInit+0xe4>)
 8002864:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002868:	6153      	str	r3, [r2, #20]
 800286a:	4b27      	ldr	r3, [pc, #156]	; (8002908 <HAL_UART_MspInit+0xe4>)
 800286c:	695b      	ldr	r3, [r3, #20]
 800286e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002872:	617b      	str	r3, [r7, #20]
 8002874:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002876:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800287a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800287c:	2302      	movs	r3, #2
 800287e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002880:	2300      	movs	r3, #0
 8002882:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002884:	2303      	movs	r3, #3
 8002886:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002888:	2307      	movs	r3, #7
 800288a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800288c:	f107 031c 	add.w	r3, r7, #28
 8002890:	4619      	mov	r1, r3
 8002892:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002896:	f7fd fe05 	bl	80004a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800289a:	e02e      	b.n	80028fa <HAL_UART_MspInit+0xd6>
  else if(huart->Instance==USART2)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a1a      	ldr	r2, [pc, #104]	; (800290c <HAL_UART_MspInit+0xe8>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d129      	bne.n	80028fa <HAL_UART_MspInit+0xd6>
    __HAL_RCC_USART2_CLK_ENABLE();
 80028a6:	4b18      	ldr	r3, [pc, #96]	; (8002908 <HAL_UART_MspInit+0xe4>)
 80028a8:	69db      	ldr	r3, [r3, #28]
 80028aa:	4a17      	ldr	r2, [pc, #92]	; (8002908 <HAL_UART_MspInit+0xe4>)
 80028ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028b0:	61d3      	str	r3, [r2, #28]
 80028b2:	4b15      	ldr	r3, [pc, #84]	; (8002908 <HAL_UART_MspInit+0xe4>)
 80028b4:	69db      	ldr	r3, [r3, #28]
 80028b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ba:	613b      	str	r3, [r7, #16]
 80028bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028be:	4b12      	ldr	r3, [pc, #72]	; (8002908 <HAL_UART_MspInit+0xe4>)
 80028c0:	695b      	ldr	r3, [r3, #20]
 80028c2:	4a11      	ldr	r2, [pc, #68]	; (8002908 <HAL_UART_MspInit+0xe4>)
 80028c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028c8:	6153      	str	r3, [r2, #20]
 80028ca:	4b0f      	ldr	r3, [pc, #60]	; (8002908 <HAL_UART_MspInit+0xe4>)
 80028cc:	695b      	ldr	r3, [r3, #20]
 80028ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028d2:	60fb      	str	r3, [r7, #12]
 80028d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 80028d6:	f248 0304 	movw	r3, #32772	; 0x8004
 80028da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028dc:	2302      	movs	r3, #2
 80028de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e0:	2300      	movs	r3, #0
 80028e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028e4:	2303      	movs	r3, #3
 80028e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028e8:	2307      	movs	r3, #7
 80028ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ec:	f107 031c 	add.w	r3, r7, #28
 80028f0:	4619      	mov	r1, r3
 80028f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028f6:	f7fd fdd5 	bl	80004a4 <HAL_GPIO_Init>
}
 80028fa:	bf00      	nop
 80028fc:	3730      	adds	r7, #48	; 0x30
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	40013800 	.word	0x40013800
 8002908:	40021000 	.word	0x40021000
 800290c:	40004400 	.word	0x40004400

08002910 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002914:	bf00      	nop
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr

0800291e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800291e:	b480      	push	{r7}
 8002920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002922:	e7fe      	b.n	8002922 <HardFault_Handler+0x4>

08002924 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002928:	e7fe      	b.n	8002928 <MemManage_Handler+0x4>

0800292a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800292a:	b480      	push	{r7}
 800292c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800292e:	e7fe      	b.n	800292e <BusFault_Handler+0x4>

08002930 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002934:	e7fe      	b.n	8002934 <UsageFault_Handler+0x4>

08002936 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002936:	b480      	push	{r7}
 8002938:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800293a:	bf00      	nop
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002948:	bf00      	nop
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr

08002952 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002952:	b480      	push	{r7}
 8002954:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002956:	bf00      	nop
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr

08002960 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002964:	f7fd fc76 	bl	8000254 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002968:	bf00      	nop
 800296a:	bd80      	pop	{r7, pc}

0800296c <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002970:	4b1f      	ldr	r3, [pc, #124]	; (80029f0 <SystemInit+0x84>)
 8002972:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002976:	4a1e      	ldr	r2, [pc, #120]	; (80029f0 <SystemInit+0x84>)
 8002978:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800297c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002980:	4b1c      	ldr	r3, [pc, #112]	; (80029f4 <SystemInit+0x88>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a1b      	ldr	r2, [pc, #108]	; (80029f4 <SystemInit+0x88>)
 8002986:	f043 0301 	orr.w	r3, r3, #1
 800298a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 800298c:	4b19      	ldr	r3, [pc, #100]	; (80029f4 <SystemInit+0x88>)
 800298e:	685a      	ldr	r2, [r3, #4]
 8002990:	4918      	ldr	r1, [pc, #96]	; (80029f4 <SystemInit+0x88>)
 8002992:	4b19      	ldr	r3, [pc, #100]	; (80029f8 <SystemInit+0x8c>)
 8002994:	4013      	ands	r3, r2
 8002996:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002998:	4b16      	ldr	r3, [pc, #88]	; (80029f4 <SystemInit+0x88>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a15      	ldr	r2, [pc, #84]	; (80029f4 <SystemInit+0x88>)
 800299e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80029a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029a6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80029a8:	4b12      	ldr	r3, [pc, #72]	; (80029f4 <SystemInit+0x88>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a11      	ldr	r2, [pc, #68]	; (80029f4 <SystemInit+0x88>)
 80029ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029b2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80029b4:	4b0f      	ldr	r3, [pc, #60]	; (80029f4 <SystemInit+0x88>)
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	4a0e      	ldr	r2, [pc, #56]	; (80029f4 <SystemInit+0x88>)
 80029ba:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80029be:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80029c0:	4b0c      	ldr	r3, [pc, #48]	; (80029f4 <SystemInit+0x88>)
 80029c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029c4:	4a0b      	ldr	r2, [pc, #44]	; (80029f4 <SystemInit+0x88>)
 80029c6:	f023 030f 	bic.w	r3, r3, #15
 80029ca:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 80029cc:	4b09      	ldr	r3, [pc, #36]	; (80029f4 <SystemInit+0x88>)
 80029ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029d0:	4908      	ldr	r1, [pc, #32]	; (80029f4 <SystemInit+0x88>)
 80029d2:	4b0a      	ldr	r3, [pc, #40]	; (80029fc <SystemInit+0x90>)
 80029d4:	4013      	ands	r3, r2
 80029d6:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80029d8:	4b06      	ldr	r3, [pc, #24]	; (80029f4 <SystemInit+0x88>)
 80029da:	2200      	movs	r2, #0
 80029dc:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80029de:	4b04      	ldr	r3, [pc, #16]	; (80029f0 <SystemInit+0x84>)
 80029e0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80029e4:	609a      	str	r2, [r3, #8]
#endif
}
 80029e6:	bf00      	nop
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr
 80029f0:	e000ed00 	.word	0xe000ed00
 80029f4:	40021000 	.word	0x40021000
 80029f8:	f87fc00c 	.word	0xf87fc00c
 80029fc:	ff00fccc 	.word	0xff00fccc

08002a00 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002a00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a38 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002a04:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002a06:	e003      	b.n	8002a10 <LoopCopyDataInit>

08002a08 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002a08:	4b0c      	ldr	r3, [pc, #48]	; (8002a3c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002a0a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002a0c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002a0e:	3104      	adds	r1, #4

08002a10 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002a10:	480b      	ldr	r0, [pc, #44]	; (8002a40 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002a12:	4b0c      	ldr	r3, [pc, #48]	; (8002a44 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002a14:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002a16:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002a18:	d3f6      	bcc.n	8002a08 <CopyDataInit>
	ldr	r2, =_sbss
 8002a1a:	4a0b      	ldr	r2, [pc, #44]	; (8002a48 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002a1c:	e002      	b.n	8002a24 <LoopFillZerobss>

08002a1e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002a1e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002a20:	f842 3b04 	str.w	r3, [r2], #4

08002a24 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002a24:	4b09      	ldr	r3, [pc, #36]	; (8002a4c <LoopForever+0x16>)
	cmp	r2, r3
 8002a26:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002a28:	d3f9      	bcc.n	8002a1e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002a2a:	f7ff ff9f 	bl	800296c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a2e:	f000 f811 	bl	8002a54 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002a32:	f7ff fcc9 	bl	80023c8 <main>

08002a36 <LoopForever>:

LoopForever:
    b LoopForever
 8002a36:	e7fe      	b.n	8002a36 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002a38:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8002a3c:	08002b04 	.word	0x08002b04
	ldr	r0, =_sdata
 8002a40:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002a44:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8002a48:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8002a4c:	2000010c 	.word	0x2000010c

08002a50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002a50:	e7fe      	b.n	8002a50 <ADC1_2_IRQHandler>
	...

08002a54 <__libc_init_array>:
 8002a54:	b570      	push	{r4, r5, r6, lr}
 8002a56:	4e0d      	ldr	r6, [pc, #52]	; (8002a8c <__libc_init_array+0x38>)
 8002a58:	4c0d      	ldr	r4, [pc, #52]	; (8002a90 <__libc_init_array+0x3c>)
 8002a5a:	1ba4      	subs	r4, r4, r6
 8002a5c:	10a4      	asrs	r4, r4, #2
 8002a5e:	2500      	movs	r5, #0
 8002a60:	42a5      	cmp	r5, r4
 8002a62:	d109      	bne.n	8002a78 <__libc_init_array+0x24>
 8002a64:	4e0b      	ldr	r6, [pc, #44]	; (8002a94 <__libc_init_array+0x40>)
 8002a66:	4c0c      	ldr	r4, [pc, #48]	; (8002a98 <__libc_init_array+0x44>)
 8002a68:	f000 f820 	bl	8002aac <_init>
 8002a6c:	1ba4      	subs	r4, r4, r6
 8002a6e:	10a4      	asrs	r4, r4, #2
 8002a70:	2500      	movs	r5, #0
 8002a72:	42a5      	cmp	r5, r4
 8002a74:	d105      	bne.n	8002a82 <__libc_init_array+0x2e>
 8002a76:	bd70      	pop	{r4, r5, r6, pc}
 8002a78:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a7c:	4798      	blx	r3
 8002a7e:	3501      	adds	r5, #1
 8002a80:	e7ee      	b.n	8002a60 <__libc_init_array+0xc>
 8002a82:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a86:	4798      	blx	r3
 8002a88:	3501      	adds	r5, #1
 8002a8a:	e7f2      	b.n	8002a72 <__libc_init_array+0x1e>
 8002a8c:	08002afc 	.word	0x08002afc
 8002a90:	08002afc 	.word	0x08002afc
 8002a94:	08002afc 	.word	0x08002afc
 8002a98:	08002b00 	.word	0x08002b00

08002a9c <memset>:
 8002a9c:	4402      	add	r2, r0
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d100      	bne.n	8002aa6 <memset+0xa>
 8002aa4:	4770      	bx	lr
 8002aa6:	f803 1b01 	strb.w	r1, [r3], #1
 8002aaa:	e7f9      	b.n	8002aa0 <memset+0x4>

08002aac <_init>:
 8002aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aae:	bf00      	nop
 8002ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ab2:	bc08      	pop	{r3}
 8002ab4:	469e      	mov	lr, r3
 8002ab6:	4770      	bx	lr

08002ab8 <_fini>:
 8002ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aba:	bf00      	nop
 8002abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002abe:	bc08      	pop	{r3}
 8002ac0:	469e      	mov	lr, r3
 8002ac2:	4770      	bx	lr
