
---------- Begin Simulation Statistics ----------
simSeconds                                   0.284002                       # Number of seconds simulated (Second)
simTicks                                 284001817250                       # Number of ticks simulated (Tick)
finalTick                                284001817250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    176.58                       # Real time elapsed on the host (Second)
hostTickRate                               1608387539                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2955664                       # Number of bytes of host memory used (Byte)
simInsts                                    163838903                       # Number of instructions simulated (Count)
simOps                                      178036857                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   927869                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1008276                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
testsys.clk_domain.clock                         1000                       # Clock period in ticks (Tick)
testsys.cpu_cluster.clk_domain.clock              250                       # Clock period in ticks (Tick)
testsys.cpu_cluster.cpus0.numCycles        1135732089                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus0.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numInsts    115272263                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numOps    124833274                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntAluAccesses    110300005                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCallsReturns      6178405                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCondCtrlInsts     17639212                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntInsts    110300005                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntRegReads    149181650                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIntRegWrites     89220367                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCCRegReads     40861924                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numCCRegWrites     39554991                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numMemRefs     29725740                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numLoadInsts     17078456                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numStoreInsts     12647284                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numIdleCycles 1010930082.972024                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numBusyCycles 124802006.027976                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus0.exec_context.thread_0.notIdleFraction     0.109887                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus0.exec_context.thread_0.idleFraction     0.890113                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus0.exec_context.thread_0.numBranches     25652843                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::No_OpClass        14116      0.01%      0.01% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IntAlu     94442783     75.66%     75.67% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IntMult       648302      0.52%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IntDiv         2333      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     76.19% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::MemRead     17078456     13.68%     89.87% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::MemWrite     12647284     10.13%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.exec_context.thread_0.statExecutedInstType::total    124833274                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readHits     17055553                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readMisses        47672                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeHits     12505167                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeMisses        19998                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.inserts        66912                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlb            6                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMva        47939                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushedEntries        47970                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.prefetchFaults          758                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readAccesses     17103225                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeAccesses     12525165                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.hits       29560720                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.misses        67670                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.accesses     29628390                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walks        66912                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongDescriptor        66912                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::samples        66912                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::0        66912    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::total        66912                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::samples    121037250                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::0    121037250    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::total    121037250                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::4KiB        66530     99.43%     99.43% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::2MiB          382      0.57%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::total        66912                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Data        66912                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::total        66912                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Data        66912                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::total        66912                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin::total       133824                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.itb.instHits    114785171                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instMisses         5513                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.inserts         5513                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlb            6                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMva        47939                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushedEntries           82                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instAccesses    114790684                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.hits      114785171                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.misses         5513                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.accesses    114790684                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walks         5513                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongDescriptor         5513                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::samples         5513                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::0         5513    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::total         5513                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::samples    121035750                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::0    121035750    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::total    121035750                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::4KiB         5339     96.84%     96.84% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::2MiB          174      3.16%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::total         5513                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Inst         5513                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::total         5513                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Inst         5513                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::total         5513                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin::total        11026                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.numTransitions         3673                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::samples         1837                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::mean 137612278.757757                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::stdev 54938317.425900                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::underflows            6      0.33%      0.33% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::1000-5e+10         1831     99.67%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::max_value    162695906                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::total         1837                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::ON  31208061172                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 252793756078                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus1.numCycles        1135731637                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numInsts      7040738                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numOps      7676175                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntAluAccesses      6096299                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCallsReturns       226336                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCondCtrlInsts      1654875                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntInsts      6096299                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntRegReads      7490662                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIntRegWrites      4138634                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCCRegReads      4519414                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numCCRegWrites       674427                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numMemRefs      2523641                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numLoadInsts      1923406                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numStoreInsts       600235                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numIdleCycles 1128058139.825765                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numBusyCycles 7673497.174235                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus1.exec_context.thread_0.notIdleFraction     0.006756                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus1.exec_context.thread_0.idleFraction     0.993244                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus1.exec_context.thread_0.numBranches      1922414                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::No_OpClass           42      0.00%      0.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IntAlu      5139619     66.96%     66.96% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IntMult        10616      0.14%     67.09% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IntDiv         2257      0.03%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     67.12% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::MemRead      1923406     25.06%     92.18% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::MemWrite       600235      7.82%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.exec_context.thread_0.statExecutedInstType::total      7676175                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readHits      1913709                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readMisses        10313                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeHits       598047                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeMisses         2194                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.inserts        12267                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlb            3                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMva        47939                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushedEntries           81                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.prefetchFaults          240                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readAccesses      1924022                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeAccesses       600241                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.hits        2511756                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.misses        12507                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.accesses      2524263                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walks        12267                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongDescriptor        12267                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::samples        12267                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::0        12267    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::total        12267                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::samples  -1219533650                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::0  -1219533650    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::total  -1219533650                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::4KiB        11958     97.48%     97.48% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::2MiB          309      2.52%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::total        12267                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Data        12267                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::total        12267                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Data        12267                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::total        12267                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin::total        24534                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.itb.instHits      7036126                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instMisses         4469                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.inserts         4469                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlb            3                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMva        47939                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushedEntries           68                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instAccesses      7040595                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.hits        7036126                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.misses         4469                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.accesses      7040595                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walks         4469                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongDescriptor         4469                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::samples         4469                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::0         4469    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::total         4469                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::samples  -1219534900                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::0  -1219534900    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::total  -1219534900                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::4KiB         4291     96.02%     96.02% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::2MiB          178      3.98%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::total         4469                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Inst         4469                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::total         4469                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Inst         4469                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::total         4469                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin::total         8938                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.numTransitions         2769                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::samples         1385                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::mean 203670019.771841                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::stdev 2254343476.669941                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::underflows           12      0.87%      0.87% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::1000-5e+10         1372     99.06%     99.93% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::5e+10-1e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::max_value  79805328750                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::total         1385                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::ON   1918839866                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 282082977384                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus2.numCycles        1136008270                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus2.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numInsts     26625115                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numOps     28693152                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntAluAccesses     26044908                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCallsReturns       768986                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCondCtrlInsts      3163477                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntInsts     26044908                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntRegReads     34321525                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIntRegWrites     20290370                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCCRegReads      7467667                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numCCRegWrites      3550179                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numMemRefs     11018145                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numLoadInsts      7122936                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numStoreInsts      3895209                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numIdleCycles 1107315640.745431                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numBusyCycles 28692629.254569                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus2.exec_context.thread_0.notIdleFraction     0.025257                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus2.exec_context.thread_0.idleFraction     0.974743                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus2.exec_context.thread_0.numBranches      4080491                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::No_OpClass           22      0.00%      0.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IntAlu     17632356     61.45%     61.45% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IntMult        35563      0.12%     61.58% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IntDiv         7067      0.02%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     61.60% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::MemRead      7122936     24.82%     86.42% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::MemWrite      3895209     13.58%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.exec_context.thread_0.statExecutedInstType::total     28693153                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readHits      7112592                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readMisses        11388                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeHits      3893366                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeMisses         2014                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.inserts        12828                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlb            3                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMva        47939                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushedEntries           73                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.prefetchFaults          573                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readAccesses      7123980                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeAccesses      3895380                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.hits       11005958                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.misses        13402                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.accesses     11019360                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walks        12829                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongDescriptor        12829                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::samples        12829                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::0        12829    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::total        12829                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::samples    722689028                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::0    722689028    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::total    722689028                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::4KiB        12583     98.09%     98.09% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::2MiB          245      1.91%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::total        12828                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Data        12829                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::total        12829                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Data        12828                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::total        12828                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin::total        25657                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.itb.instHits     26621459                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instMisses         3504                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.inserts         3504                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlb            3                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMva        47939                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushedEntries           68                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instAccesses     26624963                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.hits       26621459                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.misses         3504                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.accesses     26624963                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walks         3504                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongDescriptor         3504                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::samples         3504                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::0         3504    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::total         3504                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::samples    722687778                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::0    722687778    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::total    722687778                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::4KiB         3397     96.95%     96.95% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::2MiB          107      3.05%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::total         3504                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Inst         3504                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::total         3504                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Inst         3504                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::total         3504                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin::total         7008                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.numTransitions         2000                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::samples         1000                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::mean 276828666.258000                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::stdev 2835690990.299396                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::underflows           12      1.20%      1.20% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::1000-5e+10          987     98.70%     99.90% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::5e+10-1e+11            1      0.10%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::max_value  79805328750                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::total         1000                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::ON   7173150992                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 276828666258                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus3.numCycles        1135731084                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus3.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numInsts     14900787                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numOps     16834256                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntAluAccesses     14440765                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCallsReturns       725561                       # Number of times a function call or return occured (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCondCtrlInsts      2851742                       # Number of instructions that are conditional controls (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntInsts     14440765                       # Number of integer instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntRegReads     18756412                       # Number of times the integer registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIntRegWrites     11004487                       # Number of times the integer registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCCRegReads      6742081                       # Number of times the CC registers were read (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numCCRegWrites      2824482                       # Number of times the CC registers were written (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numMemRefs      4756287                       # Number of memory refs (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numLoadInsts      3155261                       # Number of load instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numStoreInsts      1601026                       # Number of store instructions (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numIdleCycles 1118901384.851402                       # Number of idle cycles (Cycle)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numBusyCycles 16829699.148598                       # Number of busy cycles (Cycle)
testsys.cpu_cluster.cpus3.exec_context.thread_0.notIdleFraction     0.014818                       # Percentage of non-idle cycles (Ratio)
testsys.cpu_cluster.cpus3.exec_context.thread_0.idleFraction     0.985182                       # Percentage of idle cycles (Ratio)
testsys.cpu_cluster.cpus3.exec_context.thread_0.numBranches      3722259                       # Number of branches fetched (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::No_OpClass            1      0.00%      0.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IntAlu     12062894     71.66%     71.66% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IntMult        13741      0.08%     71.74% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IntDiv         1333      0.01%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     71.75% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::MemRead      3155261     18.74%     90.49% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::MemWrite      1601026      9.51%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.exec_context.thread_0.statExecutedInstType::total     16834256                       # Class of executed instruction. (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readHits      3146001                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readMisses        10643                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeHits      1599889                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeMisses         1543                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.inserts        11536                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlb            3                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMva        47939                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushedEntries           71                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.prefetchFaults          650                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readAccesses      3156644                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeAccesses      1601432                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.hits        4745890                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.misses        12186                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.accesses      4758076                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walks        11536                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongDescriptor        11536                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::samples        11536                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::0        11536    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::total        11536                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::samples  -1630033840                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::0  -1630033840    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::total  -1630033840                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::4KiB        11301     97.96%     97.96% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::2MiB          235      2.04%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::total        11536                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Data        11536                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::total        11536                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Data        11536                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::total        11536                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin::total        23072                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.itb.instHits     14896967                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instMisses         3657                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.inserts         3657                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlb            3                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMva        47939                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushedEntries           68                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instAccesses     14900624                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.hits       14896967                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.misses         3657                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.accesses     14900624                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walks         3657                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongDescriptor         3657                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::samples         3657                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::0         3657    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::total         3657                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::samples  -1630035090                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::0  -1630035090    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::total  -1630035090                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::4KiB         3555     97.21%     97.21% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::2MiB          102      2.79%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::total         3657                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Inst         3657                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::total         3657                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Inst         3657                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::total         3657                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin::total         7314                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.numTransitions         1663                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::samples          832                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::mean 336290107.342548                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::stdev 3297404506.455350                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::underflows           19      2.28%      2.28% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::1000-5e+10          812     97.60%     99.88% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::5e+10-1e+11            1      0.12%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::max_value  79805328750                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::total          832                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::ON   4208447941                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 279793369309                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.thread_0.numInsts            0                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numOps            0                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
testsys.dmabridge.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.transDist::ReadReq                 9863                       # Transaction distribution (Count)
testsys.iobus.transDist::ReadResp                9863                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteReq                9835                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteResp               9835                       # Transaction distribution (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.realview_io.pio          140                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio        39184                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart1.pio           24                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart2.pio           24                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart3.pio           24                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::total        39396                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount::total                   39396                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.realview_io.pio          280                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio        39204                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart1.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart2.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart3.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::total        39604                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize::total                    39604                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.priorityMinLatency     0.000000000000                       # per QoS priority minimum request to response latency (Second)
testsys.mem_ctrls.priorityMaxLatency     0.000000000000                       # per QoS priority maximum request to response latency (Second)
testsys.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
testsys.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
testsys.mem_ctrls.numStayReadState                  0                       # Number of times bus staying in READ state (Count)
testsys.mem_ctrls.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
testsys.mem_ctrls.readReqs                          0                       # Number of read requests accepted (Count)
testsys.mem_ctrls.writeReqs                         0                       # Number of write requests accepted (Count)
testsys.mem_ctrls.readBursts                        0                       # Number of controller read bursts, including those serviced by the write queue (Count)
testsys.mem_ctrls.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
testsys.mem_ctrls.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
testsys.mem_ctrls.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
testsys.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
testsys.mem_ctrls.avgRdQLen                      0.00                       # Average read queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
testsys.mem_ctrls.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
testsys.mem_ctrls.readPktSize::0                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::1                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::2                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::3                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::4                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::5                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::6                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::0                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::1                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::2                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::3                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::4                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::5                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::6                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.rdQLenPdf::0                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::1                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::2                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::3                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::4                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
testsys.mem_ctrls.bytesReadSys                      0                       # Total read bytes from the system interface side (Byte)
testsys.mem_ctrls.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
testsys.mem_ctrls.avgRdBWSys               0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.totGap                            0                       # Total gap between requests (Tick)
testsys.mem_ctrls.avgGap                          nan                       # Average gap between requests ((Tick/Count))
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.dtb_walker      2138128                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.itb_walker       175024                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.inst    461088944                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.data    129651989                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.dtb_walker       390072                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.itb_walker       141584                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.inst     28162864                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.data     11017375                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.dtb_walker       408544                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.itb_walker       111272                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.inst    106500376                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.data     50757026                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.dtb_walker       367272                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.itb_walker       116208                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.inst     59603060                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.data     21005857                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::total     871635595                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus0.inst    461088944                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus1.inst     28162864                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus2.inst    106500376                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus3.inst     59603060                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::total    655355244                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus0.data     99152998                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus1.data      5459014                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus2.data     30258964                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus3.data     13322247                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::total    148193223                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.dtb_walker       267266                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.itb_walker        21878                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.inst    115272236                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.data     17100419                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.dtb_walker        48759                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.itb_walker        17698                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.inst      7040716                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.data      1923227                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.dtb_walker        51068                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.itb_walker        13909                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.inst     26625094                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.data      7122090                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.dtb_walker        45909                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.itb_walker        14526                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.inst     14900765                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.data      3148465                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::total      193614025                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus0.data     12455272                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus1.data       586265                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus2.data      3829500                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus3.data      1535999                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::total      18407036                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.dtb_walker      7528572                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.itb_walker       616278                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.inst   1623542231                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.data    456518167                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.dtb_walker      1373484                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.itb_walker       498532                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.inst     99164380                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.data     38793326                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.dtb_walker      1438526                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.itb_walker       391800                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.inst    374998924                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.data    178720779                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.dtb_walker      1293203                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.itb_walker       409180                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.inst    209868587                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.data     73963812                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::total       3069119780                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus0.inst   1623542231                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus1.inst     99164380                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus2.inst    374998924                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus3.inst    209868587                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::total   2307574122                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus0.data    349128041                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus1.data     19221757                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus2.data    106544966                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus3.data     46909020                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::total       521803784                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.dtb_walker      7528572                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.itb_walker       616278                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.inst   1623542231                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.data    805646208                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.dtb_walker      1373484                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.itb_walker       498532                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.inst     99164380                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.data     58015083                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.dtb_walker      1438526                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.itb_walker       391800                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.inst    374998924                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.data    285265745                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.dtb_walker      1293203                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.itb_walker       409180                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.inst    209868587                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.data    120872832                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::total      3590923565                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.readBursts                   0                       # Number of DRAM read bursts (Count)
testsys.mem_ctrls.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.totQLat                      0                       # Total ticks spent queuing (Tick)
testsys.mem_ctrls.dram.totBusLat                    0                       # Total ticks spent in databus transfers (Tick)
testsys.mem_ctrls.dram.totMemAccLat                 0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
testsys.mem_ctrls.dram.avgQLat                    nan                       # Average queueing delay per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgBusLat                  nan                       # Average bus latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgMemAccLat               nan                       # Average memory access latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.readRowHits                  0                       # Number of row buffer hits during reads (Count)
testsys.mem_ctrls.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
testsys.mem_ctrls.dram.readRowHitRate             nan                       # Row buffer hit rate for reads (Ratio)
testsys.mem_ctrls.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
testsys.mem_ctrls.dram.bytesRead                    0                       # Total number of bytes read from DRAM (Byte)
testsys.mem_ctrls.dram.bytesWritten                 0                       # Total number of bytes written to DRAM (Byte)
testsys.mem_ctrls.dram.avgRdBW                      0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
testsys.mem_ctrls.dram.busUtil                   0.00                       # Data bus utilization in percentage (Ratio)
testsys.mem_ctrls.dram.busUtilRead               0.00                       # Data bus utilization in percentage for reads (Ratio)
testsys.mem_ctrls.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
testsys.mem_ctrls.dram.pageHitRate                nan                       # Row buffer hit rate, read and write combined (Ratio)
testsys.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preBackEnergy 109056697920                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.totalEnergy 109056697920                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.averagePower   384.000000                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::IDLE 284001817250                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preBackEnergy 109056697920                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.totalEnergy 109056697920                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.averagePower   384.000000                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::IDLE 284001817250                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.transDist::ReadReq           193017292                       # Transaction distribution (Count)
testsys.membus.transDist::ReadResp          193064740                       # Transaction distribution (Count)
testsys.membus.transDist::WriteReq           18371280                       # Transaction distribution (Count)
testsys.membus.transDist::WriteResp          18371280                       # Transaction distribution (Count)
testsys.membus.transDist::SoftPFReq             15108                       # Transaction distribution (Count)
testsys.membus.transDist::SoftPFExReq          545771                       # Transaction distribution (Count)
testsys.membus.transDist::SoftPFResp           560879                       # Transaction distribution (Count)
testsys.membus.transDist::LoadLockedReq         47448                       # Transaction distribution (Count)
testsys.membus.transDist::StoreCondReq          47400                       # Transaction distribution (Count)
testsys.membus.transDist::StoreCondResp         47400                       # Transaction distribution (Count)
testsys.membus.transDist::SwapReq              174387                       # Transaction distribution (Count)
testsys.membus.transDist::SwapResp             174387                       # Transaction distribution (Count)
testsys.membus.transDist::CleanSharedReq        14115                       # Transaction distribution (Count)
testsys.membus.transDist::CleanSharedResp        14115                       # Transaction distribution (Count)
testsys.membus.transDist::CleanInvalidReq        17623                       # Transaction distribution (Count)
testsys.membus.transDist::CleanInvalidResp        17623                       # Transaction distribution (Count)
testsys.membus.transDist::InvalidateReq        119818                       # Transaction distribution (Count)
testsys.membus.transDist::InvalidateResp       119818                       # Transaction distribution (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.icache_port::testsys.mem_ctrls.port    230544472                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.icache_port::testsys.realview.bootmem.port           54                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.icache_port::total    230544526                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.mem_ctrls.port     59491324                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.iobridge.cpu_side_port         5990                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.bootmem.port            8                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.generic_timer_mem.pio            6                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.generic_timer_mem.frames0.pio           10                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.gic.pio         2746                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.dcache_port::total     59500084                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.mmu.itb_walker.port::testsys.mem_ctrls.port        43756                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.mmu.itb_walker.port::total        43756                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.mmu.dtb_walker.port::testsys.mem_ctrls.port       534532                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus0.mmu.dtb_walker.port::total       534532                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.icache_port::testsys.mem_ctrls.port     14081432                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.icache_port::testsys.realview.bootmem.port           44                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.icache_port::total     14081476                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::testsys.mem_ctrls.port      5045916                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::testsys.realview.bootmem.port            2                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::testsys.realview.gic.pio         2158                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.dcache_port::total      5048076                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.mmu.itb_walker.port::testsys.mem_ctrls.port        35396                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.mmu.itb_walker.port::total        35396                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.mmu.dtb_walker.port::testsys.mem_ctrls.port        97518                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus1.mmu.dtb_walker.port::total        97518                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.icache_port::testsys.mem_ctrls.port     53250188                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.icache_port::testsys.realview.bootmem.port           44                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.icache_port::total     53250232                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.dcache_port::testsys.mem_ctrls.port     22032320                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.dcache_port::testsys.iobridge.cpu_side_port         4274                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.dcache_port::testsys.realview.bootmem.port            2                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.dcache_port::testsys.realview.gic.pio         1006                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.dcache_port::total     22037602                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.mmu.itb_walker.port::testsys.mem_ctrls.port        27818                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.mmu.itb_walker.port::total        27818                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.mmu.dtb_walker.port::testsys.mem_ctrls.port       102136                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus2.mmu.dtb_walker.port::total       102136                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.icache_port::testsys.mem_ctrls.port     29801530                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.icache_port::testsys.realview.bootmem.port           44                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.icache_port::total     29801574                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::testsys.mem_ctrls.port      9484800                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::testsys.iobridge.cpu_side_port        29132                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::testsys.realview.bootmem.port            2                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::testsys.realview.gic.pio          954                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.dcache_port::total      9514888                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.mmu.itb_walker.port::testsys.mem_ctrls.port        29052                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.mmu.itb_walker.port::total        29052                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.mmu.dtb_walker.port::testsys.mem_ctrls.port        91818                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.cpus3.mmu.dtb_walker.port::total        91818                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount::total              424740484                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.icache_port::testsys.mem_ctrls.port    461088944                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.icache_port::testsys.realview.bootmem.port          108                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.icache_port::total    461089052                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.mem_ctrls.port    229440393                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.iobridge.cpu_side_port         6008                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.bootmem.port           28                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.generic_timer_mem.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.generic_timer_mem.frames0.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::testsys.realview.gic.pio         5492                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.dcache_port::total    229451953                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.mmu.itb_walker.port::testsys.mem_ctrls.port       175024                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.mmu.itb_walker.port::total       175024                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.mmu.dtb_walker.port::testsys.mem_ctrls.port      2138128                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus0.mmu.dtb_walker.port::total      2138128                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.icache_port::testsys.mem_ctrls.port     28162864                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.icache_port::testsys.realview.bootmem.port           88                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.icache_port::total     28162952                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::testsys.mem_ctrls.port     16646991                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::testsys.realview.bootmem.port            8                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::testsys.realview.gic.pio         4316                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.dcache_port::total     16651315                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.mmu.itb_walker.port::testsys.mem_ctrls.port       141584                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.mmu.itb_walker.port::total       141584                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.mmu.dtb_walker.port::testsys.mem_ctrls.port       390072                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus1.mmu.dtb_walker.port::total       390072                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.icache_port::testsys.mem_ctrls.port    106500376                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.icache_port::testsys.realview.bootmem.port           88                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.icache_port::total    106500464                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.dcache_port::testsys.mem_ctrls.port     81859712                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.dcache_port::testsys.iobridge.cpu_side_port         4400                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.dcache_port::testsys.realview.bootmem.port            8                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.dcache_port::testsys.realview.gic.pio         2012                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.dcache_port::total     81866132                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.mmu.itb_walker.port::testsys.mem_ctrls.port       111272                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.mmu.itb_walker.port::total       111272                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.mmu.dtb_walker.port::testsys.mem_ctrls.port       408544                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus2.mmu.dtb_walker.port::total       408544                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.icache_port::testsys.mem_ctrls.port     59603060                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.icache_port::testsys.realview.bootmem.port           88                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.icache_port::total     59603148                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::testsys.mem_ctrls.port     35100698                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::testsys.iobridge.cpu_side_port        29196                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::testsys.realview.bootmem.port            8                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::testsys.realview.gic.pio         1908                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.dcache_port::total     35131810                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.mmu.itb_walker.port::testsys.mem_ctrls.port       116208                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.mmu.itb_walker.port::total       116208                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.mmu.dtb_walker.port::testsys.mem_ctrls.port       367272                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.cpus3.mmu.dtb_walker.port::total       367272                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize::total              1022304930                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.snoops                               0                       # Total snoops (Count)
testsys.membus.snoopTraffic                         0                       # Total snoop traffic (Byte)
testsys.membus.snoopFanout::samples         212370242                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::0               212370242    100.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::total           212370242                       # Request fanout histogram (Count)
testsys.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.snoop_filter.totRequests        151556                       # Total number of requests made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.membus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.pci_devices0.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices1.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices1.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices1.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices1.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices2.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices2.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices2.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices2.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices3.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices3.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices3.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices3.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices4.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices4.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices4.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices4.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus0.inst          108                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus0.data           28                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus1.inst           88                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus1.data            8                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus2.inst           88                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus2.data            8                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus3.inst           88                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus3.data            8                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::total          424                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus0.inst          108                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus1.inst           88                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus2.inst           88                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus3.inst           88                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::total          372                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.numReads::cpu_cluster.cpus0.inst           27                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus0.data            4                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus1.inst           22                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus1.data            1                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus2.inst           22                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus2.data            1                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus3.inst           22                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus3.data            1                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::total          100                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.bwRead::cpu_cluster.cpus0.inst          380                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus0.data           99                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus1.inst          310                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus1.data           28                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus2.inst          310                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus2.data           28                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus3.inst          310                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus3.data           28                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::total           1493                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus0.inst          380                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus1.inst          310                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus2.inst          310                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus3.inst          310                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::total         1310                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus0.inst          380                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus0.data           99                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus1.inst          310                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus1.data           28                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus2.inst          310                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus2.data           28                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus3.inst          310                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus3.data           28                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::total          1493                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.clock24MHz.clock               41667                       # Clock period in ticks (Tick)
testsys.realview.clock32KHz.clock            31250000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_cpu.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_ddr.clock              25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_hsbm.clock             25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_pxl.clock              42105                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_smb.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_sys.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.io_voltage.voltage          3.300000                       # Voltage in Volts (Volt)
testsys.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.mcc.osc_clcd.clock             42105                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_mcc.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 284001817250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.voltage_domain.voltage                      1                       # Voltage in Volts (Volt)
testsys.workload.inst.arm                           0                       # number of arm instructions executed (Count)
testsys.workload.inst.quiesce                    5054                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
