// Seed: 137459856
module module_0 (
    output tri0 id_0,
    output wor id_1,
    input supply0 id_2,
    output tri0 id_3,
    input tri0 id_4
);
  tri id_6 = id_2;
  always id_0 = id_4;
  wire id_7;
  assign id_3 = 1;
  assign id_3 = id_2;
  assign id_6 = 1 > -1;
  assign id_6 = id_4;
  wire id_8;
  wire id_9, id_10, id_11, id_12;
  assign id_0 = 1;
  assign id_9 = id_7;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri id_3,
    input wire id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wire id_7,
    input tri0 id_8,
    output tri0 id_9,
    output wor id_10,
    output wire id_11,
    input wand id_12,
    output tri0 id_13,
    input wand id_14,
    input tri0 id_15,
    output uwire id_16,
    input tri id_17,
    input tri id_18,
    output wand id_19,
    output tri id_20,
    input tri id_21,
    input wire id_22,
    output uwire id_23,
    input wor id_24
);
  module_0 modCall_1 (
      id_20,
      id_9,
      id_3,
      id_19,
      id_22
  );
  assign modCall_1.id_0 = 0;
  wire id_26, id_27, id_28;
endmodule
