Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'sram_test'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s1000-fg320-4 -cm area -ir off -pr off
-c 100 -o sram_test_map.ncd sram_test.ngd sram_test.pcf 
Target Device  : xc3s1000
Target Package : fg320
Target Speed   : -4
Mapper Version : spartan3 -- $Revision: 1.55 $
Mapped Date    : Tue Aug 01 16:34:09 2017

Design Summary
--------------
Number of errors:      0
Number of warnings:    8
Logic Utilization:
  Number of Slice Flip Flops:           445 out of  15,360    2%
  Number of 4 input LUTs:             1,168 out of  15,360    7%
Logic Distribution:
  Number of occupied Slices:            790 out of   7,680   10%
    Number of Slices containing only related logic:     790 out of     790 100%
    Number of Slices containing unrelated logic:          0 out of     790   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       1,318 out of  15,360    8%
    Number used as logic:             1,162
    Number used as a route-thru:        150
    Number used as Shift registers:       6

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 86 out of     221   38%
    IOB Flip Flops:                      18
  Number of RAMB16s:                      2 out of      24    8%
  Number of BUFGMUXs:                     1 out of       8   12%

Average Fanout of Non-Clock Nets:                3.20

Peak Memory Usage:  320 MB
Total REAL time to MAP completion:  2 secs 
Total CPU time to MAP completion:   1 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Pack:266 - The function generator i_gpio_pattern/Mmux__varindex0001_3
   failed to merge with F5 multiplexer i_gpio_pattern/Mmux__varindex0000_2_f5. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator i_gpio_pattern/Mmux__varindex0001_31
   failed to merge with F5 multiplexer i_gpio_pattern/Mmux__varindex0000_2_f5_0.
    There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator i_gpio_pattern/Mmux__varindex0001_32
   failed to merge with F5 multiplexer i_gpio_pattern/Mmux__varindex0000_2_f5_1.
    There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator i_gpio_pattern/Mmux__varindex0001_33
   failed to merge with F5 multiplexer i_gpio_pattern/Mmux__varindex0000_2_f5_2.
    There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator i_gpio_pattern/Mmux__varindex0001_34
   failed to merge with F5 multiplexer i_gpio_pattern/Mmux__varindex0000_2_f5_3.
    There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator i_gpio_pattern/Mmux__varindex0001_35
   failed to merge with F5 multiplexer i_gpio_pattern/Mmux__varindex0000_2_f5_4.
    There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator i_gpio_pattern/Mmux__varindex0001_36
   failed to merge with F5 multiplexer i_gpio_pattern/Mmux__varindex0000_2_f5_5.
    There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator i_gpio_pattern/Mmux__varindex0001_37
   failed to merge with F5 multiplexer i_gpio_pattern/Mmux__varindex0000_2_f5_6.
    There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.

Section 3 - Informational
-------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'8000@faust02'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'8000@faust02'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
INFO:LIT:243 - Logical network SDA_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 2 more times for the following
   (max. 5 shown):
   SCL_IBUF,
   FMODE_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.

Section 4 - Removed Logic Summary
---------------------------------
   8 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| ADD<0>                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ADD<1>                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ADD<2>                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ADD<3>                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ADD<4>                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ADD<5>                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ADD<6>                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ADD<7>                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ADD<8>                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ADD<9>                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ADD<10>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ADD<11>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ADD<12>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ADD<13>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ADD<14>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ADD<15>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| BUS_DATA<0>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| BUS_DATA<1>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| BUS_DATA<2>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| BUS_DATA<3>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| BUS_DATA<4>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| BUS_DATA<5>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| BUS_DATA<6>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| BUS_DATA<7>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| FCLK_IN                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| FD<0>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| FD<1>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| FD<2>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| FD<3>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| FD<4>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| FD<5>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| FD<6>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| FD<7>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| FMODE                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| FREAD                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| FSTROBE                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| LED<0>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<1>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<2>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<3>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED<4>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| RD_B                               | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SCL                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SDA                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SRAM_A<0>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_A<1>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_A<2>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_A<3>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_A<4>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_A<5>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_A<6>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_A<7>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_A<8>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_A<9>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_A<10>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_A<11>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_A<12>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_A<13>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_A<14>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_A<15>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_A<16>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_A<17>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_A<18>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_A<19>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_BHE_B                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_BLE_B                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_CE1_B                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_IO<0>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | INFF1        |          | IFD      |
| SRAM_IO<1>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | INFF1        |          | IFD      |
| SRAM_IO<2>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | INFF1        |          | IFD      |
| SRAM_IO<3>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | INFF1        |          | IFD      |
| SRAM_IO<4>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | INFF1        |          | IFD      |
| SRAM_IO<5>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | INFF1        |          | IFD      |
| SRAM_IO<6>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | INFF1        |          | IFD      |
| SRAM_IO<7>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | INFF1        |          | IFD      |
| SRAM_IO<8>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | INFF1        |          | IFD      |
| SRAM_IO<9>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | INFF1        |          | IFD      |
| SRAM_IO<10>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | INFF1        |          | IFD      |
| SRAM_IO<11>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | INFF1        |          | IFD      |
| SRAM_IO<12>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | INFF1        |          | IFD      |
| SRAM_IO<13>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | INFF1        |          | IFD      |
| SRAM_IO<14>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | INFF1        |          | IFD      |
| SRAM_IO<15>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | FAST | INFF1        |          | IFD      |
| SRAM_OE_B                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| SRAM_WE_B                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST | OUTDDR       |          |          |
| WR_B                               | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
