
*** Running vivado
    with args -log NxN_register.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NxN_register.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source NxN_register.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/aquistar/Verilog/NxN_register/NxN_register.srcs/utils_1/imports/synth_1/NxN_register.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/aquistar/Verilog/NxN_register/NxN_register.srcs/utils_1/imports/synth_1/NxN_register.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top NxN_register -part xc7z010iclg225-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20653
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1681.625 ; gain = 367.777 ; free physical = 9339 ; free virtual = 16834
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'BITS' is used before its declaration [/home/aquistar/Verilog/NxN_register/NxN_register.srcs/sources_1/new/dffn.v:25]
WARNING: [Synth 8-6901] identifier 'BITS' is used before its declaration [/home/aquistar/Verilog/NxN_register/NxN_register.srcs/sources_1/new/dffn.v:26]
WARNING: [Synth 8-6901] identifier 'N' is used before its declaration [/home/aquistar/Verilog/NxN_register/NxN_register.srcs/sources_1/new/NxN_register.v:27]
WARNING: [Synth 8-6901] identifier 'N' is used before its declaration [/home/aquistar/Verilog/NxN_register/NxN_register.srcs/sources_1/new/NxN_register.v:28]
INFO: [Synth 8-6157] synthesizing module 'NxN_register' [/home/aquistar/Verilog/NxN_register/NxN_register.srcs/sources_1/new/NxN_register.v:25]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/aquistar/Verilog/NxN_register/NxN_register.srcs/sources_1/new/NxN_register.v:33]
INFO: [Synth 8-6157] synthesizing module 'dffn' [/home/aquistar/Verilog/NxN_register/NxN_register.srcs/sources_1/new/dffn.v:23]
	Parameter BITS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DFF' [/home/aquistar/Verilog/NxN_register/NxN_register.srcs/sources_1/new/DFF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DFF' (0#1) [/home/aquistar/Verilog/NxN_register/NxN_register.srcs/sources_1/new/DFF.v:23]
WARNING: [Synth 8-6104] Input port 'q' has an internal driver [/home/aquistar/Verilog/NxN_register/NxN_register.srcs/sources_1/new/dffn.v:29]
INFO: [Synth 8-6155] done synthesizing module 'dffn' (0#1) [/home/aquistar/Verilog/NxN_register/NxN_register.srcs/sources_1/new/dffn.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NxN_register' (0#1) [/home/aquistar/Verilog/NxN_register/NxN_register.srcs/sources_1/new/NxN_register.v:25]
WARNING: [Synth 8-3848] Net out in module/entity NxN_register does not have driver. [/home/aquistar/Verilog/NxN_register/NxN_register.srcs/sources_1/new/NxN_register.v:28]
WARNING: [Synth 8-3848] Net t in module/entity NxN_register does not have driver. [/home/aquistar/Verilog/NxN_register/NxN_register.srcs/sources_1/new/NxN_register.v:31]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1754.594 ; gain = 440.746 ; free physical = 9258 ; free virtual = 16753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1772.406 ; gain = 458.559 ; free physical = 9250 ; free virtual = 16745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg225-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1780.410 ; gain = 466.562 ; free physical = 9250 ; free virtual = 16745
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1789.316 ; gain = 475.469 ; free physical = 9239 ; free virtual = 16735
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1895.848 ; gain = 582.000 ; free physical = 9110 ; free virtual = 16608
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1895.848 ; gain = 582.000 ; free physical = 9110 ; free virtual = 16608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1895.848 ; gain = 582.000 ; free physical = 9110 ; free virtual = 16608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1895.848 ; gain = 582.000 ; free physical = 9109 ; free virtual = 16607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1895.848 ; gain = 582.000 ; free physical = 9109 ; free virtual = 16607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1895.848 ; gain = 582.000 ; free physical = 9109 ; free virtual = 16607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1895.848 ; gain = 582.000 ; free physical = 9109 ; free virtual = 16607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1895.848 ; gain = 582.000 ; free physical = 9109 ; free virtual = 16607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1895.848 ; gain = 582.000 ; free physical = 9109 ; free virtual = 16607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|NxN_register | p[0]/dff_array[0]/out_reg | 4      | 4     | NO           | YES                | YES               | 4      | 0       | 
+-------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |SRL16E |     4|
|3     |FDRE   |     8|
|4     |IBUF   |     5|
|5     |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-------+------+
|      |Instance           |Module |Cells |
+------+-------------------+-------+------+
|1     |top                |       |    22|
|2     |  \p[0]            |dffn   |     4|
|3     |    \dff_array[0]  |DFF_9  |     1|
|4     |    \dff_array[1]  |DFF_10 |     1|
|5     |    \dff_array[2]  |DFF_11 |     1|
|6     |    \dff_array[3]  |DFF_12 |     1|
|7     |  \p[1]            |dffn_0 |     4|
|8     |    \dff_array[0]  |DFF_5  |     1|
|9     |    \dff_array[1]  |DFF_6  |     1|
|10    |    \dff_array[2]  |DFF_7  |     1|
|11    |    \dff_array[3]  |DFF_8  |     1|
|12    |  \p[3]            |dffn_1 |     4|
|13    |    \dff_array[0]  |DFF    |     1|
|14    |    \dff_array[1]  |DFF_2  |     1|
|15    |    \dff_array[2]  |DFF_3  |     1|
|16    |    \dff_array[3]  |DFF_4  |     1|
+------+-------------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1895.848 ; gain = 582.000 ; free physical = 9109 ; free virtual = 16607
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1895.848 ; gain = 582.000 ; free physical = 9109 ; free virtual = 16607
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1895.855 ; gain = 582.000 ; free physical = 9109 ; free virtual = 16607
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1901.785 ; gain = 0.000 ; free physical = 9394 ; free virtual = 16892
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1979.504 ; gain = 0.000 ; free physical = 9325 ; free virtual = 16824
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1537ac91
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1979.539 ; gain = 665.691 ; free physical = 9325 ; free virtual = 16824
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1329.095; main = 1329.095; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 1979.504; main = 1979.504; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2003.516 ; gain = 0.000 ; free physical = 9325 ; free virtual = 16824
INFO: [Common 17-1381] The checkpoint '/home/aquistar/Verilog/NxN_register/NxN_register.runs/synth_1/NxN_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NxN_register_utilization_synth.rpt -pb NxN_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 22:49:30 2024...
