/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [17:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [18:0] celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire [13:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_33z;
  wire [15:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  reg [4:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_50z;
  wire [46:0] celloutsig_0_52z;
  wire [15:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [16:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [2:0] celloutsig_1_0z;
  wire [20:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [6:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [4:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = !(celloutsig_0_5z[7] ? celloutsig_0_11z : celloutsig_0_8z);
  assign celloutsig_0_0z = ~(in_data[43] | in_data[54]);
  assign celloutsig_0_6z = ~(celloutsig_0_1z[8] | celloutsig_0_4z);
  assign celloutsig_0_60z = ~(celloutsig_0_33z[5] | celloutsig_0_50z[6]);
  assign celloutsig_1_19z = ~(celloutsig_1_18z[2] | celloutsig_1_17z);
  assign celloutsig_0_22z = ~(celloutsig_0_20z[1] | celloutsig_0_10z[4]);
  assign celloutsig_0_67z = ~(celloutsig_0_27z[2] ^ celloutsig_0_60z);
  assign celloutsig_0_9z = ~(celloutsig_0_5z[14] ^ in_data[94]);
  assign celloutsig_0_11z = { celloutsig_0_7z[15:0], celloutsig_0_6z } == { celloutsig_0_10z[11:1], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_16z = celloutsig_0_7z[16:13] == celloutsig_0_13z;
  assign celloutsig_0_3z = { in_data[54:51], celloutsig_0_0z, celloutsig_0_0z } == { celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_31z = celloutsig_0_5z[10:1] == { celloutsig_0_7z[10:2], celloutsig_0_16z };
  assign celloutsig_1_14z = ! { celloutsig_1_10z[10:5], celloutsig_1_6z[4:2], celloutsig_1_5z };
  assign celloutsig_1_17z = { celloutsig_1_3z[7:1], celloutsig_1_5z, celloutsig_1_12z } || { celloutsig_1_10z[16:10], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_2z[3:0], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z } < { in_data[158:152], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_1z = in_data[114] & ~(celloutsig_1_0z[2]);
  assign celloutsig_0_33z = in_data[46:40] % { 1'h1, celloutsig_0_25z[9:5], celloutsig_0_6z };
  assign celloutsig_1_4z = { celloutsig_1_2z[3:2], celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, celloutsig_1_0z };
  assign celloutsig_1_18z = { in_data[164:163], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_0z } % { 1'h1, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_15z };
  assign celloutsig_0_20z = { celloutsig_0_10z[15:14], celloutsig_0_15z, celloutsig_0_11z } % { 1'h1, in_data[34:28] };
  assign celloutsig_0_35z = celloutsig_0_10z[5] ? { celloutsig_0_10z[0], celloutsig_0_25z, celloutsig_0_6z } : { celloutsig_0_27z[5:4], celloutsig_0_25z };
  assign celloutsig_0_52z = celloutsig_0_12z ? in_data[72:26] : { celloutsig_0_23z[13:10], celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_1_3z = in_data[96] ? { celloutsig_1_1z, celloutsig_1_2z } : in_data[105:98];
  assign celloutsig_1_7z = celloutsig_1_5z ? celloutsig_1_2z[5:2] : { celloutsig_1_4z[3:2], 1'h0, celloutsig_1_1z };
  assign celloutsig_1_10z[20:5] = celloutsig_1_3z[0] ? { in_data[182:168], celloutsig_1_1z } : { celloutsig_1_6z[3:1], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_10z = celloutsig_0_5z[1] ? { celloutsig_0_2z[0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z } : in_data[80:63];
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z } != celloutsig_0_1z[6:1];
  assign celloutsig_0_66z = { celloutsig_0_52z[5:4], celloutsig_0_31z } != celloutsig_0_27z[3:1];
  assign celloutsig_0_8z = in_data[67:65] != { celloutsig_0_2z[0], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_8z = { celloutsig_1_7z[3:2], celloutsig_1_4z } != { celloutsig_1_0z[2], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_7z = - { celloutsig_0_5z[9:6], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_2z = - in_data[42:40];
  assign celloutsig_1_15z = ^ celloutsig_1_3z[6:1];
  assign celloutsig_0_1z = { in_data[62:56], celloutsig_0_0z, celloutsig_0_0z } >> { in_data[66:59], celloutsig_0_0z };
  assign celloutsig_0_17z = { in_data[25:23], celloutsig_0_2z } >> { celloutsig_0_2z[2:1], celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_1_12z = celloutsig_1_10z[17:13] <<< { celloutsig_1_10z[6:5], celloutsig_1_6z[4:2] };
  assign celloutsig_0_23z = { celloutsig_0_2z[2:1], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_13z } <<< { celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_24z = { celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_3z } <<< { celloutsig_0_7z[10:4], celloutsig_0_3z };
  assign celloutsig_0_25z = celloutsig_0_10z[17:4] <<< { celloutsig_0_7z[16:4], celloutsig_0_9z };
  assign celloutsig_0_5z = { celloutsig_0_1z[7:3], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } >>> in_data[69:54];
  assign celloutsig_0_50z = celloutsig_0_35z[7:1] >>> { celloutsig_0_10z[16:15], celloutsig_0_40z };
  assign celloutsig_0_15z = { celloutsig_0_10z[5], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z } >>> { celloutsig_0_13z[0], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_13z = celloutsig_0_7z[11:8] ~^ celloutsig_0_5z[7:4];
  assign celloutsig_0_27z = { celloutsig_0_17z[5:4], celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_8z } ~^ { celloutsig_0_2z[2], celloutsig_0_15z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_40z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_40z = { celloutsig_0_25z[2:1], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_31z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_0z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[111:109];
  always_latch
    if (!clkin_data[160]) celloutsig_1_2z = 7'h00;
    else if (clkin_data[64]) celloutsig_1_2z = in_data[147:141];
  always_latch
    if (clkin_data[160]) celloutsig_1_6z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_6z = celloutsig_1_3z[5:1];
  assign celloutsig_1_10z[4:0] = celloutsig_1_6z;
  assign { out_data[138:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
