Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/e0407640/Desktop/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3c76df5a14934b25b26a7935a31334da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot All_Simulations_behav xil_defaultlib.All_Simulations xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [D:/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.xpr/Lab2_Monday_PM_TraQuangMInhThong_A0200659H.srcs/sources_1/new/my_7_bitsubtractor.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_1_bit_adder
Compiling module xil_defaultlib.my_3_bit_adder
Compiling module xil_defaultlib.my_4_bit_adder
Compiling module xil_defaultlib.my_7_bitsubtractor
Compiling module xil_defaultlib.All_Simulations
Compiling module xil_defaultlib.glbl
Built simulation snapshot All_Simulations_behav
