Command: vcs -Mupdate prueba_driver.sv -o salidaprueba -full64 -sverilog -kdb -lca \
-debug_acc+all -debug_region+cell+encrypt -l log_test+lint=TFIPC-L -cm line+tgl+cond+fsm+branch+assert \

                         Chronologic VCS (TM)
       Version R-2020.12-SP2_Full64 -- Tue Oct  3 23:02:04 2023

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file 'prueba_driver.sv'
Parsing included file 'transacciones_interface.sv'.

Warning-[CIWC] Ignored /* within /* */ comment
transacciones_interface.sv, 130
  Nested comments is found. Ignoring nested '/*'. 
  /*  transaction3 = new(
  ^

Back to file 'prueba_driver.sv'.
Parsing included file 'driver.sv'.
Back to file 'prueba_driver.sv'.
Parsing included file 'Library.sv'.
Back to file 'prueba_driver.sv'.
Parsing included file 'agente.sv'.
Back to file 'prueba_driver.sv'.
Top Level Modules:
       prll_d_reg
       prll_d_ltch_no_rst
       prll_d_ltch
       pos_edge
       neg_edge
       bs_gnrtr
       tb
       bushandler_tb

Warning-[AOUP] Attempt to override undefined parameter
agente.sv, 15
  Attempting to override undefined parameter "drvrs", will ignore it.


Warning-[AOUP] Attempt to override undefined parameter
driver.sv, 44
  Attempting to override undefined parameter "depth", will ignore it.


Warning-[AOUP] Attempt to override undefined parameter
agente.sv, 15
  Attempting to override undefined parameter "drvrs", will ignore it.

TimeScale is 1 ns / 10 ps
VCS Coverage Metrics Release R-2020.12-SP2_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
18 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling module bushandler_tb
Both modules done.
	However, due to incremental compilation, only 2 modules need to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic --no-relax  -o .//../salidaprueba.daidir//_cuarc0.so objs/amcQw_d.o \

rm -f _cuarc0.so
if [ -x ../salidaprueba ]; then chmod a-x ../salidaprueba; fi
g++  -o ../salidaprueba      -rdynamic  -Wl,-rpath='$ORIGIN'/salidaprueba.daidir \
-Wl,-rpath=./salidaprueba.daidir -Wl,-rpath=/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib \
-L/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1 \
_1746122_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o \
rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc \
-lvfs    -lvcsnew -lsimprofile -lreader_common /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/libBA.a \
-luclinative /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_save_restore_new.o \
/mnt/vol_NFS_rh003/tools/verdi/R-2020.12-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc \
-lm -lpthread -ldl 
../salidaprueba up to date
CPU time: .806 seconds to compile + .384 seconds to elab + .347 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
