
// Generated by Cadence Genus(TM) Synthesis Solution 21.18-s082_1
// Generated on: Sep  8 2025 01:15:09 -03 (Sep  8 2025 04:15:09 UTC)

// Verification Directory fv/square_root_pipe 

module square_root_pipe(valor_i, clk, rst_n, ready_o, root_o);
  input [15:0] valor_i;
  input clk, rst_n;
  output ready_o;
  output [7:0] root_o;
  wire [15:0] valor_i;
  wire clk, rst_n;
  wire ready_o;
  wire [7:0] root_o;
  wire [7:0] DATA_PATH_S1_o_root_s;
  wire [1:0] CONTROL_PATH_CurrentState;
  wire N_s, n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  wire n_7, n_10, n_12, n_13, n_15, n_16, n_18, n_19;
  wire n_20, n_21, n_23, n_24, n_25, n_26, n_28, n_29;
  wire n_30, n_31, n_32, n_33, n_35, n_36, n_37, n_38;
  wire n_39, n_40, n_41, n_42, n_43, n_44, n_45, n_46;
  wire n_47, n_48, n_49, n_50, n_51, n_52, n_53, n_54;
  wire n_55, n_56, n_57, n_58, n_59, n_60, n_61, n_62;
  wire n_63, n_64, n_65, n_66, n_67, n_68, n_69, n_70;
  wire n_71, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88;
  assign ready_o = 1'b0;
  DFFRHQX4 \DATA_PATH_PIPELINE_STAGE1_root_reg_reg[5].dffn_sig_q_reg
       (.RN (rst_n), .CK (clk), .D (n_87), .Q
       (DATA_PATH_S1_o_root_s[5]));
  DFFRHQX2 \DATA_PATH_PIPELINE_STAGE1_root_reg_reg[7].dffn_sig_q_reg
       (.RN (rst_n), .CK (clk), .D (n_88), .Q
       (DATA_PATH_S1_o_root_s[7]));
  DFFRHQX4 \DATA_PATH_PIPELINE_STAGE1_root_reg_reg[6].dffn_sig_q_reg
       (.RN (rst_n), .CK (clk), .D (n_86), .Q
       (DATA_PATH_S1_o_root_s[6]));
  OAI21X4 g5389__2398(.A0 (n_46), .A1 (n_76), .B0 (n_85), .Y (n_88));
  OAI21X2 g5387__5107(.A0 (n_44), .A1 (n_83), .B0 (n_84), .Y (n_87));
  DFFRHQX4 \DATA_PATH_PIPELINE_STAGE1_root_reg_reg[4].dffn_sig_q_reg
       (.RN (rst_n), .CK (clk), .D (n_81), .Q
       (DATA_PATH_S1_o_root_s[4]));
  OAI21X4 g5391__6260(.A0 (n_67), .A1 (n_78), .B0 (n_82), .Y (n_86));
  AOI21X4 g5395__4319(.A0 (n_75), .A1 (n_70), .B0 (n_35), .Y (n_85));
  AOI2BB2X4 g5392__8428(.A0N (n_6), .A1N (n_71), .B0 (n_83), .B1
       (n_45), .Y (n_84));
  DFFRHQX4 \DATA_PATH_PIPELINE_STAGE1_root_reg_reg[3].dffn_sig_q_reg
       (.RN (rst_n), .CK (clk), .D (n_80), .Q
       (DATA_PATH_S1_o_root_s[3]));
  AOI2BB1X4 g5396__5526(.A0N (n_68), .A1N (n_77), .B0 (n_32), .Y
       (n_82));
  DFFRHQX2 \DATA_PATH_PIPELINE_STAGE1_root_reg_reg[2].dffn_sig_q_reg
       (.RN (rst_n), .CK (clk), .D (n_73), .Q
       (DATA_PATH_S1_o_root_s[2]));
  MXI3X1 g5388__6783(.A (n_31), .B (n_64), .C (n_16), .S0 (n_61), .S1
       (n_79), .Y (n_81));
  MX3XL g5397__3680(.A (n_63), .B (n_59), .C (n_10), .S0 (n_51), .S1
       (n_79), .Y (n_80));
  NOR2X2 g5398__1617(.A (n_56), .B (n_77), .Y (n_78));
  NOR2X2 g5399__2802(.A (n_74), .B (n_69), .Y (n_76));
  NOR2X2 g5409__1705(.A (n_74), .B (n_47), .Y (n_75));
  MX2X1 g5400__5122(.A (root_o[2]), .B (n_57), .S0 (n_71), .Y (n_73));
  CLKINVX8 g5403(.A (n_69), .Y (n_70));
  NOR2X4 g5402__8246(.A (n_43), .B (n_65), .Y (n_83));
  DFFRHQX1 \CONTROL_PATH_CurrentState_reg[1] (.RN (rst_n), .CK (clk),
       .D (n_58), .Q (CONTROL_PATH_CurrentState[1]));
  DFFRHQX4 \DATA_PATH_PIPELINE_STAGE1_root_reg_reg[1].dffn_sig_q_reg
       (.RN (rst_n), .CK (clk), .D (n_55), .Q
       (DATA_PATH_S1_o_root_s[1]));
  NAND3X2 g5408__7098(.A (n_71), .B (n_67), .C (n_62), .Y (n_68));
  CLKAND2X6 g5405__6131(.A (n_54), .B (n_66), .Y (n_69));
  CLKAND2X6 g5404__1881(.A (n_60), .B (n_66), .Y (n_77));
  NOR3X6 g5410__5115(.A (n_64), .B (n_63), .C (n_50), .Y (n_65));
  NAND2BX4 g5414__7482(.AN (n_30), .B (n_62), .Y (n_74));
  DFFRHQX8 \CONTROL_PATH_CurrentState_reg[0] (.RN (rst_n), .CK (clk),
       .D (n_53), .Q (CONTROL_PATH_CurrentState[0]));
  AOI21X4 g5411__4733(.A0 (n_60), .A1 (n_59), .B0 (n_36), .Y (n_61));
  MX2X1 g5416__6161(.A (CONTROL_PATH_CurrentState[0]), .B (n_52), .S0
       (CONTROL_PATH_CurrentState[1]), .Y (n_58));
  XNOR2X1 g5417__9315(.A (n_38), .B (n_41), .Y (n_57));
  INVX1 g5421(.A (n_62), .Y (n_56));
  CLKXOR2X1 g5401__9945(.A (n_21), .B (n_48), .Y (n_55));
  NOR3X8 g5419__2883(.A (n_63), .B (n_33), .C (n_64), .Y (n_66));
  CLKAND2X2 g5413__2346(.A (n_60), .B (n_67), .Y (n_54));
  DFFRHQX4 \DATA_PATH_PIPELINE_STAGE1_root_reg_reg[0].dffn_sig_q_reg
       (.RN (rst_n), .CK (clk), .D (n_49), .Q
       (DATA_PATH_S1_o_root_s[0]));
  NAND2X1 g5425__1666(.A (n_52), .B (n_71), .Y (n_53));
  NOR2X2 g5427__7410(.A (n_42), .B (n_60), .Y (n_51));
  NAND2X4 g5424__6417(.A (n_39), .B (n_40), .Y (n_62));
  INVX3 g5428(.A (n_60), .Y (n_50));
  ADDHX1 g5412__5477(.A (n_7), .B (n_71), .CO (n_48), .S (n_49));
  NAND2X4 g5423__2398(.A (n_71), .B (n_46), .Y (n_47));
  AND2X1 g5422__5107(.A (n_71), .B (n_44), .Y (n_45));
  OR2X1 g5426__6260(.A (n_42), .B (n_28), .Y (n_43));
  CLKINVX6 g5420(.A (n_59), .Y (n_63));
  NOR2X2 g5433__4319(.A (n_37), .B (n_42), .Y (n_41));
  NAND2X6 g5437__8428(.A (n_20), .B (n_26), .Y (n_40));
  OR2X1 g5432__5526(.A (N_s), .B (n_39), .Y (n_52));
  NOR2X8 g5434__6783(.A (n_38), .B (n_37), .Y (n_60));
  OR2X4 g5418__3680(.A (n_29), .B (n_42), .Y (n_36));
  AND2X1 g5429__1617(.A (n_79), .B (root_o[7]), .Y (n_35));
  CLKINVX6 g5435(.A (n_44), .Y (n_33));
  AND2X1 g5431__2802(.A (n_79), .B (n_13), .Y (n_32));
  CLKINVX4 g5436(.A (n_31), .Y (n_64));
  NOR2X6 g5439__1705(.A (n_24), .B (n_30), .Y (n_67));
  NOR2X8 g5442__5122(.A (n_25), .B (n_29), .Y (n_59));
  NOR2X1 g5430__8246(.A (CONTROL_PATH_CurrentState[0]), .B (n_12), .Y
       (n_28));
  NOR2X6 g5454__7098(.A (n_19), .B (n_39), .Y (n_37));
  CLKMX2X3 g5438__6131(.A (n_39), .B (CONTROL_PATH_CurrentState[0]),
       .S0 (DATA_PATH_S1_o_root_s[7]), .Y (n_46));
  DFFSRHQX1 DATA_PATH_PIPELINE_STAGE2_N_reg_sig_q_reg(.RN (rst_n), .SN
       (n_0), .CK (clk), .D (1'b0), .Q (N_s));
  NOR2X6 g5445__1881(.A (DATA_PATH_S1_o_root_s[3]), .B (n_23), .Y
       (n_26));
  AOI22X4 g5441__5115(.A0 (CONTROL_PATH_CurrentState[0]), .A1 (n_4),
       .B0 (DATA_PATH_S1_o_root_s[4]), .B1 (n_39), .Y (n_31));
  AOI22X4 g5440__7482(.A0 (n_1), .A1 (CONTROL_PATH_CurrentState[0]),
       .B0 (DATA_PATH_S1_o_root_s[5]), .B1 (n_39), .Y (n_44));
  NOR2X4 g5452__4733(.A (CONTROL_PATH_CurrentState[0]), .B (n_2), .Y
       (n_30));
  INVX2 g5449(.A (n_71), .Y (n_79));
  NOR2X4 g5448__6161(.A (n_18), .B (CONTROL_PATH_CurrentState[0]), .Y
       (n_42));
  NOR2X6 g5446__9315(.A (DATA_PATH_S1_o_root_s[3]), .B (n_39), .Y
       (n_25));
  NOR2X4 g5444__9945(.A (DATA_PATH_S1_o_root_s[6]), .B (n_39), .Y
       (n_24));
  NOR2X4 g5453__2883(.A (n_3), .B (CONTROL_PATH_CurrentState[0]), .Y
       (n_29));
  BUFX6 g5460(.A (n_23), .Y (root_o[2]));
  BUFX6 g5457(.A (n_21), .Y (root_o[1]));
  NOR2X6 g5451__2346(.A (DATA_PATH_S1_o_root_s[4]), .B
       (DATA_PATH_S1_o_root_s[5]), .Y (n_20));
  INVX2 g5459(.A (n_18), .Y (n_19));
  BUFX6 g5478(.A (n_15), .Y (root_o[4]));
  INVX1 g5477(.A (n_15), .Y (n_16));
  CLKINVX6 g5461(.A (n_18), .Y (n_23));
  OR2X4 g5455__1666(.A (CONTROL_PATH_CurrentState[1]), .B
       (CONTROL_PATH_CurrentState[0]), .Y (n_71));
  BUFX6 g5471(.A (n_13), .Y (root_o[6]));
  NOR2X2 g5450__7410(.A (DATA_PATH_S1_o_root_s[3]), .B
       (DATA_PATH_S1_o_root_s[4]), .Y (n_12));
  BUFX6 g5464(.A (n_10), .Y (root_o[3]));
  BUFX6 g5475(.A (n_5), .Y (root_o[5]));
  BUFX6 g5468(.A (n_7), .Y (root_o[0]));
  INVX1 g5474(.A (n_5), .Y (n_6));
  NAND2X4 g5447__6417(.A (DATA_PATH_S1_o_root_s[1]), .B
       (DATA_PATH_S1_o_root_s[0]), .Y (n_38));
  INVX2 g5480(.A (DATA_PATH_S1_o_root_s[4]), .Y (n_4));
  INVX2 g5463(.A (DATA_PATH_S1_o_root_s[3]), .Y (n_3));
  BUFX2 g5479(.A (DATA_PATH_S1_o_root_s[4]), .Y (n_15));
  BUFX2 g5469(.A (DATA_PATH_S1_o_root_s[0]), .Y (n_7));
  BUFX2 g5465(.A (DATA_PATH_S1_o_root_s[3]), .Y (n_10));
  BUFX2 g5472(.A (DATA_PATH_S1_o_root_s[6]), .Y (n_13));
  CLKINVX6 g5462(.A (DATA_PATH_S1_o_root_s[2]), .Y (n_18));
  INVX2 g5470(.A (DATA_PATH_S1_o_root_s[6]), .Y (n_2));
  INVX2 g5473(.A (DATA_PATH_S1_o_root_s[5]), .Y (n_1));
  INVXL g5466(.A (rst_n), .Y (n_0));
  BUFX2 g5476(.A (DATA_PATH_S1_o_root_s[5]), .Y (n_5));
  BUFX2 g5458(.A (DATA_PATH_S1_o_root_s[1]), .Y (n_21));
  BUFX6 g5456(.A (DATA_PATH_S1_o_root_s[7]), .Y (root_o[7]));
  CLKINVX12 g5467(.A (CONTROL_PATH_CurrentState[0]), .Y (n_39));
endmodule

