#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 10 19:04:45 2018
# Process ID: 2292
# Current directory: C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3724 C:\Users\pacel\Documents\Spring_2024\ECE1155\hardware-encryption\ECE1155_Term_Report\ECE1155_Term_Report.xpr
# Log file: C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/vivado.log
# Journal file: C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report'
INFO: [Project 1-313] Project file moved from 'C:/Users/tyqca/OneDrive/School/GitHub/ECE1155_Term_Report' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.ip_user_files', nor could it be found using path 'C:/Users/tyqca/OneDrive/School/GitHub/ECE1155_Term_Report/ECE1155_Term_Report.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 679.141 ; gain = 71.062
create_bd_design "design_1"
Wrote  : <C:\Users\pacel\Documents\Spring_2024\ECE1155\hardware-encryption\ECE1155_Term_Report\ECE1155_Term_Report.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 773.664 ; gain = 76.184
update_compile_order -fileset sources_1
set_property  ip_repo_paths  C:/Xilinx/Vivado/2018.3/data/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2207] Repository 'c:/Xilinx/Vivado/2018.3/data/ip' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2207] Repository 'c:/Xilinx/Vivado/2018.3/data/ip' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2207] Repository 'c:/Xilinx/Vivado/2018.3/data/ip' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2018.3/data/ip'.
set_property  ip_repo_paths  C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/AES_HLS_ECE1155/solution1/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/AES_HLS_ECE1155/solution1/impl/ip'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:aes128_encrypt_block_hw:1.0 aes128_encrypt_block_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins aes128_encrypt_block_0/ap_clk]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz/clk_in1'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_100M/ext_reset_in'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
delete_bd_objs [get_bd_nets clk_wiz_locked] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_nets rst_clk_wiz_100M_peripheral_reset] [get_bd_cells rst_clk_wiz_100M]
set_property location {2 606 164} [get_bd_cells processing_system7_0]
set_property  ip_repo_paths  {c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/AES_HLS_ECE1155/solution1/impl/ip C:/Users/pacel/Documents/Spring_2023/ECE_1195/git/ip_repo} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/AES_HLS_ECE1155/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Documents/Spring_2023/ECE_1195/git/ip_repo'.
set_property location {2.5 808 165} [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_cells processing_system7_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells processing_system7_0]'
set_property location {2 802 118} [get_bd_cells processing_system7_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/DDR]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/FIXED_IO]
endgroup
save_bd_design
Wrote  : <C:\Users\pacel\Documents\Spring_2024\ECE1155\hardware-encryption\ECE1155_Term_Report\ECE1155_Term_Report.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/AES_HLS_ECE1155/solution1/impl/ip/component.xml. It will be created.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 21:45:15 2024...
