/* 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
*/


#ifdef _ERR_MSG_MODULE_NAME
  #error "_ERR_MSG_MODULE_NAME redefined"

#endif

#define _ERR_MSG_MODULE_NAME BSL_SOC_MBIST


#include <shared/bsl.h>

#include <soc/dcmn/error.h>
#include <soc/mcm/memregs.h> 
#include <soc/cmic.h>        
#include <soc/error.h>
#include <soc/cm.h>
#include <sal/core/time.h>
#include <sal/core/thread.h>
#include <sal/core/boot.h>
#include <soc/dpp/ARAD/arad_init.h>
#include <soc/dcmn/dcmn_mbist.h>
#include <soc/dpp/drv.h>

#if (defined(BCM_88650_A0) || defined(BCM_88660_A0))


#define MBIST_toPauseIR 0
#define MBIST_toPauseDR 0x40000000
#define MBIST_toRTI     0x80000000

#define TestTimeMultiplier 1

STATIC dcmn_mbist_device_t ardon_mbist_device = {10, ECI_REG_0270r, ECI_REG_0271r, ECI_REG_0272r};








const uint8 atmf_M28CAMS_BP6_WBP3_ipp_dft_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020080 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4021080 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(18219 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020080 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000301, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x6020480 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdffa + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff8, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4007ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x6020400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28CAMS_BP6_WBP3_ipp_dft_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP6_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP6_WIR.UserIRBit51 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ipp_dft_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT58 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller ipp_dft_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller ipp_dft_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller ipp_dft_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ipp_dft_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP6.WBP3"
  "\nLoading TAP Instruction BP6_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (18.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28CAMS_BP6_WBP3_ipp_dft_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28CAMS_BP6_WBP3_ipp_dft_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28CAMS_BP6_WBP3_ipp_dft_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28CAMS_BP6_WBP3_ipp_dft_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28CAMS_BP6_WBP3_ipp_dft_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28DP_BP3_WBP17_cmicm_clk_MBIST5_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000060, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 73),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000060, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(15174 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 76),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000060, 0x40000060, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 73),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff8, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400007ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28DP_BP3_WBP17_cmicm_clk_MBIST5_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS33 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS34 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS34 for controller cmicm_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS33 for controller cmicm_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP3.WBP17"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP17_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (20.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28DP_BP3_WBP17_cmicm_clk_MBIST5_LVISION_MBISTPG_CTRL_script = {
    atmf_M28DP_BP3_WBP17_cmicm_clk_MBIST5_LVISION_MBISTPG_CTRL_commands,
    atmf_M28DP_BP3_WBP17_cmicm_clk_MBIST5_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28DP_BP3_WBP17_cmicm_clk_MBIST5_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28DP_BP3_WBP17_cmicm_clk_MBIST5_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP17_WBP0_mmu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20108 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(4083 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbffc + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP17_WBP0_mmu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP17_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP17_WIR.UserIRBit30 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP17 USER_IR_BIT37 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mmu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mmu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mmu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP17.WBP0"
  "\nLoading TAP Instruction BP17_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP17 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP17_WBP0_mmu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP17_WBP0_mmu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP17_WBP0_mmu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP17_WBP0_mmu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP17_WBP0_mmu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP17_WBP10_mmu_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20108 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(3849 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00003, 0x40c00001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbffc + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP17_WBP10_mmu_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP17_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP17_WIR.UserIRBit30 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_dft_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP17 USER_IR_BIT37 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mmu_dft_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS21 for controller mmu_dft_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller mmu_dft_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_dft_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP17.WBP10"
  "\nLoading TAP Instruction BP17_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP17 Instruction WBP10_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP17_WBP10_mmu_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP17_WBP10_mmu_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP17_WBP10_mmu_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP17_WBP10_mmu_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP17_WBP10_mmu_dft_clk_MBIST11_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP17_WBP11_mmu_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20108 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(3849 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x43000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbffc + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP17_WBP11_mmu_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP17_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP17_WIR.UserIRBit30 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_dft_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP17 USER_IR_BIT37 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mmu_dft_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS23 for controller mmu_dft_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller mmu_dft_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_dft_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP17.WBP11"
  "\nLoading TAP Instruction BP17_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP17 Instruction WBP11_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP17_WBP11_mmu_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP17_WBP11_mmu_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP17_WBP11_mmu_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP17_WBP11_mmu_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP17_WBP11_mmu_dft_clk_MBIST12_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP17_WBP12_mmu_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20108 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(3849 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000003, 0x4c000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbffc + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP17_WBP12_mmu_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP17_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP17_WIR.UserIRBit30 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_dft_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP17 USER_IR_BIT37 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mmu_dft_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS25 for controller mmu_dft_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller mmu_dft_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_dft_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP17.WBP12"
  "\nLoading TAP Instruction BP17_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP17 Instruction WBP12_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP17_WBP12_mmu_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP17_WBP12_mmu_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP17_WBP12_mmu_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP17_WBP12_mmu_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP17_WBP12_mmu_dft_clk_MBIST13_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP17_WBP13_mmu_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x70000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x70000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20108 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(3849 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x70000003, 0x70000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbffc + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP17_WBP13_mmu_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP17_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP17_WIR.UserIRBit30 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_dft_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP17 USER_IR_BIT37 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mmu_dft_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS27 for controller mmu_dft_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller mmu_dft_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_dft_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP17.WBP13"
  "\nLoading TAP Instruction BP17_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP17 Instruction WBP13_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP17_WBP13_mmu_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP17_WBP13_mmu_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP17_WBP13_mmu_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP17_WBP13_mmu_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP17_WBP13_mmu_dft_clk_MBIST14_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP17_WBP14_mmu_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20108 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(3849 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000003, 34),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbffc + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP17_WBP14_mmu_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP17_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP17_WIR.UserIRBit30 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_dft_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP17 USER_IR_BIT37 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mmu_dft_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS29 for controller mmu_dft_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller mmu_dft_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_dft_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP17.WBP14"
  "\nLoading TAP Instruction BP17_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP17 Instruction WBP14_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP17_WBP14_mmu_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP17_WBP14_mmu_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP17_WBP14_mmu_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP17_WBP14_mmu_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP17_WBP14_mmu_dft_clk_MBIST15_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP17_WBP1_mmu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20108 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(7693 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000031, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbffc + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000007, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP17_WBP1_mmu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP17_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP17_WIR.UserIRBit30 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP17 USER_IR_BIT37 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mmu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS3 for controller mmu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mmu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP17.WBP1"
  "\nLoading TAP Instruction BP17_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP17 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP17_WBP1_mmu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP17_WBP1_mmu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP17_WBP1_mmu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP17_WBP1_mmu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP17_WBP1_mmu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP17_WBP2_mmu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20108 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(7689 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x400000c1, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbffc + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP17_WBP2_mmu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP17_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP17_WIR.UserIRBit30 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP17 USER_IR_BIT37 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mmu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS5 for controller mmu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mmu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP17.WBP2"
  "\nLoading TAP Instruction BP17_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP17 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP17_WBP2_mmu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP17_WBP2_mmu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP17_WBP2_mmu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP17_WBP2_mmu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP17_WBP2_mmu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP17_WBP3_mmu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20108 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(7689 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000301, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbffc + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP17_WBP3_mmu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP17_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP17_WIR.UserIRBit30 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP17 USER_IR_BIT37 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mmu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller mmu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller mmu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP17.WBP3"
  "\nLoading TAP Instruction BP17_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP17 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP17_WBP3_mmu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP17_WBP3_mmu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP17_WBP3_mmu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP17_WBP3_mmu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP17_WBP3_mmu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP17_WBP4_mmu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20108 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(7689 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000c01, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbffc + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP17_WBP4_mmu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP17_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP17_WIR.UserIRBit30 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP17 USER_IR_BIT37 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mmu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS9 for controller mmu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller mmu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP17.WBP4"
  "\nLoading TAP Instruction BP17_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP17 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP17_WBP4_mmu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP17_WBP4_mmu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP17_WBP4_mmu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP17_WBP4_mmu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP17_WBP4_mmu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP17_WBP5_mmu_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20108 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(7689 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40003001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbffc + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP17_WBP5_mmu_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP17_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP17_WIR.UserIRBit30 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_dft_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP17 USER_IR_BIT37 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mmu_dft_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS11 for controller mmu_dft_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller mmu_dft_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_dft_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP17.WBP5"
  "\nLoading TAP Instruction BP17_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP17 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP17_WBP5_mmu_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP17_WBP5_mmu_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP17_WBP5_mmu_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP17_WBP5_mmu_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP17_WBP5_mmu_dft_clk_MBIST6_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP17_WBP7_mmu_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20108 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(3849 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030003, 0x40030001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbffc + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP17_WBP7_mmu_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP17_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP17_WIR.UserIRBit30 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_dft_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP17 USER_IR_BIT37 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mmu_dft_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS15 for controller mmu_dft_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller mmu_dft_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_dft_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP17.WBP7"
  "\nLoading TAP Instruction BP17_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP17 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP17_WBP7_mmu_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP17_WBP7_mmu_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP17_WBP7_mmu_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP17_WBP7_mmu_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP17_WBP7_mmu_dft_clk_MBIST8_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP17_WBP8_mmu_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20108 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(3849 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0003, 0x400c0001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbffc + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP17_WBP8_mmu_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP17_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP17_WIR.UserIRBit30 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_dft_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP17 USER_IR_BIT37 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mmu_dft_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS17 for controller mmu_dft_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller mmu_dft_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_dft_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP17.WBP8"
  "\nLoading TAP Instruction BP17_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP17 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP17_WBP8_mmu_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP17_WBP8_mmu_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP17_WBP8_mmu_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP17_WBP8_mmu_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP17_WBP8_mmu_dft_clk_MBIST9_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP17_WBP9_mmu_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20108 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(3849 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300003, 0x40300001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbffc + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP17_WBP9_mmu_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP17_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP17_WIR.UserIRBit30 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_dft_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP17 USER_IR_BIT37 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mmu_dft_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller mmu_dft_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller mmu_dft_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_dft_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP17.WBP9"
  "\nLoading TAP Instruction BP17_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP17 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP17_WBP9_mmu_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP17_WBP9_mmu_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP17_WBP9_mmu_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP17_WBP9_mmu_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP17_WBP9_mmu_dft_clk_MBIST10_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP20_WBP10_qpts_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(12811 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00003, 0x40c00001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x401fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP20_WBP10_qpts_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS21 for controller qpts_dft_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller qpts_dft_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP20.WBP10"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP10_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP20_WBP10_qpts_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP20_WBP10_qpts_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP20_WBP10_qpts_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP20_WBP10_qpts_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP20_WBP10_qpts_dft_clk_MBIST11_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP20_WBP11_qpts_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000001 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080001 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(12811 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x43000001, 41),
    DCMN_MBIST_WRITE(0x1000001 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020001 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x401fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP20_WBP11_qpts_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS23 for controller qpts_dft_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller qpts_dft_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP20.WBP11"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP11_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP20_WBP11_qpts_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP20_WBP11_qpts_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP20_WBP11_qpts_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP20_WBP11_qpts_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP20_WBP11_qpts_dft_clk_MBIST12_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP20_WBP12_qpts_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(12811 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000003, 0x4c000001, 41),
    DCMN_MBIST_WRITE(0x1000002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x401fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP20_WBP12_qpts_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS25 for controller qpts_dft_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller qpts_dft_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP20.WBP12"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP12_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP20_WBP12_qpts_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP20_WBP12_qpts_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP20_WBP12_qpts_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP20_WBP12_qpts_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP20_WBP12_qpts_dft_clk_MBIST13_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP20_WBP13_qpts_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x70000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x70000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(15373 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x70000003, 0x70000001, 41),
    DCMN_MBIST_WRITE(0x1000004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x401fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP20_WBP13_qpts_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS27 for controller qpts_dft_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller qpts_dft_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP20.WBP13"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP13_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP20_WBP13_qpts_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP20_WBP13_qpts_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP20_WBP13_qpts_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP20_WBP13_qpts_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP20_WBP13_qpts_dft_clk_MBIST14_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP20_WBP14_qpts_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000008 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080008 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(35627 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000008 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000003, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020008 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x401fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP20_WBP14_qpts_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS29 for controller qpts_dft_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller qpts_dft_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP20.WBP14"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP14_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP20_WBP14_qpts_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP20_WBP14_qpts_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP20_WBP14_qpts_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP20_WBP14_qpts_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP20_WBP14_qpts_dft_clk_MBIST15_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP20_WBP15_qpts_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000010 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000c, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080010 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000c, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(40522 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000010 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000c, 0x4000000c, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020010 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP20_WBP15_qpts_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS31 for controller qpts_dft_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller qpts_dft_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP20.WBP15"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP15_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP20_WBP15_qpts_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP20_WBP15_qpts_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP20_WBP15_qpts_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP20_WBP15_qpts_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP20_WBP15_qpts_dft_clk_MBIST16_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP20_WBP17_qpts_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000040 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c0, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080040 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c0, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(34191 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000040 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c0, 0x400000c0, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020040 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP20_WBP17_qpts_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS35 for controller qpts_dft_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller qpts_dft_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP20.WBP17"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP17_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP20_WBP17_qpts_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP20_WBP17_qpts_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP20_WBP17_qpts_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP20_WBP17_qpts_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP20_WBP17_qpts_dft_clk_MBIST18_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP20_WBP19_qpts_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000100 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c00, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080100 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c00, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(61708 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000100 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c00, 0x40000c00, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40007fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP20_WBP19_qpts_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS39 for controller qpts_dft_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller qpts_dft_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP20.WBP19"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP19_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP20_WBP19_qpts_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP20_WBP19_qpts_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP20_WBP19_qpts_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP20_WBP19_qpts_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP20_WBP19_qpts_dft_clk_MBIST20_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP20_WBP1_qpts_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(5213 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000031, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP20_WBP1_qpts_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS3 for controller qpts_dft_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller qpts_dft_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP20.WBP1"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP20_WBP1_qpts_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP20_WBP1_qpts_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP20_WBP1_qpts_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP20_WBP1_qpts_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP20_WBP1_qpts_dft_clk_MBIST2_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP20_WBP6_qpts_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(25326 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c003, 0x4000c001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40ffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP20_WBP6_qpts_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS13 for controller qpts_dft_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller qpts_dft_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP20.WBP6"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP20_WBP6_qpts_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP20_WBP6_qpts_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP20_WBP6_qpts_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP20_WBP6_qpts_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP20_WBP6_qpts_dft_clk_MBIST7_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP20_WBP7_qpts_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(30391 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030003, 0x40030001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40ffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP20_WBP7_qpts_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS15 for controller qpts_dft_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller qpts_dft_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP20.WBP7"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP20_WBP7_qpts_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP20_WBP7_qpts_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP20_WBP7_qpts_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP20_WBP7_qpts_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP20_WBP7_qpts_dft_clk_MBIST8_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP20_WBP8_qpts_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(25326 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0003, 0x400c0001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40ffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP20_WBP8_qpts_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS17 for controller qpts_dft_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller qpts_dft_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP20.WBP8"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP20_WBP8_qpts_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP20_WBP8_qpts_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP20_WBP8_qpts_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP20_WBP8_qpts_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP20_WBP8_qpts_dft_clk_MBIST9_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP20_WBP9_qpts_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(16654 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300003, 0x40300001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP20_WBP9_qpts_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller qpts_dft_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller qpts_dft_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP20.WBP9"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP20_WBP9_qpts_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP20_WBP9_qpts_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP20_WBP9_qpts_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP20_WBP9_qpts_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP20_WBP9_qpts_dft_clk_MBIST10_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP21_WBP15_sch_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000200 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000c, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080200 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000c, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(25683 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000200 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000c, 0x4000000c, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020200 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x407fff80, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP21_WBP15_sch_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS31 for controller sch_dft_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller sch_dft_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP21.WBP15"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP15_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP21_WBP15_sch_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP21_WBP15_sch_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP21_WBP15_sch_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP21_WBP15_sch_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP21_WBP15_sch_dft_clk_MBIST16_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP21_WBP19_sch_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1002000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c00, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1082000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c00, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(40286 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1002000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c00, 0x40000c00, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1022000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP21_WBP19_sch_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS39 for controller sch_dft_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller sch_dft_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP21.WBP19"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP19_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP21_WBP19_sch_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP21_WBP19_sch_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP21_WBP19_sch_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP21_WBP19_sch_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP21_WBP19_sch_dft_clk_MBIST20_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP21_WBP20_sch_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1004000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1084000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(40286 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1004000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003000, 0x40003000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1024000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP21_WBP20_sch_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS40 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS41 for controller sch_dft_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller sch_dft_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST21_LVISION_MBISTPG_CTRL connected to BP21.WBP20"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP20_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP21_WBP20_sch_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP21_WBP20_sch_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP21_WBP20_sch_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP21_WBP20_sch_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP21_WBP20_sch_dft_clk_MBIST21_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP21_WBP21_sch_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1008000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1088000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(40286 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1008000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c000, 0x4000c000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1028000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP21_WBP21_sch_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS42 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS43 for controller sch_dft_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller sch_dft_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST22_LVISION_MBISTPG_CTRL connected to BP21.WBP21"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP21_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP21_WBP21_sch_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP21_WBP21_sch_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP21_WBP21_sch_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP21_WBP21_sch_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP21_WBP21_sch_dft_clk_MBIST22_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP21_WBP22_sch_dft_clk_MBIST23_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1090000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(40286 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030000, 0x40030000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1030000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP21_WBP22_sch_dft_clk_MBIST23_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS44 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS45 for controller sch_dft_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller sch_dft_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST23_LVISION_MBISTPG_CTRL connected to BP21.WBP22"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP22_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP21_WBP22_sch_dft_clk_MBIST23_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP21_WBP22_sch_dft_clk_MBIST23_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP21_WBP22_sch_dft_clk_MBIST23_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP21_WBP22_sch_dft_clk_MBIST23_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP21_WBP22_sch_dft_clk_MBIST23_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP21_WBP2_sch_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(25683 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x400000c1, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x407fff80, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP21_WBP2_sch_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS5 for controller sch_dft_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller sch_dft_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP21.WBP2"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP21_WBP2_sch_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP21_WBP2_sch_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP21_WBP2_sch_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP21_WBP2_sch_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP21_WBP2_sch_dft_clk_MBIST3_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP5_WBP2_egq_epni_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(3912 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x400000c1, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP5_WBP2_egq_epni_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS5 for controller egq_epni_dft_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller egq_epni_dft_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP5.WBP2"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP5_WBP2_egq_epni_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP5_WBP2_egq_epni_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP5_WBP2_egq_epni_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP5_WBP2_egq_epni_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP5_WBP2_egq_epni_dft_clk_MBIST3_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP7_WBP11_irfc_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(9363 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x43000001, 41),
    DCMN_MBIST_WRITE(0x1000080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP7_WBP11_irfc_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS23 for controller irfc_dft_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller irfc_dft_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP7.WBP11"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP11_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP7_WBP11_irfc_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP7_WBP11_irfc_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP7_WBP11_irfc_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP7_WBP11_irfc_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP7_WBP11_irfc_dft_clk_MBIST12_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP7_WBP12_irfc_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(16857 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000003, 0x4c000001, 41),
    DCMN_MBIST_WRITE(0x1000100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffff80, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x407fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP7_WBP12_irfc_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS25 for controller irfc_dft_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller irfc_dft_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP7.WBP12"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP12_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP7_WBP12_irfc_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP7_WBP12_irfc_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP7_WBP12_irfc_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP7_WBP12_irfc_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP7_WBP12_irfc_dft_clk_MBIST13_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP7_WBP13_irfc_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x70000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000200 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x70000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080200 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(35869 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x70000003, 0x70000001, 41),
    DCMN_MBIST_WRITE(0x1000200 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020200 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffff00, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP7_WBP13_irfc_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS27 for controller irfc_dft_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller irfc_dft_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP7.WBP13"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP13_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP7_WBP13_irfc_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP7_WBP13_irfc_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP7_WBP13_irfc_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP7_WBP13_irfc_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP7_WBP13_irfc_dft_clk_MBIST14_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP7_WBP14_irfc_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(15343 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000003, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020400 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP7_WBP14_irfc_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS29 for controller irfc_dft_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller irfc_dft_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP7.WBP14"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP14_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP7_WBP14_irfc_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP7_WBP14_irfc_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP7_WBP14_irfc_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP7_WBP14_irfc_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP7_WBP14_irfc_dft_clk_MBIST15_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP7_WBP15_irfc_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000c, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000c, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(25621 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000c, 0x4000000c, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffff00, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP7_WBP15_irfc_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS31 for controller irfc_dft_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller irfc_dft_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP7.WBP15"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP15_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP7_WBP15_irfc_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP7_WBP15_irfc_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP7_WBP15_irfc_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP7_WBP15_irfc_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP7_WBP15_irfc_dft_clk_MBIST16_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP7_WBP17_irfc_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1002000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c0, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1082000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c0, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(27933 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1002000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c0, 0x400000c0, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1022000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP7_WBP17_irfc_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS35 for controller irfc_dft_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller irfc_dft_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP7.WBP17"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP17_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP7_WBP17_irfc_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP7_WBP17_irfc_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP7_WBP17_irfc_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP7_WBP17_irfc_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP7_WBP17_irfc_dft_clk_MBIST18_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP7_WBP1_irfc_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(15377 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000031, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP7_WBP1_irfc_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS3 for controller irfc_dft_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller irfc_dft_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP7.WBP1"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP7_WBP1_irfc_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP7_WBP1_irfc_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP7_WBP1_irfc_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP7_WBP1_irfc_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP7_WBP1_irfc_dft_clk_MBIST2_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP7_WBP2_irfc_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10098 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x400000c1, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffff80, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400007ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP7_WBP2_irfc_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS5 for controller irfc_dft_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller irfc_dft_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP7.WBP2"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP7_WBP2_irfc_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP7_WBP2_irfc_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP7_WBP2_irfc_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP7_WBP2_irfc_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP7_WBP2_irfc_dft_clk_MBIST3_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP7_WBP3_irfc_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(8659 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000301, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffff80, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400007ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP7_WBP3_irfc_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller irfc_dft_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller irfc_dft_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP7.WBP3"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP7_WBP3_irfc_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP7_WBP3_irfc_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP7_WBP3_irfc_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP7_WBP3_irfc_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP7_WBP3_irfc_dft_clk_MBIST4_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP7_WBP4_irfc_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000001 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080001 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(8706 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000c01, 41),
    DCMN_MBIST_WRITE(0x1000001 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020001 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffff80, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x47ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP7_WBP4_irfc_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS9 for controller irfc_dft_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller irfc_dft_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP7.WBP4"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP7_WBP4_irfc_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP7_WBP4_irfc_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP7_WBP4_irfc_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP7_WBP4_irfc_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP7_WBP4_irfc_dft_clk_MBIST5_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP7_WBP7_irfc_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000008 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080008 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(9611 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030003, 0x40030001, 41),
    DCMN_MBIST_WRITE(0x1000008 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020008 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP7_WBP7_irfc_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS15 for controller irfc_dft_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller irfc_dft_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP7.WBP7"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP7_WBP7_irfc_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP7_WBP7_irfc_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP7_WBP7_irfc_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP7_WBP7_irfc_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP7_WBP7_irfc_dft_clk_MBIST8_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP7_WBP8_irfc_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000010 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080010 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(22943 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0003, 0x400c0001, 41),
    DCMN_MBIST_WRITE(0x1000010 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020010 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP7_WBP8_irfc_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS17 for controller irfc_dft_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller irfc_dft_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP7.WBP8"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP7_WBP8_irfc_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP7_WBP8_irfc_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP7_WBP8_irfc_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP7_WBP8_irfc_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP7_WBP8_irfc_dft_clk_MBIST9_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28PD_BP7_WBP9_irfc_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000020 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080020 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(28754 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300003, 0x40300001, 41),
    DCMN_MBIST_WRITE(0x1000020 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020020 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffff80, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40007fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28PD_BP7_WBP9_irfc_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller irfc_dft_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller irfc_dft_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP7.WBP9"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28PD_BP7_WBP9_irfc_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_script = {
    atmf_M28PD_BP7_WBP9_irfc_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_commands,
    atmf_M28PD_BP7_WBP9_irfc_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28PD_BP7_WBP9_irfc_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28PD_BP7_WBP9_irfc_dft_clk_MBIST10_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP18_WBP0_ocb_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc9 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc9 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc9 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x804000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x844000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(51211 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3b7fbfc9 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x804000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 41),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc9 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x814000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3b7fbff8 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc9 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP18_WBP0_ocb_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP18_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP18_WIR.UserIRBit15 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_dft_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP18 USER_IR_BIT22 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller ocb_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller ocb_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ocb_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ocb_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP18.WBP0"
  "\nLoading TAP Instruction BP18_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP18 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP18_WBP0_ocb_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP18_WBP0_ocb_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP18_WBP0_ocb_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP18_WBP0_ocb_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP18_WBP0_ocb_dft_clk_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP18_WBP1_ocb_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc9 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc9 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc9 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x808000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x848000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10243 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3b7fbfc9 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x808000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000031, 41),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc9 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x818000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3b7fbff8 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff8, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x47ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc9 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP18_WBP1_ocb_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP18_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP18_WIR.UserIRBit15 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ocb_dft_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP18 USER_IR_BIT22 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller ocb_dft_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS3 for controller ocb_dft_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ocb_dft_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ocb_dft_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP18.WBP1"
  "\nLoading TAP Instruction BP18_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP18 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP18_WBP1_ocb_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP18_WBP1_ocb_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP18_WBP1_ocb_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP18_WBP1_ocb_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP18_WBP1_ocb_dft_clk_MBIST2_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP19_WBP1_pcu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100801 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100841 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(3849 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000031, 41),
    DCMN_MBIST_WRITE(0x100801 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x180811 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x180810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP19_WBP1_pcu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP19_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP19_WIR.UserIRBit27 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT33 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller pcu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS3 for controller pcu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller pcu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP19.WBP1"
  "\nLoading TAP Instruction BP19_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP19 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP19_WBP1_pcu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP19_WBP1_pcu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP19_WBP1_pcu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP19_WBP1_pcu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP19_WBP1_pcu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP1_WBP0_eci_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x2 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fffcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x2 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fffcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x404000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x2 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x424000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x2 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(2562 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fffcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x404000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 41),
    DCMN_MBIST_WRITE(0x2 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x2 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fffcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40c000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7ffffc + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffffe, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x408000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP1_WBP0_eci_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP1_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP1_WIR.UserIRBit46 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller eci_dft_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP1 USER_IR_BIT53 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller eci_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller eci_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller eci_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller eci_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP1.WBP0"
  "\nLoading TAP Instruction BP1_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP1 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP1_WBP0_eci_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP1_WBP0_eci_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP1_WBP0_eci_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP1_WBP0_eci_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP1_WBP0_eci_dft_clk_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP20_WBP0_qpts_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(96496 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP20_WBP0_qpts_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller qpts_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller qpts_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP20.WBP0"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP20_WBP0_qpts_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP20_WBP0_qpts_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP20_WBP0_qpts_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP20_WBP0_qpts_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP20_WBP0_qpts_dft_clk_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP20_WBP16_qpts_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000020 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000030, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080020 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000030, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(12238 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000020 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000030, 0x40000030, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020020 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP20_WBP16_qpts_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS33 for controller qpts_dft_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller qpts_dft_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP20.WBP16"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP16_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP20_WBP16_qpts_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP20_WBP16_qpts_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP20_WBP16_qpts_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP20_WBP16_qpts_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP20_WBP16_qpts_dft_clk_MBIST17_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP20_WBP18_qpts_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000080 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000300, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080080 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000300, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(68720 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000080 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000300, 0x40000300, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP20_WBP18_qpts_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS37 for controller qpts_dft_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller qpts_dft_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP20.WBP18"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP18_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP20_WBP18_qpts_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP20_WBP18_qpts_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP20_WBP18_qpts_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP20_WBP18_qpts_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP20_WBP18_qpts_dft_clk_MBIST19_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP20_WBP21_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(324056 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c000, 0x4000c000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020400 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP20_WBP21_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS42 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS43 for controller qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL connected to BP20.WBP21"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP21_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP20_WBP21_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP20_WBP21_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP20_WBP21_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP20_WBP21_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP20_WBP21_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP20_WBP22_qpts_dft_clk_MBIST25_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(241677 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030000, 0x40030000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4007ffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP20_WBP22_qpts_dft_clk_MBIST25_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST25_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS44 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS45 for controller qpts_dft_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller qpts_dft_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST25_LVISION_MBISTPG_CTRL connected to BP20.WBP22"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP22_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP20_WBP22_qpts_dft_clk_MBIST25_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP20_WBP22_qpts_dft_clk_MBIST25_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP20_WBP22_qpts_dft_clk_MBIST25_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP20_WBP22_qpts_dft_clk_MBIST25_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP20_WBP22_qpts_dft_clk_MBIST25_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP20_WBP23_qpts_dft_clk_MBIST26_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1001000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1081000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(281956 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1001000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0000, 0x400c0000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1021000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4007ffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP20_WBP23_qpts_dft_clk_MBIST26_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST26_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS46 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS47 for controller qpts_dft_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller qpts_dft_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST26_LVISION_MBISTPG_CTRL connected to BP20.WBP23"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP23_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP20_WBP23_qpts_dft_clk_MBIST26_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP20_WBP23_qpts_dft_clk_MBIST26_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP20_WBP23_qpts_dft_clk_MBIST26_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP20_WBP23_qpts_dft_clk_MBIST26_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP20_WBP23_qpts_dft_clk_MBIST26_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP20_WBP24_qpts_dft_clk_MBIST27_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1002000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1082000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(241677 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1002000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300000, 0x40300000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1022000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP20_WBP24_qpts_dft_clk_MBIST27_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST27_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS48 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS49 for controller qpts_dft_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller qpts_dft_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST27_LVISION_MBISTPG_CTRL connected to BP20.WBP24"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP24_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP20_WBP24_qpts_dft_clk_MBIST27_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP20_WBP24_qpts_dft_clk_MBIST27_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP20_WBP24_qpts_dft_clk_MBIST27_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP20_WBP24_qpts_dft_clk_MBIST27_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP20_WBP24_qpts_dft_clk_MBIST27_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP20_WBP25_qpts_dft_clk_MBIST28_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1004000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1084000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(201397 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1004000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00000, 0x40c00000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1024000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP20_WBP25_qpts_dft_clk_MBIST28_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST28_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS50 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS51 for controller qpts_dft_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller qpts_dft_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST28_LVISION_MBISTPG_CTRL connected to BP20.WBP25"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP25_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP20_WBP25_qpts_dft_clk_MBIST28_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP20_WBP25_qpts_dft_clk_MBIST28_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP20_WBP25_qpts_dft_clk_MBIST28_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP20_WBP25_qpts_dft_clk_MBIST28_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP20_WBP25_qpts_dft_clk_MBIST28_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP20_WBP26_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1008000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1088000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(324056 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1008000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000000, 0x43000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1028000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP20_WBP26_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS52 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS53 for controller qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL connected to BP20.WBP26"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP26_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP20_WBP26_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP20_WBP26_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP20_WBP26_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP20_WBP26_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP20_WBP26_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP20_WBP27_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1090000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(324056 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000000, 0x4c000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1030000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP20_WBP27_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS54 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS55 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS55 for controller qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL connected to BP20.WBP27"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP27_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP20_WBP27_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP20_WBP27_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP20_WBP27_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP20_WBP27_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP20_WBP27_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP20_WBP2_qpts_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(16686 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x400000c1, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP20_WBP2_qpts_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS5 for controller qpts_dft_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller qpts_dft_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP20.WBP2"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP20_WBP2_qpts_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP20_WBP2_qpts_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP20_WBP2_qpts_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP20_WBP2_qpts_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP20_WBP2_qpts_dft_clk_MBIST3_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP20_WBP3_qpts_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(163857 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000301, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP20_WBP3_qpts_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller qpts_dft_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller qpts_dft_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP20.WBP3"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP20_WBP3_qpts_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP20_WBP3_qpts_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP20_WBP3_qpts_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP20_WBP3_qpts_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP20_WBP3_qpts_dft_clk_MBIST4_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP20_WBP4_qpts_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(16539 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000c01, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP20_WBP4_qpts_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS9 for controller qpts_dft_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller qpts_dft_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP20.WBP4"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP20_WBP4_qpts_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP20_WBP4_qpts_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP20_WBP4_qpts_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP20_WBP4_qpts_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP20_WBP4_qpts_dft_clk_MBIST5_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP20_WBP5_qpts_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(1778 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40003001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP20_WBP5_qpts_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS11 for controller qpts_dft_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller qpts_dft_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP20.WBP5"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP20_WBP5_qpts_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP20_WBP5_qpts_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP20_WBP5_qpts_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP20_WBP5_qpts_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP20_WBP5_qpts_dft_clk_MBIST6_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP21_WBP0_sch_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(37187 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP21_WBP0_sch_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller sch_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller sch_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP21.WBP0"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP21_WBP0_sch_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP21_WBP0_sch_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP21_WBP0_sch_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP21_WBP0_sch_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP21_WBP0_sch_dft_clk_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP21_WBP10_sch_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000010 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080010 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(81018 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00003, 0x40c00001, 41),
    DCMN_MBIST_WRITE(0x1000010 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020010 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP21_WBP10_sch_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS21 for controller sch_dft_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller sch_dft_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP21.WBP10"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP10_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP21_WBP10_sch_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP21_WBP10_sch_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP21_WBP10_sch_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP21_WBP10_sch_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP21_WBP10_sch_dft_clk_MBIST11_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP21_WBP11_sch_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000020 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080020 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(81018 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x43000001, 41),
    DCMN_MBIST_WRITE(0x1000020 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020020 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP21_WBP11_sch_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS23 for controller sch_dft_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller sch_dft_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP21.WBP11"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP11_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP21_WBP11_sch_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP21_WBP11_sch_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP21_WBP11_sch_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP21_WBP11_sch_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP21_WBP11_sch_dft_clk_MBIST12_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP21_WBP12_sch_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000040 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080040 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(56632 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000003, 0x4c000001, 41),
    DCMN_MBIST_WRITE(0x1000040 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020040 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403fffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP21_WBP12_sch_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS25 for controller sch_dft_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller sch_dft_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP21.WBP12"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP12_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP21_WBP12_sch_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP21_WBP12_sch_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP21_WBP12_sch_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP21_WBP12_sch_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP21_WBP12_sch_dft_clk_MBIST13_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP21_WBP13_sch_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x70000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x70000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(40965 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x70000003, 0x70000001, 41),
    DCMN_MBIST_WRITE(0x1000080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP21_WBP13_sch_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS27 for controller sch_dft_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller sch_dft_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP21.WBP13"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP13_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP21_WBP13_sch_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP21_WBP13_sch_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP21_WBP13_sch_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP21_WBP13_sch_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP21_WBP13_sch_dft_clk_MBIST14_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP21_WBP14_sch_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000100 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080100 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(60764 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000100 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000003, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP21_WBP14_sch_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS29 for controller sch_dft_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller sch_dft_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP21.WBP14"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP14_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP21_WBP14_sch_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP21_WBP14_sch_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP21_WBP14_sch_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP21_WBP14_sch_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP21_WBP14_sch_dft_clk_MBIST15_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP21_WBP16_sch_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000030, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000030, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(60764 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000030, 0x40000030, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020400 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP21_WBP16_sch_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS33 for controller sch_dft_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller sch_dft_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP21.WBP16"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP16_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP21_WBP16_sch_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP21_WBP16_sch_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP21_WBP16_sch_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP21_WBP16_sch_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP21_WBP16_sch_dft_clk_MBIST17_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP21_WBP17_sch_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c0, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c0, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(81018 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c0, 0x400000c0, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP21_WBP17_sch_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS35 for controller sch_dft_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller sch_dft_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP21.WBP17"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP17_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP21_WBP17_sch_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP21_WBP17_sch_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP21_WBP17_sch_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP21_WBP17_sch_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP21_WBP17_sch_dft_clk_MBIST18_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP21_WBP18_sch_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1001000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000300, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1081000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000300, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(81929 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1001000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000300, 0x40000300, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1021000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP21_WBP18_sch_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS37 for controller sch_dft_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller sch_dft_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP21.WBP18"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP18_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP21_WBP18_sch_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP21_WBP18_sch_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP21_WBP18_sch_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP21_WBP18_sch_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP21_WBP18_sch_dft_clk_MBIST19_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP21_WBP1_sch_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(30385 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000031, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP21_WBP1_sch_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS3 for controller sch_dft_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller sch_dft_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP21.WBP1"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP21_WBP1_sch_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP21_WBP1_sch_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP21_WBP1_sch_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP21_WBP1_sch_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP21_WBP1_sch_dft_clk_MBIST2_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP21_WBP3_sch_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(3981 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000301, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP21_WBP3_sch_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller sch_dft_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller sch_dft_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP21.WBP3"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP21_WBP3_sch_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP21_WBP3_sch_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP21_WBP3_sch_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP21_WBP3_sch_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP21_WBP3_sch_dft_clk_MBIST4_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP21_WBP4_sch_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(40325 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000c01, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP21_WBP4_sch_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS9 for controller sch_dft_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller sch_dft_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP21.WBP4"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP21_WBP4_sch_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP21_WBP4_sch_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP21_WBP4_sch_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP21_WBP4_sch_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP21_WBP4_sch_dft_clk_MBIST5_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP21_WBP5_sch_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(1810 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40003001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x401fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP21_WBP5_sch_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS11 for controller sch_dft_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller sch_dft_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP21.WBP5"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP21_WBP5_sch_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP21_WBP5_sch_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP21_WBP5_sch_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP21_WBP5_sch_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP21_WBP5_sch_dft_clk_MBIST6_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP21_WBP6_sch_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000001 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080001 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(25697 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c003, 0x4000c001, 41),
    DCMN_MBIST_WRITE(0x1000001 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020001 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffff80, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP21_WBP6_sch_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS13 for controller sch_dft_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller sch_dft_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP21.WBP6"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP21_WBP6_sch_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP21_WBP6_sch_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP21_WBP6_sch_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP21_WBP6_sch_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP21_WBP6_sch_dft_clk_MBIST7_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP21_WBP7_sch_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(7631 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030003, 0x40030001, 41),
    DCMN_MBIST_WRITE(0x1000002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffff80, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP21_WBP7_sch_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS15 for controller sch_dft_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller sch_dft_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP21.WBP7"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP21_WBP7_sch_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP21_WBP7_sch_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP21_WBP7_sch_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP21_WBP7_sch_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP21_WBP7_sch_dft_clk_MBIST8_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP21_WBP8_sch_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(81018 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0003, 0x400c0001, 41),
    DCMN_MBIST_WRITE(0x1000004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP21_WBP8_sch_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS17 for controller sch_dft_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller sch_dft_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP21.WBP8"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP21_WBP8_sch_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP21_WBP8_sch_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP21_WBP8_sch_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP21_WBP8_sch_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP21_WBP8_sch_dft_clk_MBIST9_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP21_WBP9_sch_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000008 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080008 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(101273 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300003, 0x40300001, 41),
    DCMN_MBIST_WRITE(0x1000008 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020008 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9ffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x5fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7f9fcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP21_WBP9_sch_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP21_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP21_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller sch_dft_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP21 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller sch_dft_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller sch_dft_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller sch_dft_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller sch_dft_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP21.WBP9"
  "\nLoading TAP Instruction BP21_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP21 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP21_WBP9_sch_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP21_WBP9_sch_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP21_WBP9_sch_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP21_WBP9_sch_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP21_WBP9_sch_dft_clk_MBIST10_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP3_WBP21_cmicm_swclk_MBIST11_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40006000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 73),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40006000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(15718 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 76),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40006000, 0x40006000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 73),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff8, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP3_WBP21_cmicm_swclk_MBIST11_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_swclk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_swclk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS41 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS42 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS42 for controller cmicm_swclk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS41 for controller cmicm_swclk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_swclk_MBIST11_LVISION_MBISTPG_CTRL connected to BP3.WBP21"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP21_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP3_WBP21_cmicm_swclk_MBIST11_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP3_WBP21_cmicm_swclk_MBIST11_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP3_WBP21_cmicm_swclk_MBIST11_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP3_WBP21_cmicm_swclk_MBIST11_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SP_BP3_WBP21_cmicm_swclk_MBIST11_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP3_WBP24_cmicm_sclk_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40180000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 73),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40180000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(113108 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 76),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40180000, 0x40180000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 73),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP3_WBP24_cmicm_sclk_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_sclk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_sclk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS47 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS48 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS48 for controller cmicm_sclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS47 for controller cmicm_sclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_sclk_MBIST1_LVISION_MBISTPG_CTRL connected to BP3.WBP24"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP24_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (20.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP3_WBP24_cmicm_sclk_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP3_WBP24_cmicm_sclk_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP3_WBP24_cmicm_sclk_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP3_WBP24_cmicm_sclk_MBIST1_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SP_BP3_WBP24_cmicm_sclk_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP3_WBP27_cmicm_mclk_MBIST7_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40004 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x46000000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 73),
    DCMN_MBIST_WRITE(0x42004 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x46000000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(56166 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 76),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40004 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x46000000, 0x46000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 73),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040804 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP3_WBP27_cmicm_mclk_MBIST7_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_mclk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_mclk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS53 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS54 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS54 for controller cmicm_mclk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS53 for controller cmicm_mclk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_mclk_MBIST7_LVISION_MBISTPG_CTRL connected to BP3.WBP27"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP27_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (40.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP3_WBP27_cmicm_mclk_MBIST7_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP3_WBP27_cmicm_mclk_MBIST7_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP3_WBP27_cmicm_mclk_MBIST7_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP3_WBP27_cmicm_mclk_MBIST7_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SP_BP3_WBP27_cmicm_mclk_MBIST7_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP3_WBP29_cmicm_mclk_MBIST9_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40010 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x60000000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000001, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 71),
    DCMN_MBIST_WRITE(0x42010 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x60000000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000001, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(5322 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 74),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40010 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x60000000, 0x60000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000001, 0x40000001, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 71),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP3_WBP29_cmicm_mclk_MBIST9_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_mclk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_mclk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS57 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS58 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS58 for controller cmicm_mclk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS57 for controller cmicm_mclk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_mclk_MBIST9_LVISION_MBISTPG_CTRL connected to BP3.WBP29"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP29_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (40.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP3_WBP29_cmicm_mclk_MBIST9_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP3_WBP29_cmicm_mclk_MBIST9_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP3_WBP29_cmicm_mclk_MBIST9_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP3_WBP29_cmicm_mclk_MBIST9_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SP_BP3_WBP29_cmicm_mclk_MBIST9_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP3_WBP32_cmicm_mclk_MBIST12_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000060, 0x40000000, 36),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 71),
    DCMN_MBIST_WRITE(0x42080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000060, 0x40000000, 36),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(56166 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 74),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000060, 0x40000060, 36),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 71),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040880 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP3_WBP32_cmicm_mclk_MBIST12_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_mclk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_mclk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP32"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS63 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS64 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS64 for controller cmicm_mclk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS63 for controller cmicm_mclk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_mclk_MBIST12_LVISION_MBISTPG_CTRL connected to BP3.WBP32"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP32_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (40.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP3_WBP32_cmicm_mclk_MBIST12_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP3_WBP32_cmicm_mclk_MBIST12_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP3_WBP32_cmicm_mclk_MBIST12_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP3_WBP32_cmicm_mclk_MBIST12_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SP_BP3_WBP32_cmicm_mclk_MBIST12_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP3_WBP35_cmicm_PCIE_CLK_MBIST2_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40400 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001800, 0x40000000, 36),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 71),
    DCMN_MBIST_WRITE(0x42400 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001800, 0x40000000, 36),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(898 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 74),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40400 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001800, 0x40001800, 36),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 71),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040c00 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffffe, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP3_WBP35_cmicm_PCIE_CLK_MBIST2_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_PCIE_CLK_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_PCIE_CLK_MBIST2_LVISION_MBISTPG_CTRL connected to WBP35"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS69 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS70 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS70 for controller cmicm_PCIE_CLK_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS69 for controller cmicm_PCIE_CLK_MBIST2_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_PCIE_CLK_MBIST2_LVISION_MBISTPG_CTRL connected to BP3.WBP35"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP35_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (20.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP3_WBP35_cmicm_PCIE_CLK_MBIST2_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP3_WBP35_cmicm_PCIE_CLK_MBIST2_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP3_WBP35_cmicm_PCIE_CLK_MBIST2_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP3_WBP35_cmicm_PCIE_CLK_MBIST2_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SP_BP3_WBP35_cmicm_PCIE_CLK_MBIST2_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP4_WBP0_dbf_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fffc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fffc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x804000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x844000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(76811 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3b7fffc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x804000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 41),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x814000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3b7ffff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fffc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP4_WBP0_dbf_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP4_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP4_WIR.UserIRBit15 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dbf_dft_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP4 USER_IR_BIT22 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller dbf_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller dbf_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller dbf_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller dbf_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP4.WBP0"
  "\nLoading TAP Instruction BP4_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP4 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP4_WBP0_dbf_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP4_WBP0_dbf_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP4_WBP0_dbf_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP4_WBP0_dbf_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP4_WBP0_dbf_dft_clk_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP4_WBP1_dbf_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fffc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fffc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x808000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x848000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(15363 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3b7fffc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x808000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000031, 41),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x818000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3b7ffff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff8, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x47ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fffc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x810000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020006 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP4_WBP1_dbf_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP4_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP4_WIR.UserIRBit15 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dbf_dft_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP4 USER_IR_BIT22 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller dbf_dft_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS3 for controller dbf_dft_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller dbf_dft_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller dbf_dft_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP4.WBP1"
  "\nLoading TAP Instruction BP4_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP4 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP4_WBP1_dbf_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP4_WBP1_dbf_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP4_WBP1_dbf_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP4_WBP1_dbf_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP4_WBP1_dbf_dft_clk_MBIST2_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP5_WBP0_egq_epni_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(19735 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP5_WBP0_egq_epni_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller egq_epni_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller egq_epni_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP5.WBP0"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP5_WBP0_egq_epni_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP5_WBP0_egq_epni_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP5_WBP0_egq_epni_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP5_WBP0_egq_epni_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP5_WBP0_egq_epni_dft_clk_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP5_WBP10_egq_epni_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(900 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00003, 0x40c00001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffff80, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40007fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP5_WBP10_egq_epni_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS21 for controller egq_epni_dft_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller egq_epni_dft_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP5.WBP10"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP10_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP5_WBP10_egq_epni_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP5_WBP10_egq_epni_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP5_WBP10_egq_epni_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP5_WBP10_egq_epni_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP5_WBP10_egq_epni_dft_clk_MBIST11_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP5_WBP12_egq_epni_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(2694 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000003, 0x4c000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP5_WBP12_egq_epni_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST13_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST13_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS24 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS25 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS25 for controller egq_epni_dft_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS24 for controller egq_epni_dft_clk_MBIST13_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST13_LVISION_MBISTPG_CTRL connected to BP5.WBP12"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP12_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP5_WBP12_egq_epni_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP5_WBP12_egq_epni_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP5_WBP12_egq_epni_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP5_WBP12_egq_epni_dft_clk_MBIST13_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP5_WBP12_egq_epni_dft_clk_MBIST13_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP5_WBP14_egq_epni_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(81018 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000003, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP5_WBP14_egq_epni_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST15_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST15_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS28 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS29 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS29 for controller egq_epni_dft_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS28 for controller egq_epni_dft_clk_MBIST15_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST15_LVISION_MBISTPG_CTRL connected to BP5.WBP14"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP14_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP5_WBP14_egq_epni_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP5_WBP14_egq_epni_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP5_WBP14_egq_epni_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP5_WBP14_egq_epni_dft_clk_MBIST15_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP5_WBP14_egq_epni_dft_clk_MBIST15_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP5_WBP15_egq_epni_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000001 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000c, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080001 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000c, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(22064 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000001 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000c, 0x4000000c, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020001 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP5_WBP15_egq_epni_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS31 for controller egq_epni_dft_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller egq_epni_dft_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP5.WBP15"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP15_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP5_WBP15_egq_epni_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP5_WBP15_egq_epni_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP5_WBP15_egq_epni_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP5_WBP15_egq_epni_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP5_WBP15_egq_epni_dft_clk_MBIST16_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP5_WBP17_egq_epni_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000004 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c0, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080004 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c0, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(16390 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000004 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c0, 0x400000c0, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x401fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP5_WBP17_egq_epni_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST18_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST18_LVISION_MBISTPG_CTRL connected to WBP17"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS34 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS35 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS35 for controller egq_epni_dft_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS34 for controller egq_epni_dft_clk_MBIST18_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST18_LVISION_MBISTPG_CTRL connected to BP5.WBP17"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP17_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP5_WBP17_egq_epni_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP5_WBP17_egq_epni_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP5_WBP17_egq_epni_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP5_WBP17_egq_epni_dft_clk_MBIST18_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP5_WBP17_egq_epni_dft_clk_MBIST18_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP5_WBP18_egq_epni_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000008 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000300, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080008 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000300, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(8757 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000008 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000300, 0x40000300, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020008 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP5_WBP18_egq_epni_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS37 for controller egq_epni_dft_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller egq_epni_dft_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP5.WBP18"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP18_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP5_WBP18_egq_epni_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP5_WBP18_egq_epni_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP5_WBP18_egq_epni_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP5_WBP18_egq_epni_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP5_WBP18_egq_epni_dft_clk_MBIST19_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP5_WBP19_egq_epni_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000010 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c00, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080010 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c00, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(2565 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000010 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c00, 0x40000c00, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020010 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP5_WBP19_egq_epni_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS39 for controller egq_epni_dft_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller egq_epni_dft_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP5.WBP19"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP19_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP5_WBP19_egq_epni_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP5_WBP19_egq_epni_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP5_WBP19_egq_epni_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP5_WBP19_egq_epni_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP5_WBP19_egq_epni_dft_clk_MBIST20_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP5_WBP1_egq_epni_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(4277 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000031, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000007, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP5_WBP1_egq_epni_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS3 for controller egq_epni_dft_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller egq_epni_dft_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP5.WBP1"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP5_WBP1_egq_epni_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP5_WBP1_egq_epni_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP5_WBP1_egq_epni_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP5_WBP1_egq_epni_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP5_WBP1_egq_epni_dft_clk_MBIST2_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP5_WBP20_egq_epni_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000020 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080020 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(5258 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000020 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003000, 0x40003000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020020 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP5_WBP20_egq_epni_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS40 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS41 for controller egq_epni_dft_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller egq_epni_dft_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST21_LVISION_MBISTPG_CTRL connected to BP5.WBP20"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP20_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP5_WBP20_egq_epni_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP5_WBP20_egq_epni_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP5_WBP20_egq_epni_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP5_WBP20_egq_epni_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP5_WBP20_egq_epni_dft_clk_MBIST21_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP5_WBP21_egq_epni_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000040 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080040 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(2403 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000040 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c000, 0x4000c000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020040 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x401fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP5_WBP21_egq_epni_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST22_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST22_LVISION_MBISTPG_CTRL connected to WBP21"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS42 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS43 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS43 for controller egq_epni_dft_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS42 for controller egq_epni_dft_clk_MBIST22_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST22_LVISION_MBISTPG_CTRL connected to BP5.WBP21"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP21_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP5_WBP21_egq_epni_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP5_WBP21_egq_epni_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP5_WBP21_egq_epni_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP5_WBP21_egq_epni_dft_clk_MBIST22_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP5_WBP21_egq_epni_dft_clk_MBIST22_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP5_WBP24_egq_epni_dft_clk_MBIST25_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000200 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080200 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(511 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000200 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300000, 0x40300000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020200 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP5_WBP24_egq_epni_dft_clk_MBIST25_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST25_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST25_LVISION_MBISTPG_CTRL connected to WBP24"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS48 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS49 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS49 for controller egq_epni_dft_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS48 for controller egq_epni_dft_clk_MBIST25_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST25_LVISION_MBISTPG_CTRL connected to BP5.WBP24"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP24_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP5_WBP24_egq_epni_dft_clk_MBIST25_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP5_WBP24_egq_epni_dft_clk_MBIST25_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP5_WBP24_egq_epni_dft_clk_MBIST25_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP5_WBP24_egq_epni_dft_clk_MBIST25_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP5_WBP24_egq_epni_dft_clk_MBIST25_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP5_WBP28_egq_epni_dft_clk_MBIST29_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1002000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x70000000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1082000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x70000000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(1606 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1002000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x70000000, 0x70000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1022000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000007, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP5_WBP28_egq_epni_dft_clk_MBIST29_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST29_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST29_LVISION_MBISTPG_CTRL connected to WBP28"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS56 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS57 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS57 for controller egq_epni_dft_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS56 for controller egq_epni_dft_clk_MBIST29_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST29_LVISION_MBISTPG_CTRL connected to BP5.WBP28"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP28_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP5_WBP28_egq_epni_dft_clk_MBIST29_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP5_WBP28_egq_epni_dft_clk_MBIST29_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP5_WBP28_egq_epni_dft_clk_MBIST29_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP5_WBP28_egq_epni_dft_clk_MBIST29_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP5_WBP28_egq_epni_dft_clk_MBIST29_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP5_WBP29_egq_epni_dft_clk_MBIST30_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1004000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 36),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1084000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 36),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(1963 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1004000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000003, 36),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1024000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4003ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP5_WBP29_egq_epni_dft_clk_MBIST30_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST30_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST30_LVISION_MBISTPG_CTRL connected to WBP29"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS58 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS59 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS59 for controller egq_epni_dft_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS58 for controller egq_epni_dft_clk_MBIST30_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST30_LVISION_MBISTPG_CTRL connected to BP5.WBP29"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP29_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP5_WBP29_egq_epni_dft_clk_MBIST30_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP5_WBP29_egq_epni_dft_clk_MBIST30_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP5_WBP29_egq_epni_dft_clk_MBIST30_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP5_WBP29_egq_epni_dft_clk_MBIST30_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP5_WBP29_egq_epni_dft_clk_MBIST30_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP5_WBP3_egq_epni_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(3242 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000301, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP5_WBP3_egq_epni_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller egq_epni_dft_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller egq_epni_dft_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP5.WBP3"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP5_WBP3_egq_epni_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP5_WBP3_egq_epni_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP5_WBP3_egq_epni_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP5_WBP3_egq_epni_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP5_WBP3_egq_epni_dft_clk_MBIST4_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP5_WBP4_egq_epni_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(21539 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000c01, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP5_WBP4_egq_epni_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS9 for controller egq_epni_dft_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller egq_epni_dft_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP5.WBP4"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP5_WBP4_egq_epni_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP5_WBP4_egq_epni_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP5_WBP4_egq_epni_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP5_WBP4_egq_epni_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP5_WBP4_egq_epni_dft_clk_MBIST5_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP5_WBP5_egq_epni_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(22137 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40003001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP5_WBP5_egq_epni_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS11 for controller egq_epni_dft_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller egq_epni_dft_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP5.WBP5"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP5_WBP5_egq_epni_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP5_WBP5_egq_epni_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP5_WBP5_egq_epni_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP5_WBP5_egq_epni_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP5_WBP5_egq_epni_dft_clk_MBIST6_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP5_WBP6_egq_epni_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(2350 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c003, 0x4000c001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP5_WBP6_egq_epni_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS13 for controller egq_epni_dft_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller egq_epni_dft_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP5.WBP6"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP5_WBP6_egq_epni_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP5_WBP6_egq_epni_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP5_WBP6_egq_epni_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP5_WBP6_egq_epni_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP5_WBP6_egq_epni_dft_clk_MBIST7_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP5_WBP7_egq_epni_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(22213 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030003, 0x40030001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP5_WBP7_egq_epni_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS15 for controller egq_epni_dft_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller egq_epni_dft_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP5.WBP7"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP5_WBP7_egq_epni_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP5_WBP7_egq_epni_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP5_WBP7_egq_epni_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP5_WBP7_egq_epni_dft_clk_MBIST8_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP5_WBP7_egq_epni_dft_clk_MBIST8_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP6_WBP0_ipp_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020010 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4021010 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(4142 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020010 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x6020410 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdffa + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x6020400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP6_WBP0_ipp_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP6_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP6_WIR.UserIRBit51 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ipp_dft_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT58 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller ipp_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller ipp_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller ipp_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ipp_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP6.WBP0"
  "\nLoading TAP Instruction BP6_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP6_WBP0_ipp_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP6_WBP0_ipp_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP6_WBP0_ipp_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP6_WBP0_ipp_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP6_WBP0_ipp_dft_clk_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP6_WBP1_ipp_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020020 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4021020 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(1856 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020020 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000031, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x6020420 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdffa + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x41ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x6020400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP6_WBP1_ipp_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP6_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP6_WIR.UserIRBit51 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ipp_dft_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT58 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller ipp_dft_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS3 for controller ipp_dft_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller ipp_dft_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ipp_dft_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP6.WBP1"
  "\nLoading TAP Instruction BP6_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP6_WBP1_ipp_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP6_WBP1_ipp_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP6_WBP1_ipp_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP6_WBP1_ipp_dft_clk_MBIST2_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP6_WBP1_ipp_dft_clk_MBIST2_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP6_WBP2_ipp_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020040 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4021040 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(11290 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020040 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x400000c1, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x6020440 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdffa + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x47ffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x6020400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP6_WBP2_ipp_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP6_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP6_WIR.UserIRBit51 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ipp_dft_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT58 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller ipp_dft_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS5 for controller ipp_dft_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller ipp_dft_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ipp_dft_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP6.WBP2"
  "\nLoading TAP Instruction BP6_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP6_WBP2_ipp_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP6_WBP2_ipp_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP6_WBP2_ipp_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP6_WBP2_ipp_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP6_WBP2_ipp_dft_clk_MBIST3_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP6_WBP4_ipp_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020100 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4021100 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(16843 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020100 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000c01, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x6020500 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdffa + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffff80, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x6020400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP6_WBP4_ipp_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP6_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP6_WIR.UserIRBit51 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ipp_dft_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT58 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller ipp_dft_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS9 for controller ipp_dft_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller ipp_dft_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ipp_dft_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP6.WBP4"
  "\nLoading TAP Instruction BP6_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP6_WBP4_ipp_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP6_WBP4_ipp_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP6_WBP4_ipp_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP6_WBP4_ipp_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP6_WBP4_ipp_dft_clk_MBIST4_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP6_WBP5_ipp_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020200 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4021200 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(20612 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020200 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40003001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4020000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x6020600 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdffa + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x6020400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP6_WBP5_ipp_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP6_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP6_WIR.UserIRBit51 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller ipp_dft_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP6 USER_IR_BIT58 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller ipp_dft_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS11 for controller ipp_dft_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller ipp_dft_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller ipp_dft_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP6.WBP5"
  "\nLoading TAP Instruction BP6_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP6 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP6_WBP5_ipp_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP6_WBP5_ipp_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP6_WBP5_ipp_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP6_WBP5_ipp_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP6_WBP5_ipp_dft_clk_MBIST5_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP7_WBP0_irfc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(11250 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffff80, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000001f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP7_WBP0_irfc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller irfc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller irfc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP7.WBP0"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP7_WBP0_irfc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP7_WBP0_irfc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP7_WBP0_irfc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP7_WBP0_irfc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP7_WBP0_irfc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP7_WBP16_irfc_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1001000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000030, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1081000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000030, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(65988 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1001000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000030, 0x40000030, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1021000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP7_WBP16_irfc_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS33 for controller irfc_dft_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller irfc_dft_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP7.WBP16"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP16_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP7_WBP16_irfc_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP7_WBP16_irfc_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP7_WBP16_irfc_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP7_WBP16_irfc_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP7_WBP16_irfc_dft_clk_MBIST17_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP7_WBP19_irfc_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1008000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c00, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1088000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c00, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(81018 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1008000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c00, 0x40000c00, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1028000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP7_WBP19_irfc_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST20_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST20_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS38 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS39 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS39 for controller irfc_dft_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS38 for controller irfc_dft_clk_MBIST20_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST20_LVISION_MBISTPG_CTRL connected to BP7.WBP19"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP19_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP7_WBP19_irfc_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP7_WBP19_irfc_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP7_WBP19_irfc_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP7_WBP19_irfc_dft_clk_MBIST20_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP7_WBP19_irfc_dft_clk_MBIST20_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP7_WBP20_irfc_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1090000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(81018 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1010000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003000, 0x40003000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1030000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP7_WBP20_irfc_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS40 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS41 for controller irfc_dft_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller irfc_dft_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST21_LVISION_MBISTPG_CTRL connected to BP7.WBP20"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP20_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP7_WBP20_irfc_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP7_WBP20_irfc_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP7_WBP20_irfc_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP7_WBP20_irfc_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP7_WBP20_irfc_dft_clk_MBIST21_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP8_WBP1_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100840 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(2565 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000031, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x180810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdff2 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x180810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP8_WBP1_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP8_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP8_WIR.UserIRBit27 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT33 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS3 for controller mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL connected to BP8.WBP1"
  "\nLoading TAP Instruction BP8_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP8 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP8_WBP1_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP8_WBP1_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP8_WBP1_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP8_WBP1_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP8_WBP1_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP8_WBP3_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100840 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(2565 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000301, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x180810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdff2 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x180810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP8_WBP3_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP8_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP8_WIR.UserIRBit27 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT33 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL connected to BP8.WBP3"
  "\nLoading TAP Instruction BP8_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP8 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP8_WBP3_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP8_WBP3_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP8_WBP3_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP8_WBP3_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP8_WBP3_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP8_WBP5_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100802 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100842 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(2565 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40003001, 41),
    DCMN_MBIST_WRITE(0x100802 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x180812 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdff2 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x180810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP8_WBP5_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP8_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP8_WIR.UserIRBit27 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT33 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS11 for controller mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL connected to BP8.WBP5"
  "\nLoading TAP Instruction BP8_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP8 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP8_WBP5_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP8_WBP5_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP8_WBP5_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP8_WBP5_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP8_WBP5_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SP_BP8_WBP7_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100808 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100848 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(2565 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030003, 0x40030001, 41),
    DCMN_MBIST_WRITE(0x100808 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x180818 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdff2 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x180810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SP_BP8_WBP7_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP8_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP8_WIR.UserIRBit27 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT33 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS14 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS15 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS15 for controller mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS14 for controller mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL connected to BP8.WBP7"
  "\nLoading TAP Instruction BP8_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP8 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SP_BP8_WBP7_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SP_BP8_WBP7_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SP_BP8_WBP7_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SP_BP8_WBP7_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SP_BP8_WBP7_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP13_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fbfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x80 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10900000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(94 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3b7fbfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000031, 41),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10300000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3b7fbffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP13_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP13_WIR.UserIRBit0 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP13 USER_IR_BIT19 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP13_WIR.UserIRBit13 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS3 for controller dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP13.WBP1"
  "\nLoading TAP Instruction BP13_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP13 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP13_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP13_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP13_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP13_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP13_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP14_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fbfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x80 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10900000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(94 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3b7fbfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000031, 41),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10300000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3b7fbffa + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcb + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP14_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP14_WIR.UserIRBit0 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP14 USER_IR_BIT19 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP14_WIR.UserIRBit13 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS3 for controller dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP14.WBP1"
  "\nLoading TAP Instruction BP14_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP14 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP14_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP14_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP14_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP14_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP14_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP15_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fbfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x80 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10900000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(94 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3b7fbfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000031, 41),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10300000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3b7fbff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP15_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP15_WIR.UserIRBit0 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP15 USER_IR_BIT19 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP15_WIR.UserIRBit13 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS3 for controller dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP15.WBP1"
  "\nLoading TAP Instruction BP15_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP15 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP15_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP15_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP15_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP15_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP15_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP16_WBP1_dprc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fbfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x80 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10900000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(94 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3b7fbfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000033, 0x40000031, 41),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4000080 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10300000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3b7fbff2 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000c0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP16_WBP1_dprc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP16_WIR.UserIRBit0 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller dprc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP16 USER_IR_BIT19 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP16_WIR.UserIRBit13 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller dprc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS2 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS3 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS3 for controller dprc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS2 for controller dprc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller dprc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP16.WBP1"
  "\nLoading TAP Instruction BP16_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP16 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP16_WBP1_dprc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP16_WBP1_dprc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP16_WBP1_dprc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP16_WBP1_dprc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP16_WBP1_dprc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP17_WBP15_mmu_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20101 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000c, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20109 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000c, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(1601 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20101 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000c, 0x4000000c, 34),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x30103 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbffc + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP17_WBP15_mmu_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP17_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP17_WIR.UserIRBit30 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_dft_clk_MBIST16_LVISION_MBISTPG_CTRL by setting WTAP BP17 USER_IR_BIT37 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mmu_dft_clk_MBIST16_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS30 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS31 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS31 for controller mmu_dft_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS30 for controller mmu_dft_clk_MBIST16_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_dft_clk_MBIST16_LVISION_MBISTPG_CTRL connected to BP17.WBP15"
  "\nLoading TAP Instruction BP17_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP17 Instruction WBP15_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP17_WBP15_mmu_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP17_WBP15_mmu_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP17_WBP15_mmu_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP17_WBP15_mmu_dft_clk_MBIST16_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP17_WBP15_mmu_dft_clk_MBIST16_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP17_WBP6_mmu_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20108 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(1601 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c003, 0x4000c001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x20100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbffc + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfcd + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x30102 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP17_WBP6_mmu_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP17_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP17_WIR.UserIRBit30 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mmu_dft_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP17 USER_IR_BIT37 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mmu_dft_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS13 for controller mmu_dft_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller mmu_dft_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mmu_dft_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP17.WBP6"
  "\nLoading TAP Instruction BP17_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP17 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP17_WBP6_mmu_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP17_WBP6_mmu_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP17_WBP6_mmu_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP17_WBP6_mmu_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP17_WBP6_mmu_dft_clk_MBIST7_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP19_WBP0_pcu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100840 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(306 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x180810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x180810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP19_WBP0_pcu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP19_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP19_WIR.UserIRBit27 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT33 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller pcu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller pcu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller pcu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP19.WBP0"
  "\nLoading TAP Instruction BP19_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP19 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP19_WBP0_pcu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP19_WBP0_pcu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP19_WBP0_pcu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP19_WBP0_pcu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP19_WBP0_pcu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP19_WBP2_pcu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100802 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100842 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(1086 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x400000c1, 41),
    DCMN_MBIST_WRITE(0x100802 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x180812 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x180810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP19_WBP2_pcu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP19_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP19_WIR.UserIRBit27 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT33 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller pcu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS5 for controller pcu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller pcu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP19.WBP2"
  "\nLoading TAP Instruction BP19_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP19 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP19_WBP2_pcu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP19_WBP2_pcu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP19_WBP2_pcu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP19_WBP2_pcu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP19_WBP2_pcu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP19_WBP3_pcu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100804 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100844 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(1001 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000303, 0x40000301, 41),
    DCMN_MBIST_WRITE(0x100804 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x180814 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x180810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP19_WBP3_pcu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP19_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP19_WIR.UserIRBit27 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT33 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller pcu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS6 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS7 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS7 for controller pcu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS6 for controller pcu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP19.WBP3"
  "\nLoading TAP Instruction BP19_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP19 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP19_WBP3_pcu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP19_WBP3_pcu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP19_WBP3_pcu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP19_WBP3_pcu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP19_WBP3_pcu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP19_WBP4_pcu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100808 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100848 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(801 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000c01, 41),
    DCMN_MBIST_WRITE(0x100808 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x180818 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x180810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP19_WBP4_pcu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP19_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP19_WIR.UserIRBit27 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller pcu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP19 USER_IR_BIT33 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller pcu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS9 for controller pcu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller pcu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller pcu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL connected to BP19.WBP4"
  "\nLoading TAP Instruction BP19_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP19 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP19_WBP4_pcu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP19_WBP4_pcu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP19_WBP4_pcu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP19_WBP4_pcu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP19_WBP4_pcu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP20_WBP20_qpts_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000200 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080200 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(11394 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000200 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003000, 0x40003000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020200 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fbff0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fbfc1 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP20_WBP20_qpts_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP20_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP20_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller qpts_dft_clk_MBIST21_LVISION_MBISTPG_CTRL by setting WTAP BP20 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller qpts_dft_clk_MBIST21_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS40 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS41 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS41 for controller qpts_dft_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS40 for controller qpts_dft_clk_MBIST21_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller qpts_dft_clk_MBIST21_LVISION_MBISTPG_CTRL connected to BP20.WBP20"
  "\nLoading TAP Instruction BP20_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP20 Instruction WBP20_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP20_WBP20_qpts_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP20_WBP20_qpts_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP20_WBP20_qpts_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP20_WBP20_qpts_dft_clk_MBIST21_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP20_WBP20_qpts_dft_clk_MBIST21_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP10_cmicm_swclk_MBIST7_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40600003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40600003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(345 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 78),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40600003, 0x40600001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x8000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP10_cmicm_swclk_MBIST7_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_swclk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_swclk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS19 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS20 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS20 for controller cmicm_swclk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS19 for controller cmicm_swclk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_swclk_MBIST7_LVISION_MBISTPG_CTRL connected to BP3.WBP10"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP10_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP10_cmicm_swclk_MBIST7_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP10_cmicm_swclk_MBIST7_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP10_cmicm_swclk_MBIST7_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP10_cmicm_swclk_MBIST7_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP10_cmicm_swclk_MBIST7_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP11_cmicm_swclk_MBIST8_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x41800003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x41800003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(352 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 78),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x41800003, 0x41800001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP11_cmicm_swclk_MBIST8_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_swclk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_swclk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS21 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS22 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS22 for controller cmicm_swclk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS21 for controller cmicm_swclk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_swclk_MBIST8_LVISION_MBISTPG_CTRL connected to BP3.WBP11"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP11_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP11_cmicm_swclk_MBIST8_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP11_cmicm_swclk_MBIST8_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP11_cmicm_swclk_MBIST8_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP11_cmicm_swclk_MBIST8_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP11_cmicm_swclk_MBIST8_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP12_cmicm_swclk_MBIST9_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x46000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x46000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(299 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 78),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x46000003, 0x46000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x20000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP12_cmicm_swclk_MBIST9_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_swclk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_swclk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP12"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS23 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS24 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS24 for controller cmicm_swclk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS23 for controller cmicm_swclk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_swclk_MBIST9_LVISION_MBISTPG_CTRL connected to BP3.WBP12"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP12_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP12_cmicm_swclk_MBIST9_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP12_cmicm_swclk_MBIST9_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP12_cmicm_swclk_MBIST9_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP12_cmicm_swclk_MBIST9_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP12_cmicm_swclk_MBIST9_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP13_cmicm_swclk_MBIST10_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x58000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x58000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(799 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 78),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x58000003, 0x58000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400007f8, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP13_cmicm_swclk_MBIST10_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_swclk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_swclk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS25 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS26 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS26 for controller cmicm_swclk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS25 for controller cmicm_swclk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_swclk_MBIST10_LVISION_MBISTPG_CTRL connected to BP3.WBP13"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP13_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP13_cmicm_swclk_MBIST10_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP13_cmicm_swclk_MBIST10_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP13_cmicm_swclk_MBIST10_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP13_cmicm_swclk_MBIST10_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP13_cmicm_swclk_MBIST10_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP14_cmicm_mclk_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x60000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000001, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x60000003, 0x40000001, 73),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000001, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(24 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 76),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x60000003, 0x60000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000001, 0x40000001, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 73),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff8, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400007ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP14_cmicm_mclk_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_mclk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_mclk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP14"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS27 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS28 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS28 for controller cmicm_mclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS27 for controller cmicm_mclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_mclk_MBIST1_LVISION_MBISTPG_CTRL connected to BP3.WBP14"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP14_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (40.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP14_cmicm_mclk_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP14_cmicm_mclk_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP14_cmicm_mclk_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP14_cmicm_mclk_MBIST1_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP14_cmicm_mclk_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP15_cmicm_mclk_MBIST2_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000006, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 73),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000006, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(24 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 76),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000006, 0x40000006, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 73),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff8, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400007ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP15_cmicm_mclk_MBIST2_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_mclk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_mclk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP15"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS29 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS30 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS30 for controller cmicm_mclk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS29 for controller cmicm_mclk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_mclk_MBIST2_LVISION_MBISTPG_CTRL connected to BP3.WBP15"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP15_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (40.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP15_cmicm_mclk_MBIST2_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP15_cmicm_mclk_MBIST2_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP15_cmicm_mclk_MBIST2_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP15_cmicm_mclk_MBIST2_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP15_cmicm_mclk_MBIST2_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP16_cmicm_clk_MBIST4_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000018, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 73),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000018, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(864 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 76),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000018, 0x40000018, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 73),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP16_cmicm_clk_MBIST4_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_clk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_clk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS31 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS32 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS32 for controller cmicm_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS31 for controller cmicm_clk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_clk_MBIST4_LVISION_MBISTPG_CTRL connected to BP3.WBP16"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP16_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (20.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP16_cmicm_clk_MBIST4_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP16_cmicm_clk_MBIST4_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP16_cmicm_clk_MBIST4_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP16_cmicm_clk_MBIST4_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP16_cmicm_clk_MBIST4_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP18_cmicm_clk_MBIST6_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000180, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 73),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000180, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(5024 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 76),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000180, 0x40000180, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 73),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP18_cmicm_clk_MBIST6_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS35 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS36 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS36 for controller cmicm_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS35 for controller cmicm_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP3.WBP18"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP18_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (20.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP18_cmicm_clk_MBIST6_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP18_cmicm_clk_MBIST6_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP18_cmicm_clk_MBIST6_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP18_cmicm_clk_MBIST6_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP18_cmicm_clk_MBIST6_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP19_cmicm_clk_MBIST7_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000600, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 73),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000600, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(92 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 76),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000600, 0x40000600, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 73),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffffe, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000007f, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP19_cmicm_clk_MBIST7_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP19"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS37 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS38 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS38 for controller cmicm_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS37 for controller cmicm_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP3.WBP19"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP19_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (20.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP19_cmicm_clk_MBIST7_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP19_cmicm_clk_MBIST7_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP19_cmicm_clk_MBIST7_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP19_cmicm_clk_MBIST7_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP19_cmicm_clk_MBIST7_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP1_cmicm_clk_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000001b, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000001b, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(1695 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 78),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000001b, 0x40000019, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x40 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP1_cmicm_clk_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_clk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_clk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP1"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS1 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS2 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS2 for controller cmicm_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS1 for controller cmicm_clk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_clk_MBIST1_LVISION_MBISTPG_CTRL connected to BP3.WBP1"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP1_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (20.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP1_cmicm_clk_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP1_cmicm_clk_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP1_cmicm_clk_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP1_cmicm_clk_MBIST1_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP1_cmicm_clk_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP20_cmicm_clk_MBIST8_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001800, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 73),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001800, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(2864 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 76),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001800, 0x40001800, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 73),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP20_cmicm_clk_MBIST8_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_clk_MBIST8_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_clk_MBIST8_LVISION_MBISTPG_CTRL connected to WBP20"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS39 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS40 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS40 for controller cmicm_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS39 for controller cmicm_clk_MBIST8_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_clk_MBIST8_LVISION_MBISTPG_CTRL connected to BP3.WBP20"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP20_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (20.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP20_cmicm_clk_MBIST8_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP20_cmicm_clk_MBIST8_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP20_cmicm_clk_MBIST8_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP20_cmicm_clk_MBIST8_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP20_cmicm_clk_MBIST8_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP2_cmicm_swclk_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000063, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000063, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(345 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 78),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000063, 0x40000061, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x80 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP2_cmicm_swclk_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_swclk_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_swclk_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS3 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS4 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS4 for controller cmicm_swclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS3 for controller cmicm_swclk_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_swclk_MBIST1_LVISION_MBISTPG_CTRL connected to BP3.WBP2"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP2_cmicm_swclk_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP2_cmicm_swclk_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP2_cmicm_swclk_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP2_cmicm_swclk_MBIST1_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP2_cmicm_swclk_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP33_cmicm_clk_MBIST9_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000180, 0x40000000, 36),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 71),
    DCMN_MBIST_WRITE(0x42100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000180, 0x40000000, 36),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(48 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 74),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000180, 0x40000180, 36),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 71),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040900 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7ffffff8, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x41ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP33_cmicm_clk_MBIST9_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP33"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS65 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS66 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS66 for controller cmicm_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS65 for controller cmicm_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP3.WBP33"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP33_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (20.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP33_cmicm_clk_MBIST9_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP33_cmicm_clk_MBIST9_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP33_cmicm_clk_MBIST9_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP33_cmicm_clk_MBIST9_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP33_cmicm_clk_MBIST9_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP34_cmicm_PCIE_CLK_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40200 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000600, 0x40000000, 36),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 71),
    DCMN_MBIST_WRITE(0x42200 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000600, 0x40000000, 36),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(271 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 74),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40200 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000600, 0x40000600, 36),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 71),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040a00 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003fe, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP34_cmicm_PCIE_CLK_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_PCIE_CLK_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_PCIE_CLK_MBIST1_LVISION_MBISTPG_CTRL connected to WBP34"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS67 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS68 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS68 for controller cmicm_PCIE_CLK_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS67 for controller cmicm_PCIE_CLK_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_PCIE_CLK_MBIST1_LVISION_MBISTPG_CTRL connected to BP3.WBP34"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP34_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (20.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP34_cmicm_PCIE_CLK_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP34_cmicm_PCIE_CLK_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP34_cmicm_PCIE_CLK_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP34_cmicm_PCIE_CLK_MBIST1_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP34_cmicm_PCIE_CLK_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP3_cmicm_swclk_MBIST2_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000183, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000183, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(352 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 78),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000183, 0x40000181, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x100 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP3_cmicm_swclk_MBIST2_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_swclk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_swclk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP3"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS5 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS6 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS6 for controller cmicm_swclk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS5 for controller cmicm_swclk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_swclk_MBIST2_LVISION_MBISTPG_CTRL connected to BP3.WBP3"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP3_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP3_cmicm_swclk_MBIST2_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP3_cmicm_swclk_MBIST2_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP3_cmicm_swclk_MBIST2_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP3_cmicm_swclk_MBIST2_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP3_cmicm_swclk_MBIST2_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP4_cmicm_swclk_MBIST3_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000603, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000603, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(299 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 78),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000603, 0x40000601, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x200 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP4_cmicm_swclk_MBIST3_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_swclk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_swclk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS7 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS8 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS8 for controller cmicm_swclk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS7 for controller cmicm_swclk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_swclk_MBIST3_LVISION_MBISTPG_CTRL connected to BP3.WBP4"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP4_cmicm_swclk_MBIST3_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP4_cmicm_swclk_MBIST3_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP4_cmicm_swclk_MBIST3_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP4_cmicm_swclk_MBIST3_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP4_cmicm_swclk_MBIST3_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP5_cmicm_clk_MBIST2_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001803, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001803, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(1695 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 78),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40001803, 0x40001801, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP5_cmicm_clk_MBIST2_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_clk_MBIST2_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_clk_MBIST2_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS9 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS10 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS10 for controller cmicm_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS9 for controller cmicm_clk_MBIST2_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_clk_MBIST2_LVISION_MBISTPG_CTRL connected to BP3.WBP5"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (20.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP5_cmicm_clk_MBIST2_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP5_cmicm_clk_MBIST2_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP5_cmicm_clk_MBIST2_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP5_cmicm_clk_MBIST2_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP5_cmicm_clk_MBIST2_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP6_cmicm_swclk_MBIST4_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40006003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40006003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(345 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 78),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40006003, 0x40006001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP6_cmicm_swclk_MBIST4_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_swclk_MBIST4_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_swclk_MBIST4_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS11 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS12 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS12 for controller cmicm_swclk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS11 for controller cmicm_swclk_MBIST4_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_swclk_MBIST4_LVISION_MBISTPG_CTRL connected to BP3.WBP6"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP6_cmicm_swclk_MBIST4_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP6_cmicm_swclk_MBIST4_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP6_cmicm_swclk_MBIST4_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP6_cmicm_swclk_MBIST4_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP6_cmicm_swclk_MBIST4_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP7_cmicm_swclk_MBIST5_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40018003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40018003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(352 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 78),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40018003, 0x40018001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP7_cmicm_swclk_MBIST5_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_swclk_MBIST5_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_swclk_MBIST5_LVISION_MBISTPG_CTRL connected to WBP7"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS13 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS14 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS14 for controller cmicm_swclk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS13 for controller cmicm_swclk_MBIST5_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_swclk_MBIST5_LVISION_MBISTPG_CTRL connected to BP3.WBP7"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP7_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP7_cmicm_swclk_MBIST5_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP7_cmicm_swclk_MBIST5_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP7_cmicm_swclk_MBIST5_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP7_cmicm_swclk_MBIST5_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP7_cmicm_swclk_MBIST5_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP8_cmicm_swclk_MBIST6_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40060003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40060003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(299 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 78),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40060003, 0x40060001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x2000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP8_cmicm_swclk_MBIST6_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_swclk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_swclk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS15 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS16 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS16 for controller cmicm_swclk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS15 for controller cmicm_swclk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_swclk_MBIST6_LVISION_MBISTPG_CTRL connected to BP3.WBP8"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP8_cmicm_swclk_MBIST6_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP8_cmicm_swclk_MBIST6_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP8_cmicm_swclk_MBIST6_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP8_cmicm_swclk_MBIST6_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP8_cmicm_swclk_MBIST6_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP3_WBP9_cmicm_clk_MBIST3_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 79),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 80),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40180003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40180003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x42000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(1695 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 78),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40180003, 0x40180001, 41),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x40000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 77),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 75),
    DCMN_MBIST_WRITE(0x3b7ffff4 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400001ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fffc5 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x4040800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x800400 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP3_WBP9_cmicm_clk_MBIST3_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP3_WIR.UserIRBit523 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller cmicm_clk_MBIST3_LVISION_MBISTPG_CTRL by setting WTAP BP3 USER_IR_BIT536 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep set_ETClockEnable_low   *******"
  "\nSetting UserIR bit BP3_WIR.UserIRBit522 to OFF"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller cmicm_clk_MBIST3_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nsvf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS17 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS18 at beginning of test"
  "\nsvf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS18 for controller cmicm_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS17 for controller cmicm_clk_MBIST3_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller cmicm_clk_MBIST3_LVISION_MBISTPG_CTRL connected to BP3.WBP9"
  "\nLoading TAP Instruction BP3_WIR_SEL"
  "\nsvf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP3 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (20.0) is higher or equal to 8."
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 31"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 32"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP3_WBP9_cmicm_clk_MBIST3_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP3_WBP9_cmicm_clk_MBIST3_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP3_WBP9_cmicm_clk_MBIST3_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP3_WBP9_cmicm_clk_MBIST3_LVISION_MBISTPG_CTRL_commands),
    22,
    "atmf_M28SRF_BP3_WBP9_cmicm_clk_MBIST3_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP5_WBP11_egq_epni_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(137 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000003, 0x43000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP5_WBP11_egq_epni_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST12_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST12_LVISION_MBISTPG_CTRL connected to WBP11"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS22 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS23 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS23 for controller egq_epni_dft_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS22 for controller egq_epni_dft_clk_MBIST12_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST12_LVISION_MBISTPG_CTRL connected to BP5.WBP11"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP11_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP5_WBP11_egq_epni_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP5_WBP11_egq_epni_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP5_WBP11_egq_epni_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP5_WBP11_egq_epni_dft_clk_MBIST12_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP5_WBP11_egq_epni_dft_clk_MBIST12_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP5_WBP13_egq_epni_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x70000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x70000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(167 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x70000003, 0x70000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP5_WBP13_egq_epni_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST14_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST14_LVISION_MBISTPG_CTRL connected to WBP13"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS26 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS27 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS27 for controller egq_epni_dft_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS26 for controller egq_epni_dft_clk_MBIST14_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST14_LVISION_MBISTPG_CTRL connected to BP5.WBP13"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP13_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP5_WBP13_egq_epni_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP5_WBP13_egq_epni_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP5_WBP13_egq_epni_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP5_WBP13_egq_epni_dft_clk_MBIST14_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP5_WBP13_egq_epni_dft_clk_MBIST14_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP5_WBP16_egq_epni_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000002 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000030, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080002 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000030, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(2002 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000002 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000030, 0x40000030, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP5_WBP16_egq_epni_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST17_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST17_LVISION_MBISTPG_CTRL connected to WBP16"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS32 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS33 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS33 for controller egq_epni_dft_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS32 for controller egq_epni_dft_clk_MBIST17_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST17_LVISION_MBISTPG_CTRL connected to BP5.WBP16"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP16_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP5_WBP16_egq_epni_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP5_WBP16_egq_epni_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP5_WBP16_egq_epni_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP5_WBP16_egq_epni_dft_clk_MBIST17_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP5_WBP16_egq_epni_dft_clk_MBIST17_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP5_WBP22_egq_epni_dft_clk_MBIST23_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000080 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080080 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(407 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000080 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40030000, 0x40030000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020080 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x407fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP5_WBP22_egq_epni_dft_clk_MBIST23_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST23_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST23_LVISION_MBISTPG_CTRL connected to WBP22"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS44 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS45 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS45 for controller egq_epni_dft_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS44 for controller egq_epni_dft_clk_MBIST23_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST23_LVISION_MBISTPG_CTRL connected to BP5.WBP22"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP22_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP5_WBP22_egq_epni_dft_clk_MBIST23_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP5_WBP22_egq_epni_dft_clk_MBIST23_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP5_WBP22_egq_epni_dft_clk_MBIST23_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP5_WBP22_egq_epni_dft_clk_MBIST23_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP5_WBP22_egq_epni_dft_clk_MBIST23_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP5_WBP23_egq_epni_dft_clk_MBIST24_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000100 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080100 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(801 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000100 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0000, 0x400c0000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020100 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x403fffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP5_WBP23_egq_epni_dft_clk_MBIST24_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST24_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST24_LVISION_MBISTPG_CTRL connected to WBP23"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS46 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS47 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS47 for controller egq_epni_dft_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS46 for controller egq_epni_dft_clk_MBIST24_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST24_LVISION_MBISTPG_CTRL connected to BP5.WBP23"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP23_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP5_WBP23_egq_epni_dft_clk_MBIST24_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP5_WBP23_egq_epni_dft_clk_MBIST24_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP5_WBP23_egq_epni_dft_clk_MBIST24_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP5_WBP23_egq_epni_dft_clk_MBIST24_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP5_WBP23_egq_epni_dft_clk_MBIST24_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP5_WBP25_egq_epni_dft_clk_MBIST26_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(158 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000400 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00000, 0x40c00000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020400 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP5_WBP25_egq_epni_dft_clk_MBIST26_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST26_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST26_LVISION_MBISTPG_CTRL connected to WBP25"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS50 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS51 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS51 for controller egq_epni_dft_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS50 for controller egq_epni_dft_clk_MBIST26_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST26_LVISION_MBISTPG_CTRL connected to BP5.WBP25"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP25_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP5_WBP25_egq_epni_dft_clk_MBIST26_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP5_WBP25_egq_epni_dft_clk_MBIST26_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP5_WBP25_egq_epni_dft_clk_MBIST26_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP5_WBP25_egq_epni_dft_clk_MBIST26_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP5_WBP25_egq_epni_dft_clk_MBIST26_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP5_WBP26_egq_epni_dft_clk_MBIST27_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1080800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(466 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000800 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43000000, 0x43000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP5_WBP26_egq_epni_dft_clk_MBIST27_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST27_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST27_LVISION_MBISTPG_CTRL connected to WBP26"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS52 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS53 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS53 for controller egq_epni_dft_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS52 for controller egq_epni_dft_clk_MBIST27_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST27_LVISION_MBISTPG_CTRL connected to BP5.WBP26"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP26_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP5_WBP26_egq_epni_dft_clk_MBIST27_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP5_WBP26_egq_epni_dft_clk_MBIST27_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP5_WBP26_egq_epni_dft_clk_MBIST27_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP5_WBP26_egq_epni_dft_clk_MBIST27_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP5_WBP26_egq_epni_dft_clk_MBIST27_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP5_WBP27_egq_epni_dft_clk_MBIST28_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1001000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1081000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000000, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(481 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1001000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4c000000, 0x4c000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1021000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP5_WBP27_egq_epni_dft_clk_MBIST28_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST28_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST28_LVISION_MBISTPG_CTRL connected to WBP27"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS54 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS55 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS55 for controller egq_epni_dft_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS54 for controller egq_epni_dft_clk_MBIST28_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST28_LVISION_MBISTPG_CTRL connected to BP5.WBP27"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP27_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP5_WBP27_egq_epni_dft_clk_MBIST28_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP5_WBP27_egq_epni_dft_clk_MBIST28_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP5_WBP27_egq_epni_dft_clk_MBIST28_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP5_WBP27_egq_epni_dft_clk_MBIST28_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP5_WBP27_egq_epni_dft_clk_MBIST28_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP5_WBP30_egq_epni_dft_clk_MBIST31_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1008000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000c, 0x40000000, 36),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1088000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000c, 0x40000000, 36),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(1203 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1008000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000c, 0x4000000c, 36),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1028000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP5_WBP30_egq_epni_dft_clk_MBIST31_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST31_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST31_LVISION_MBISTPG_CTRL connected to WBP30"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS60 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS61 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS61 for controller egq_epni_dft_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS60 for controller egq_epni_dft_clk_MBIST31_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST31_LVISION_MBISTPG_CTRL connected to BP5.WBP30"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP30_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP5_WBP30_egq_epni_dft_clk_MBIST31_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP5_WBP30_egq_epni_dft_clk_MBIST31_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP5_WBP30_egq_epni_dft_clk_MBIST31_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP5_WBP30_egq_epni_dft_clk_MBIST31_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP5_WBP30_egq_epni_dft_clk_MBIST31_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP5_WBP31_egq_epni_dft_clk_MBIST32_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1010000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000030, 0x40000000, 36),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1090000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000030, 0x40000000, 36),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(158 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 42),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1010000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000030, 0x40000030, 36),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1030000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001ffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP5_WBP31_egq_epni_dft_clk_MBIST32_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST32_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST32_LVISION_MBISTPG_CTRL connected to WBP31"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS62 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS63 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS63 for controller egq_epni_dft_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS62 for controller egq_epni_dft_clk_MBIST32_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST32_LVISION_MBISTPG_CTRL connected to BP5.WBP31"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP31_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP5_WBP31_egq_epni_dft_clk_MBIST32_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP5_WBP31_egq_epni_dft_clk_MBIST32_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP5_WBP31_egq_epni_dft_clk_MBIST32_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP5_WBP31_egq_epni_dft_clk_MBIST32_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP5_WBP31_egq_epni_dft_clk_MBIST32_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP5_WBP8_egq_epni_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(1756 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400c0003, 0x400c0001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x800000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP5_WBP8_egq_epni_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST9_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST9_LVISION_MBISTPG_CTRL connected to WBP8"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS16 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS17 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS17 for controller egq_epni_dft_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS16 for controller egq_epni_dft_clk_MBIST9_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST9_LVISION_MBISTPG_CTRL connected to BP5.WBP8"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP8_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP5_WBP8_egq_epni_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP5_WBP8_egq_epni_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP5_WBP8_egq_epni_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP5_WBP8_egq_epni_dft_clk_MBIST9_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP5_WBP8_egq_epni_dft_clk_MBIST9_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP5_WBP9_egq_epni_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(254 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40300003, 0x40300001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdffe + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x43ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfcf + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP5_WBP9_egq_epni_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP5_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP5_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller egq_epni_dft_clk_MBIST10_LVISION_MBISTPG_CTRL by setting WTAP BP5 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller egq_epni_dft_clk_MBIST10_LVISION_MBISTPG_CTRL connected to WBP9"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS18 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS19 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS19 for controller egq_epni_dft_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS18 for controller egq_epni_dft_clk_MBIST10_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller egq_epni_dft_clk_MBIST10_LVISION_MBISTPG_CTRL connected to BP5.WBP9"
  "\nLoading TAP Instruction BP5_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP5 Instruction WBP9_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP5_WBP9_egq_epni_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP5_WBP9_egq_epni_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP5_WBP9_egq_epni_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP5_WBP9_egq_epni_dft_clk_MBIST10_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP5_WBP9_egq_epni_dft_clk_MBIST10_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP7_WBP10_irfc_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000040 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080040 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(241 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40c00003, 0x40c00001, 41),
    DCMN_MBIST_WRITE(0x1000040 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020040 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4001fffe, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP7_WBP10_irfc_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST11_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST11_LVISION_MBISTPG_CTRL connected to WBP10"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS20 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS21 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS21 for controller irfc_dft_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS20 for controller irfc_dft_clk_MBIST11_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST11_LVISION_MBISTPG_CTRL connected to BP7.WBP10"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP10_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP7_WBP10_irfc_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP7_WBP10_irfc_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP7_WBP10_irfc_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP7_WBP10_irfc_dft_clk_MBIST11_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP7_WBP10_irfc_dft_clk_MBIST11_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP7_WBP18_irfc_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1004000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000300, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1084000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000300, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(9970 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1004000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000300, 0x40000300, 34),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1024000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffc0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400003ff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP7_WBP18_irfc_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST19_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST19_LVISION_MBISTPG_CTRL connected to WBP18"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS36 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS37 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS37 for controller irfc_dft_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS36 for controller irfc_dft_clk_MBIST19_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST19_LVISION_MBISTPG_CTRL connected to BP7.WBP18"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP18_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP7_WBP18_irfc_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP7_WBP18_irfc_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP7_WBP18_irfc_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP7_WBP18_irfc_dft_clk_MBIST19_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP7_WBP18_irfc_dft_clk_MBIST19_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP7_WBP5_irfc_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(1219 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40003003, 0x40003001, 41),
    DCMN_MBIST_WRITE(0x1000002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020002 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffff80, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x47ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP7_WBP5_irfc_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST6_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST6_LVISION_MBISTPG_CTRL connected to WBP5"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS10 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS11 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS11 for controller irfc_dft_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS10 for controller irfc_dft_clk_MBIST6_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST6_LVISION_MBISTPG_CTRL connected to BP7.WBP5"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP5_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP7_WBP5_irfc_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP7_WBP5_irfc_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP7_WBP5_irfc_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP7_WBP5_irfc_dft_clk_MBIST6_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP7_WBP5_irfc_dft_clk_MBIST6_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP7_WBP6_irfc_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 47),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 48),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1000004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1080004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(1422 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c003, 0x4000c001, 41),
    DCMN_MBIST_WRITE(0x1000004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x1000000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x8 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x1020004 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdff6 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffff80, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x47ffffff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc7 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0xc + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x1020000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP7_WBP6_irfc_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP7_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP7_WIR.UserIRBit44 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller irfc_dft_clk_MBIST7_LVISION_MBISTPG_CTRL by setting WTAP BP7 USER_IR_BIT51 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller irfc_dft_clk_MBIST7_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS13 for controller irfc_dft_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller irfc_dft_clk_MBIST7_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller irfc_dft_clk_MBIST7_LVISION_MBISTPG_CTRL connected to BP7.WBP6"
  "\nLoading TAP Instruction BP7_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP7 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP7_WBP6_irfc_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP7_WBP6_irfc_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP7_WBP6_irfc_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP7_WBP6_irfc_dft_clk_MBIST7_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP7_WBP6_irfc_dft_clk_MBIST7_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP8_WBP0_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100840 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(805 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000000f, 0x4000000d, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x4000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x180810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdff2 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40007fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x180810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP8_WBP0_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP8_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP8_WIR.UserIRBit27 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT33 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL connected to WBP0"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS0 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS1 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS1 for controller mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS0 for controller mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL connected to BP8.WBP0"
  "\nLoading TAP Instruction BP8_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP8 Instruction WBP0_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP8_WBP0_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP8_WBP0_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP8_WBP0_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP8_WBP0_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP8_WBP0_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP8_WBP2_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100840 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(805 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x400000c3, 0x400000c1, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x10000000 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x180810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdff2 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40007fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x180810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP8_WBP2_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP8_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP8_WIR.UserIRBit27 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT33 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL connected to WBP2"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS4 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS5 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS5 for controller mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS4 for controller mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL connected to BP8.WBP2"
  "\nLoading TAP Instruction BP8_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP8 Instruction WBP2_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP8_WBP2_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP8_WBP2_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP8_WBP2_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP8_WBP2_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP8_WBP2_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP8_WBP4_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100801 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100841 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(805 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000c03, 0x40000c01, 41),
    DCMN_MBIST_WRITE(0x100801 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x180811 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdff2 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40007fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x180810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP8_WBP4_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP8_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP8_WIR.UserIRBit27 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT33 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL connected to WBP4"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS8 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS9 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS9 for controller mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS8 for controller mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL connected to BP8.WBP4"
  "\nLoading TAP Instruction BP8_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP8 Instruction WBP4_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP8_WBP4_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP8_WBP4_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP8_WBP4_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP8_WBP4_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP8_WBP4_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL",
    40
};



const uint8 atmf_M28SRF_BP8_WBP6_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_commands[] = {

    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3f000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 83),
    DCMN_MBIST_WRITE(0x3b7fffff + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x20000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(10 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 45),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 40),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 46),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100804 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100844 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WAIT(805 * TestTimeMultiplier),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 44),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x4000c003, 0x4000c001, 41),
    DCMN_MBIST_WRITE(0x100804 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x100800 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 43),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x180814 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdff2 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x7fffffe0, 0x40000000, 40),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40007fff, 0x40000000, 34),
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x0 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x3a000000 + MBIST_toPauseIR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 41),
    DCMN_MBIST_WRITE(0x3b7fdfc3 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT,
    DCMN_MBIST_WRITE(0x0 + MBIST_toPauseDR),
    DCMN_MBIST_READ(0x40000003, 0x40000001, 39),
    DCMN_MBIST_WRITE(0x180810 + MBIST_toPauseDR),
    DCMN_MBIST_WRITE(0x820000 + MBIST_toRTI),
    DCMN_MBIST_COMMAND_COMMENT

};

const char *atmf_M28SRF_BP8_WBP6_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_comments[] = {

    DCMN_MBIST_COMMENT_TEXT("Begin Test Program"
  "\nsvf_cmd 0"
  "\nsvf_cmd 1"
  "\nsvf_cmd 2"
  "\nsvf_cmd 3"
  "\nEnabling BISR Preserve Mode"
  "\nAsynchronous Clock Information:"
  "\nPAD_ATMF_CMPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_CMPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_NPU_CLK_25                 40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKP          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_FSRD1_REFCLKN          6.4 ns ( 156.25 MHz )"
  "\nPAD_ATMF_UCPLL_FREFP           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_UCPLL_FREFN           20.0 ns ( 50.0 MHz )"
  "\nPAD_ATMF_MDC_INT0              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_MDC_INT1              40.0 ns ( 25.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRA_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRB_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRC_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKP         10.0 ns ( 100.0 MHz )"
  "\nPAD_ATMF_DDRD_REF_CLKN         10.0 ns ( 100.0 MHz )"
  "\nSetting PAD_ATMF_CMPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_CMPLL_AVSS  to 0"
  "\nSetting PAD_ATMF_FSRD0_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD0_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD0_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD1_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD1_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD2_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD2_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_PGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_PVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_RGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_RVDD1P0 to 1"
  "\nSetting PAD_ATMF_FSRD3_TGND  to 0"
  "\nSetting PAD_ATMF_FSRD3_TVDD1P0 to 1"
  "\nSetting PAD_ATMF_PCIE_PGND   to 0"
  "\nSetting PAD_ATMF_PCIE_PVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_RGND   to 0"
  "\nSetting PAD_ATMF_PCIE_RVDD   to 1"
  "\nSetting PAD_ATMF_PCIE_TGND   to 0"
  "\nSetting PAD_ATMF_PCIE_TVDD   to 1"
  "\nSetting PAD_ATMF_UCPLL_AVDD1P8 to 1"
  "\nSetting PAD_ATMF_UCPLL_AVSS  to 0"
  "\nSetting PAD_BSCAN_SEG_EN     to 0"
  "\nSetting PAD_GLOBAL_DISABLE_L to 1"
  "\nSetting PAD_JTAG_JTCE0       to 1"
  "\nSetting PAD_JTAG_JTCE1       to 1"
  "\nSetting PAD_SCAN_MODE        to 0"
  "\nSetting PAD_TESTMODE0        to 0"
  "\nSetting PAD_TESTMODE1        to 0"
  "\nSetting PAD_TESTMODE2        to 0"
  "\nSetting PAD_TESTMODE3        to 0"
  "\nsvf_cmd 4"
  "\nsvf_cmd 5"
  "\nsvf_cmd 6"
  "\nsvf_cmd 7"
  "\nsvf_cmd 8"
  "\nsvf_cmd 9"
  "\nsvf_cmd 10"
  "\nsvf_cmd 11"
  "\nSetting UserIRBit6 to ON"
  "\nsvf_cmd 12"),
    DCMN_MBIST_COMMENT_TEXT("Setting UserIR bit BP8_WIR.UserIRBit0 to ON"
  "\nSetting UserIR bit BP8_WIR.UserIRBit27 to ON"
  "\nsvf_cmd 13"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 14"),
    DCMN_MBIST_COMMENT_TEXT("Pausing for 800.0 ns, (10 clock cycles)"
  "\nsvf_cmd 15"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 16"),
    DCMN_MBIST_COMMENT_TEXT("Disabling Asynchronous Reset for controller mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL by setting WTAP BP8 USER_IR_BIT33 to 1"
  "\nsvf_cmd 17"),
    DCMN_MBIST_COMMENT_TEXT("*******    TestStep Default   *******"
  "\nStarting Controller mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL connected to WBP6"
  "\nsvf_cmd 18"),
    DCMN_MBIST_COMMENT_TEXT("Checking that the DONE signal is NO on IR_STATUS12 at beginning of test"
  "\nChecking that the GO signal is FAIL on IR_STATUS13 at beginning of test"
  "\nsvf_cmd 19"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 20"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 21"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 22"),
    DCMN_MBIST_COMMENT_TEXT("Checking that signal GO is PASS on IR_STATUS13 for controller mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL"
  "\nChecking that signal DONE is YES on IR_STATUS12 for controller mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL"
  "\nsvf_cmd 23"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 24"),
    DCMN_MBIST_COMMENT_TEXT("Checking results of controller mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL connected to BP8.WBP6"
  "\nLoading TAP Instruction BP8_WIR_SEL"
  "\nsvf_cmd 25"),
    DCMN_MBIST_COMMENT_TEXT("Loading WTAP BP8 Instruction WBP6_SHORT_SETUP"
  "\nInverting Asynchronous Interface clock of Bist controller because the ratio 'TCK Period/bist controller clock Period' (36.0) is higher or equal to 8."
  "\nsvf_cmd 26"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 27"),
    DCMN_MBIST_COMMENT_TEXT("Checking that GO_ID bits are PASS"
  "\nsvf_cmd 28"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 29"),
    DCMN_MBIST_COMMENT_TEXT("svf_cmd 30"),
    DCMN_MBIST_COMMENT_TEXT("End Test Program")


};

const dcmn_mbist_script_t atmf_M28SRF_BP8_WBP6_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_script = {
    atmf_M28SRF_BP8_WBP6_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_commands,
    atmf_M28SRF_BP8_WBP6_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_comments,
    sizeof(atmf_M28SRF_BP8_WBP6_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL_commands),
    20,
    "atmf_M28SRF_BP8_WBP6_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL",
    40
};





#ifdef TO_TEST_MBIST_AT_STARTUP_WITH_INTERRUPT_ENABLING



STATIC void ardon_mbist_disable_interrupts(int unit)
{
    soc_cmicm_intr2_disable(unit, 0x1e);
    soc_cmicm_intr3_disable(unit, 0xFFFFFFFF);
    soc_cmicm_intr4_disable(unit, 0xFFFFFFFF);
}
STATIC void ardon_mbist_enable_interrupts(int unit)
{
    soc_cmicm_intr2_enable(unit, 0x1e);
    soc_cmicm_intr3_enable(unit, 0xFFFFFFFF);
    soc_cmicm_intr4_enable(unit, 0xFFFFFFFF);
}

#endif


int soc_bist_all_ardon(const int unit, const int skip_errors)
{
    dcmn_mbist_dynamic_t dynamic = {0};

    SOCDNX_INIT_FUNC_DEFS;

    
    if (SAL_BOOT_PLISIM) {
        SOC_EXIT;
    }
    dynamic.skip_errors = skip_errors;
#ifdef TO_TEST_MBIST_AT_STARTUP_WITH_INTERRUPT_ENABLING

    ardon_mbist_disable_interrupts(unit); 

#endif
    
    SOCDNX_IF_ERR_EXIT(soc_dcmn_mbist_init_legacy(unit, &ardon_mbist_device, &dynamic));

    
    DCMN_MBIST_TEST_SCRIPT(atmf_M28CAMS_BP6_WBP3_ipp_dft_tcam_clk_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28DP_BP3_WBP17_cmicm_clk_MBIST5_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP17_WBP0_mmu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP17_WBP10_mmu_dft_clk_MBIST11_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP17_WBP11_mmu_dft_clk_MBIST12_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP17_WBP12_mmu_dft_clk_MBIST13_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP17_WBP13_mmu_dft_clk_MBIST14_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP17_WBP14_mmu_dft_clk_MBIST15_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP17_WBP1_mmu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP17_WBP2_mmu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP17_WBP3_mmu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP17_WBP4_mmu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP17_WBP5_mmu_dft_clk_MBIST6_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP17_WBP7_mmu_dft_clk_MBIST8_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP17_WBP8_mmu_dft_clk_MBIST9_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP17_WBP9_mmu_dft_clk_MBIST10_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP20_WBP10_qpts_dft_clk_MBIST11_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP20_WBP11_qpts_dft_clk_MBIST12_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP20_WBP12_qpts_dft_clk_MBIST13_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP20_WBP13_qpts_dft_clk_MBIST14_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP20_WBP14_qpts_dft_clk_MBIST15_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP20_WBP15_qpts_dft_clk_MBIST16_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP20_WBP17_qpts_dft_clk_MBIST18_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP20_WBP19_qpts_dft_clk_MBIST20_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP20_WBP1_qpts_dft_clk_MBIST2_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP20_WBP6_qpts_dft_clk_MBIST7_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP20_WBP7_qpts_dft_clk_MBIST8_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP20_WBP8_qpts_dft_clk_MBIST9_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP20_WBP9_qpts_dft_clk_MBIST10_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP21_WBP15_sch_dft_clk_MBIST16_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP21_WBP19_sch_dft_clk_MBIST20_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP21_WBP20_sch_dft_clk_MBIST21_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP21_WBP21_sch_dft_clk_MBIST22_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP21_WBP22_sch_dft_clk_MBIST23_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP21_WBP2_sch_dft_clk_MBIST3_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP5_WBP2_egq_epni_dft_clk_MBIST3_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP11_irfc_dft_clk_MBIST12_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP12_irfc_dft_clk_MBIST13_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP13_irfc_dft_clk_MBIST14_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP14_irfc_dft_clk_MBIST15_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP15_irfc_dft_clk_MBIST16_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP17_irfc_dft_clk_MBIST18_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP1_irfc_dft_clk_MBIST2_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP2_irfc_dft_clk_MBIST3_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP3_irfc_dft_clk_MBIST4_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP4_irfc_dft_clk_MBIST5_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP7_irfc_dft_clk_MBIST8_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP8_irfc_dft_clk_MBIST9_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP9_irfc_dft_clk_MBIST10_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP18_WBP0_ocb_dft_clk_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP18_WBP1_ocb_dft_clk_MBIST2_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP19_WBP1_pcu_dft_clk_MBIST2_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP1_WBP0_eci_dft_clk_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP20_WBP0_qpts_dft_clk_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP20_WBP16_qpts_dft_clk_MBIST17_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP20_WBP18_qpts_dft_clk_MBIST19_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP20_WBP21_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP20_WBP22_qpts_dft_clk_MBIST25_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP20_WBP23_qpts_dft_clk_MBIST26_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP20_WBP24_qpts_dft_clk_MBIST27_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP20_WBP25_qpts_dft_clk_MBIST28_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP20_WBP26_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP20_WBP27_qpts_dft_clk_MBIST22_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP20_WBP2_qpts_dft_clk_MBIST3_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP20_WBP3_qpts_dft_clk_MBIST4_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP20_WBP4_qpts_dft_clk_MBIST5_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP20_WBP5_qpts_dft_clk_MBIST6_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP21_WBP0_sch_dft_clk_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP21_WBP10_sch_dft_clk_MBIST11_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP21_WBP11_sch_dft_clk_MBIST12_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP21_WBP12_sch_dft_clk_MBIST13_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP21_WBP13_sch_dft_clk_MBIST14_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP21_WBP14_sch_dft_clk_MBIST15_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP21_WBP16_sch_dft_clk_MBIST17_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP21_WBP17_sch_dft_clk_MBIST18_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP21_WBP18_sch_dft_clk_MBIST19_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP21_WBP1_sch_dft_clk_MBIST2_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP21_WBP3_sch_dft_clk_MBIST4_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP21_WBP4_sch_dft_clk_MBIST5_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP21_WBP5_sch_dft_clk_MBIST6_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP21_WBP6_sch_dft_clk_MBIST7_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP21_WBP7_sch_dft_clk_MBIST8_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP21_WBP8_sch_dft_clk_MBIST9_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP21_WBP9_sch_dft_clk_MBIST10_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP3_WBP21_cmicm_swclk_MBIST11_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP3_WBP24_cmicm_sclk_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP3_WBP27_cmicm_mclk_MBIST7_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP3_WBP32_cmicm_mclk_MBIST12_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP3_WBP35_cmicm_PCIE_CLK_MBIST2_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP4_WBP0_dbf_dft_clk_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP4_WBP1_dbf_dft_clk_MBIST2_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP5_WBP0_egq_epni_dft_clk_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP5_WBP10_egq_epni_dft_clk_MBIST11_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP5_WBP12_egq_epni_dft_clk_MBIST13_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP5_WBP14_egq_epni_dft_clk_MBIST15_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP5_WBP15_egq_epni_dft_clk_MBIST16_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP5_WBP17_egq_epni_dft_clk_MBIST18_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP5_WBP18_egq_epni_dft_clk_MBIST19_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP5_WBP19_egq_epni_dft_clk_MBIST20_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP5_WBP1_egq_epni_dft_clk_MBIST2_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP5_WBP20_egq_epni_dft_clk_MBIST21_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP5_WBP21_egq_epni_dft_clk_MBIST22_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP5_WBP24_egq_epni_dft_clk_MBIST25_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP5_WBP28_egq_epni_dft_clk_MBIST29_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP5_WBP29_egq_epni_dft_clk_MBIST30_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP5_WBP3_egq_epni_dft_clk_MBIST4_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP5_WBP4_egq_epni_dft_clk_MBIST5_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP5_WBP5_egq_epni_dft_clk_MBIST6_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP5_WBP6_egq_epni_dft_clk_MBIST7_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP5_WBP7_egq_epni_dft_clk_MBIST8_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP6_WBP0_ipp_dft_clk_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP6_WBP1_ipp_dft_clk_MBIST2_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP6_WBP2_ipp_dft_clk_MBIST3_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP6_WBP4_ipp_dft_clk_MBIST4_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP6_WBP5_ipp_dft_clk_MBIST5_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP7_WBP0_irfc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP7_WBP16_irfc_dft_clk_MBIST17_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP7_WBP19_irfc_dft_clk_MBIST20_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP7_WBP20_irfc_dft_clk_MBIST21_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP8_WBP1_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP8_WBP3_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP8_WBP5_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP8_WBP7_mas_dft_clk_mas_MBIST2_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP13_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP14_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP15_WBP1_dprc_v_dft_clk_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP16_WBP1_dprc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP17_WBP15_mmu_dft_clk_MBIST16_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP17_WBP6_mmu_dft_clk_MBIST7_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP19_WBP0_pcu_dft_clk_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP19_WBP2_pcu_dft_clk_MBIST3_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP19_WBP3_pcu_dft_clk_MBIST4_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP19_WBP4_pcu_dft_clk_MBIST5_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP20_WBP20_qpts_dft_clk_MBIST21_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP3_WBP10_cmicm_swclk_MBIST7_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP3_WBP11_cmicm_swclk_MBIST8_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP3_WBP12_cmicm_swclk_MBIST9_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP3_WBP13_cmicm_swclk_MBIST10_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP3_WBP14_cmicm_mclk_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP3_WBP15_cmicm_mclk_MBIST2_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP3_WBP16_cmicm_clk_MBIST4_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP3_WBP18_cmicm_clk_MBIST6_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP3_WBP19_cmicm_clk_MBIST7_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP3_WBP1_cmicm_clk_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP3_WBP20_cmicm_clk_MBIST8_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP3_WBP2_cmicm_swclk_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP3_WBP34_cmicm_PCIE_CLK_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP3_WBP3_cmicm_swclk_MBIST2_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP3_WBP4_cmicm_swclk_MBIST3_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP3_WBP5_cmicm_clk_MBIST2_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP3_WBP6_cmicm_swclk_MBIST4_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP3_WBP7_cmicm_swclk_MBIST5_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP3_WBP8_cmicm_swclk_MBIST6_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP3_WBP9_cmicm_clk_MBIST3_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP5_WBP11_egq_epni_dft_clk_MBIST12_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP5_WBP13_egq_epni_dft_clk_MBIST14_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP5_WBP16_egq_epni_dft_clk_MBIST17_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP5_WBP22_egq_epni_dft_clk_MBIST23_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP5_WBP23_egq_epni_dft_clk_MBIST24_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP5_WBP25_egq_epni_dft_clk_MBIST26_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP5_WBP26_egq_epni_dft_clk_MBIST27_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP5_WBP27_egq_epni_dft_clk_MBIST28_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP5_WBP30_egq_epni_dft_clk_MBIST31_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP5_WBP31_egq_epni_dft_clk_MBIST32_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP5_WBP8_egq_epni_dft_clk_MBIST9_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP5_WBP9_egq_epni_dft_clk_MBIST10_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP7_WBP10_irfc_dft_clk_MBIST11_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP7_WBP18_irfc_dft_clk_MBIST19_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP7_WBP5_irfc_dft_clk_MBIST6_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP7_WBP6_irfc_dft_clk_MBIST7_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP8_WBP0_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP8_WBP2_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP8_WBP4_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP8_WBP6_mas_dft_clk_mas_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);


    if (dynamic.nof_errors) {
        SOCDNX_EXIT_WITH_ERR(SOC_E_FAIL, (_BSL_SOCDNX_MSG_STR("MBIST failed, with %u errors.\n"), dynamic.nof_errors));
    }

exit:
    soc_sand_mbist_deinit_legacy(unit, &ardon_mbist_device, &dynamic);
#ifdef TO_TEST_MBIST_AT_STARTUP_WITH_INTERRUPT_ENABLING

    ardon_mbist_enable_interrupts(unit);

#endif

    SOCDNX_FUNC_RETURN;
}


int soc_bist_irfc_ardon(const int unit, const int skip_errors)
{
    dcmn_mbist_dynamic_t dynamic = {0};

    SOCDNX_INIT_FUNC_DEFS;

    
    if (SAL_BOOT_PLISIM) {
        SOC_EXIT;
    }
    dynamic.skip_errors = skip_errors;
#ifdef TO_TEST_MBIST_AT_STARTUP_WITH_INTERRUPT_ENABLING

    ardon_mbist_disable_interrupts(unit); 

#endif
    
    SOCDNX_IF_ERR_EXIT(soc_dcmn_mbist_init_legacy(unit, &ardon_mbist_device, &dynamic));

    
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP11_irfc_dft_clk_MBIST12_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP12_irfc_dft_clk_MBIST13_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP13_irfc_dft_clk_MBIST14_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP14_irfc_dft_clk_MBIST15_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP15_irfc_dft_clk_MBIST16_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP17_irfc_dft_clk_MBIST18_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP1_irfc_dft_clk_MBIST2_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP2_irfc_dft_clk_MBIST3_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP3_irfc_dft_clk_MBIST4_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP4_irfc_dft_clk_MBIST5_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP7_irfc_dft_clk_MBIST8_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP8_irfc_dft_clk_MBIST9_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28PD_BP7_WBP9_irfc_dft_clk_MBIST10_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP7_WBP0_irfc_dft_clk_MBIST1_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP7_WBP16_irfc_dft_clk_MBIST17_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP7_WBP19_irfc_dft_clk_MBIST20_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SP_BP7_WBP20_irfc_dft_clk_MBIST21_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP7_WBP10_irfc_dft_clk_MBIST11_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP7_WBP18_irfc_dft_clk_MBIST19_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP7_WBP5_irfc_dft_clk_MBIST6_LVISION_MBISTPG_CTRL, ardon_mbist_device);
    DCMN_MBIST_TEST_SCRIPT(atmf_M28SRF_BP7_WBP6_irfc_dft_clk_MBIST7_LVISION_MBISTPG_CTRL, ardon_mbist_device);

    if (dynamic.nof_errors) {
        SOCDNX_EXIT_WITH_ERR(SOC_E_FAIL, (_BSL_SOCDNX_MSG_STR("MBIST failed, with %u errors.\n"), dynamic.nof_errors));
    }

exit:
    soc_sand_mbist_deinit_legacy(unit, &ardon_mbist_device, &dynamic);
#ifdef TO_TEST_MBIST_AT_STARTUP_WITH_INTERRUPT_ENABLING

    ardon_mbist_enable_interrupts(unit);

#endif

    SOCDNX_FUNC_RETURN;
}


#endif 

