
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000012e  00800100  0000272e  000027c2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000272e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000022  0080022e  0080022e  000028f0  2**0
                  ALLOC
  3 .debug_aranges 00000120  00000000  00000000  000028f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000044b  00000000  00000000  00002a10  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000d58  00000000  00000000  00002e5b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000006f8  00000000  00000000  00003bb3  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000f86  00000000  00000000  000042ab  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000380  00000000  00000000  00005234  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000004bf  00000000  00000000  000055b4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 dd 03 	jmp	0x7ba	; 0x7ba <__vector_5>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      28:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      34:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      40:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 0d 04 	jmp	0x81a	; 0x81a <__vector_21>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      68:	0c 94 3d 04 	jmp	0x87a	; 0x87a <__vector_26>
      6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      70:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 6d 04 	jmp	0x8da	; 0x8da <__vector_33>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	12 e0       	ldi	r17, 0x02	; 2
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	ee e2       	ldi	r30, 0x2E	; 46
      a0:	f7 e2       	ldi	r31, 0x27	; 39
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	ae 32       	cpi	r26, 0x2E	; 46
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	12 e0       	ldi	r17, 0x02	; 2
      b4:	ae e2       	ldi	r26, 0x2E	; 46
      b6:	b2 e0       	ldi	r27, 0x02	; 2
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a0 35       	cpi	r26, 0x50	; 80
      be:	b1 07       	cpc	r27, r17
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 c9 03 	call	0x792	; 0x792 <main>
      c6:	0c 94 95 13 	jmp	0x272a	; 0x272a <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <CAN_init>:
#include <util/delay.h>
#include <avr/interrupt.h>
#include <avr/io.h>

//Initialize the CAN bus
void CAN_init(void){
      ce:	df 93       	push	r29
      d0:	cf 93       	push	r28
      d2:	00 d0       	rcall	.+0      	; 0xd4 <CAN_init+0x6>
      d4:	cd b7       	in	r28, 0x3d	; 61
      d6:	de b7       	in	r29, 0x3e	; 62

	CAN_reset();
      d8:	0e 94 0d 02 	call	0x41a	; 0x41a <CAN_reset>

	uint8_t data[2];

	//Acceptance mask for RXB0 (all 11 bits counts)
	//dette filteret blokkerer alt?!?
	data[0] = 0b11111111;
      dc:	8f ef       	ldi	r24, 0xFF	; 255
      de:	89 83       	std	Y+1, r24	; 0x01
	data[1] = 0b11100000;
      e0:	80 ee       	ldi	r24, 0xE0	; 224
      e2:	8a 83       	std	Y+2, r24	; 0x02
	CAN_write(data[0], MASK_RXF0);
      e4:	89 81       	ldd	r24, Y+1	; 0x01
      e6:	60 e2       	ldi	r22, 0x20	; 32
      e8:	0e 94 a8 02 	call	0x550	; 0x550 <CAN_write>
	CAN_write(data[1], MASK_RXF0+1);
      ec:	8a 81       	ldd	r24, Y+2	; 0x02
      ee:	61 e2       	ldi	r22, 0x21	; 33
      f0:	0e 94 a8 02 	call	0x550	; 0x550 <CAN_write>


	//RXF0
	//Receive filter 0 hits when id = 0x1F (exactly)	
	data[0] = 0b00000011;
      f4:	83 e0       	ldi	r24, 0x03	; 3
      f6:	89 83       	std	Y+1, r24	; 0x01
	data[1] = 0b11100000;
      f8:	80 ee       	ldi	r24, 0xE0	; 224
      fa:	8a 83       	std	Y+2, r24	; 0x02
	CAN_write(data[0], RXF0);
      fc:	89 81       	ldd	r24, Y+1	; 0x01
      fe:	60 e0       	ldi	r22, 0x00	; 0
     100:	0e 94 a8 02 	call	0x550	; 0x550 <CAN_write>
	CAN_write(data[1], RXF0+1);
     104:	8a 81       	ldd	r24, Y+2	; 0x02
     106:	61 e0       	ldi	r22, 0x01	; 1
     108:	0e 94 a8 02 	call	0x550	; 0x550 <CAN_write>
	data[1] = 0b01100000;
	CAN_write(data[0], RXF5);
	CAN_write(data[1], RXF5+1);*/


	CAN_bit_modify(CANCTRL, MASK_MODE, MODE_NORMAL); //set loopback mode
     10c:	8f e0       	ldi	r24, 0x0F	; 15
     10e:	60 ee       	ldi	r22, 0xE0	; 224
     110:	40 e0       	ldi	r20, 0x00	; 0
     112:	0e 94 54 03 	call	0x6a8	; 0x6a8 <CAN_bit_modify>
	CAN_bit_modify(RXB0CTRL, MASK_RECEIVE_ID_TYPE, ID_TYPE_STANDARD); // set no filter, set to 01 to accept only standard, 00 to accept accordig to filters
     116:	80 e6       	ldi	r24, 0x60	; 96
     118:	60 e6       	ldi	r22, 0x60	; 96
     11a:	40 e2       	ldi	r20, 0x20	; 32
     11c:	0e 94 54 03 	call	0x6a8	; 0x6a8 <CAN_bit_modify>
	CAN_bit_modify(CANINTE, 0x01, 0xff); //enable interrupt on receive
     120:	8b e2       	ldi	r24, 0x2B	; 43
     122:	61 e0       	ldi	r22, 0x01	; 1
     124:	4f ef       	ldi	r20, 0xFF	; 255
     126:	0e 94 54 03 	call	0x6a8	; 0x6a8 <CAN_bit_modify>
	CAN_init_interrupt();
     12a:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <CAN_init_interrupt>
}
     12e:	0f 90       	pop	r0
     130:	0f 90       	pop	r0
     132:	cf 91       	pop	r28
     134:	df 91       	pop	r29
     136:	08 95       	ret

00000138 <CAN_test>:

// Test send and recieve in loopback mode, verify result from UART
int CAN_test(void){
     138:	df 93       	push	r29
     13a:	cf 93       	push	r28
     13c:	cd b7       	in	r28, 0x3d	; 61
     13e:	de b7       	in	r29, 0x3e	; 62
     140:	27 97       	sbiw	r28, 0x07	; 7
     142:	0f b6       	in	r0, 0x3f	; 63
     144:	f8 94       	cli
     146:	de bf       	out	0x3e, r29	; 62
     148:	0f be       	out	0x3f, r0	; 63
     14a:	cd bf       	out	0x3d, r28	; 61
//	printf("CAN_test started\n");
	int i;
	

	CAN_message message;
	message.id = 0;
     14c:	1c 82       	std	Y+4, r1	; 0x04
     14e:	1b 82       	std	Y+3, r1	; 0x03
	message.length = 8;
     150:	88 e0       	ldi	r24, 0x08	; 8
     152:	8d 83       	std	Y+5, r24	; 0x05
	message.data = " ";
     154:	80 e0       	ldi	r24, 0x00	; 0
     156:	91 e0       	ldi	r25, 0x01	; 1
     158:	9f 83       	std	Y+7, r25	; 0x07
     15a:	8e 83       	std	Y+6, r24	; 0x06
			return -1;
		}

		_delay_ms(800);
	}*/ 
	return 0;
     15c:	80 e0       	ldi	r24, 0x00	; 0
     15e:	90 e0       	ldi	r25, 0x00	; 0
}
     160:	27 96       	adiw	r28, 0x07	; 7
     162:	0f b6       	in	r0, 0x3f	; 63
     164:	f8 94       	cli
     166:	de bf       	out	0x3e, r29	; 62
     168:	0f be       	out	0x3f, r0	; 63
     16a:	cd bf       	out	0x3d, r28	; 61
     16c:	cf 91       	pop	r28
     16e:	df 91       	pop	r29
     170:	08 95       	ret

00000172 <CAN_send>:

// Send string using CAN bus
int CAN_send(char* str, int id){
     172:	df 93       	push	r29
     174:	cf 93       	push	r28
     176:	cd b7       	in	r28, 0x3d	; 61
     178:	de b7       	in	r29, 0x3e	; 62
     17a:	2e 97       	sbiw	r28, 0x0e	; 14
     17c:	0f b6       	in	r0, 0x3f	; 63
     17e:	f8 94       	cli
     180:	de bf       	out	0x3e, r29	; 62
     182:	0f be       	out	0x3f, r0	; 63
     184:	cd bf       	out	0x3d, r28	; 61
     186:	9a 87       	std	Y+10, r25	; 0x0a
     188:	89 87       	std	Y+9, r24	; 0x09
     18a:	7c 87       	std	Y+12, r23	; 0x0c
     18c:	6b 87       	std	Y+11, r22	; 0x0b
	
	unsigned int part, i;
	int done = 0;
     18e:	1c 82       	std	Y+4, r1	; 0x04
     190:	1b 82       	std	Y+3, r1	; 0x03

	char *messg = "\0\0\0\0\0\0\0";
     192:	82 e0       	ldi	r24, 0x02	; 2
     194:	91 e0       	ldi	r25, 0x01	; 1
     196:	9a 83       	std	Y+2, r25	; 0x02
     198:	89 83       	std	Y+1, r24	; 0x01
	for(i = 0; i < 8; i++){
     19a:	1e 82       	std	Y+6, r1	; 0x06
     19c:	1d 82       	std	Y+5, r1	; 0x05
     19e:	15 c0       	rjmp	.+42     	; 0x1ca <CAN_send+0x58>
		messg[i] = str[i];
     1a0:	29 81       	ldd	r18, Y+1	; 0x01
     1a2:	3a 81       	ldd	r19, Y+2	; 0x02
     1a4:	8d 81       	ldd	r24, Y+5	; 0x05
     1a6:	9e 81       	ldd	r25, Y+6	; 0x06
     1a8:	d9 01       	movw	r26, r18
     1aa:	a8 0f       	add	r26, r24
     1ac:	b9 1f       	adc	r27, r25
     1ae:	29 85       	ldd	r18, Y+9	; 0x09
     1b0:	3a 85       	ldd	r19, Y+10	; 0x0a
     1b2:	8d 81       	ldd	r24, Y+5	; 0x05
     1b4:	9e 81       	ldd	r25, Y+6	; 0x06
     1b6:	f9 01       	movw	r30, r18
     1b8:	e8 0f       	add	r30, r24
     1ba:	f9 1f       	adc	r31, r25
     1bc:	80 81       	ld	r24, Z
     1be:	8c 93       	st	X, r24
	
	unsigned int part, i;
	int done = 0;

	char *messg = "\0\0\0\0\0\0\0";
	for(i = 0; i < 8; i++){
     1c0:	8d 81       	ldd	r24, Y+5	; 0x05
     1c2:	9e 81       	ldd	r25, Y+6	; 0x06
     1c4:	01 96       	adiw	r24, 0x01	; 1
     1c6:	9e 83       	std	Y+6, r25	; 0x06
     1c8:	8d 83       	std	Y+5, r24	; 0x05
     1ca:	8d 81       	ldd	r24, Y+5	; 0x05
     1cc:	9e 81       	ldd	r25, Y+6	; 0x06
     1ce:	88 30       	cpi	r24, 0x08	; 8
     1d0:	91 05       	cpc	r25, r1
     1d2:	30 f3       	brcs	.-52     	; 0x1a0 <CAN_send+0x2e>
		/*if (messg[i] == '\0') {
			break;
		}*/
	}

	cli(); // disable interrupts, to protect SPI-communication 
     1d4:	f8 94       	cli

	CAN_bit_modify(TXB0SIDH, 0xFF, (id>>3)); //transmit buffer 0 id high
     1d6:	8b 85       	ldd	r24, Y+11	; 0x0b
     1d8:	9c 85       	ldd	r25, Y+12	; 0x0c
     1da:	95 95       	asr	r25
     1dc:	87 95       	ror	r24
     1de:	95 95       	asr	r25
     1e0:	87 95       	ror	r24
     1e2:	95 95       	asr	r25
     1e4:	87 95       	ror	r24
     1e6:	98 2f       	mov	r25, r24
     1e8:	81 e3       	ldi	r24, 0x31	; 49
     1ea:	6f ef       	ldi	r22, 0xFF	; 255
     1ec:	49 2f       	mov	r20, r25
     1ee:	0e 94 54 03 	call	0x6a8	; 0x6a8 <CAN_bit_modify>
	CAN_bit_modify(TXB0SIDL, MASK_SIDL, (id<<5));//transmit buffer 0 id low
     1f2:	8b 85       	ldd	r24, Y+11	; 0x0b
     1f4:	98 2f       	mov	r25, r24
     1f6:	92 95       	swap	r25
     1f8:	99 0f       	add	r25, r25
     1fa:	90 7e       	andi	r25, 0xE0	; 224
     1fc:	82 e3       	ldi	r24, 0x32	; 50
     1fe:	60 ee       	ldi	r22, 0xE0	; 224
     200:	49 2f       	mov	r20, r25
     202:	0e 94 54 03 	call	0x6a8	; 0x6a8 <CAN_bit_modify>
	//CAN_write((char)messg.length, TXB0DLC);	// data length
	CAN_write((char)8, TXB0DLC);	// data length
     206:	88 e0       	ldi	r24, 0x08	; 8
     208:	65 e3       	ldi	r22, 0x35	; 53
     20a:	0e 94 a8 02 	call	0x550	; 0x550 <CAN_write>
	CAN_load_tx(messg, 0); //load transmit buffer from channel 0
     20e:	89 81       	ldd	r24, Y+1	; 0x01
     210:	9a 81       	ldd	r25, Y+2	; 0x02
     212:	60 e0       	ldi	r22, 0x00	; 0
     214:	0e 94 c5 02 	call	0x58a	; 0x58a <CAN_load_tx>
	//printf("\n\n%s\n\n", messg.data);
	//_delay_ms(1);
	CAN_rts(0); //request to send
     218:	80 e0       	ldi	r24, 0x00	; 0
     21a:	0e 94 06 03 	call	0x60c	; 0x60c <CAN_rts>

	//wait for send OK ()
	for(i = 0; i < 0xffff; i++){
     21e:	1e 82       	std	Y+6, r1	; 0x06
     220:	1d 82       	std	Y+5, r1	; 0x05
     222:	0d c0       	rjmp	.+26     	; 0x23e <CAN_send+0xcc>
		if((CAN_read_status() & MASK_TXREQ0) == 0) break;
     224:	0e 94 2a 03 	call	0x654	; 0x654 <CAN_read_status>
     228:	88 2f       	mov	r24, r24
     22a:	90 e0       	ldi	r25, 0x00	; 0
     22c:	84 70       	andi	r24, 0x04	; 4
     22e:	90 70       	andi	r25, 0x00	; 0
     230:	00 97       	sbiw	r24, 0x00	; 0
     232:	59 f0       	breq	.+22     	; 0x24a <CAN_send+0xd8>
	//printf("\n\n%s\n\n", messg.data);
	//_delay_ms(1);
	CAN_rts(0); //request to send

	//wait for send OK ()
	for(i = 0; i < 0xffff; i++){
     234:	8d 81       	ldd	r24, Y+5	; 0x05
     236:	9e 81       	ldd	r25, Y+6	; 0x06
     238:	01 96       	adiw	r24, 0x01	; 1
     23a:	9e 83       	std	Y+6, r25	; 0x06
     23c:	8d 83       	std	Y+5, r24	; 0x05
     23e:	8d 81       	ldd	r24, Y+5	; 0x05
     240:	9e 81       	ldd	r25, Y+6	; 0x06
     242:	2f ef       	ldi	r18, 0xFF	; 255
     244:	8f 3f       	cpi	r24, 0xFF	; 255
     246:	92 07       	cpc	r25, r18
     248:	69 f7       	brne	.-38     	; 0x224 <CAN_send+0xb2>
		if((CAN_read_status() & MASK_TXREQ0) == 0) break;
	}
	sei(); // enable interrupts again
     24a:	78 94       	sei
	if(i == 0xffff) return -1;
     24c:	8d 81       	ldd	r24, Y+5	; 0x05
     24e:	9e 81       	ldd	r25, Y+6	; 0x06
     250:	2f ef       	ldi	r18, 0xFF	; 255
     252:	8f 3f       	cpi	r24, 0xFF	; 255
     254:	92 07       	cpc	r25, r18
     256:	29 f4       	brne	.+10     	; 0x262 <CAN_send+0xf0>
     258:	8f ef       	ldi	r24, 0xFF	; 255
     25a:	9f ef       	ldi	r25, 0xFF	; 255
     25c:	9e 87       	std	Y+14, r25	; 0x0e
     25e:	8d 87       	std	Y+13, r24	; 0x0d
     260:	02 c0       	rjmp	.+4      	; 0x266 <CAN_send+0xf4>
			if(i == 0xffff) return -1;
		}

		if(str[i] == '\0') break;
*/
	return 0;
     262:	1e 86       	std	Y+14, r1	; 0x0e
     264:	1d 86       	std	Y+13, r1	; 0x0d
     266:	8d 85       	ldd	r24, Y+13	; 0x0d
     268:	9e 85       	ldd	r25, Y+14	; 0x0e
}
     26a:	2e 96       	adiw	r28, 0x0e	; 14
     26c:	0f b6       	in	r0, 0x3f	; 63
     26e:	f8 94       	cli
     270:	de bf       	out	0x3e, r29	; 62
     272:	0f be       	out	0x3f, r0	; 63
     274:	cd bf       	out	0x3d, r28	; 61
     276:	cf 91       	pop	r28
     278:	df 91       	pop	r29
     27a:	08 95       	ret

0000027c <CAN_receive>:

// Recieve string from CAN recieve buffer
int CAN_receive(CAN_message* msg, int rx){
     27c:	df 93       	push	r29
     27e:	cf 93       	push	r28
     280:	00 d0       	rcall	.+0      	; 0x282 <CAN_receive+0x6>
     282:	00 d0       	rcall	.+0      	; 0x284 <CAN_receive+0x8>
     284:	cd b7       	in	r28, 0x3d	; 61
     286:	de b7       	in	r29, 0x3e	; 62
     288:	9a 83       	std	Y+2, r25	; 0x02
     28a:	89 83       	std	Y+1, r24	; 0x01
     28c:	7c 83       	std	Y+4, r23	; 0x04
     28e:	6b 83       	std	Y+3, r22	; 0x03
	//FILHIT to check message type
	
	while((CAN_read_status() & MASK_CANINTF_RX0IF+2*rx) == 0); // loop until data received
     290:	0e 94 2a 03 	call	0x654	; 0x654 <CAN_read_status>
     294:	28 2f       	mov	r18, r24
     296:	30 e0       	ldi	r19, 0x00	; 0
     298:	8b 81       	ldd	r24, Y+3	; 0x03
     29a:	9c 81       	ldd	r25, Y+4	; 0x04
     29c:	88 0f       	add	r24, r24
     29e:	99 1f       	adc	r25, r25
     2a0:	01 96       	adiw	r24, 0x01	; 1
     2a2:	82 23       	and	r24, r18
     2a4:	93 23       	and	r25, r19
     2a6:	00 97       	sbiw	r24, 0x00	; 0
     2a8:	99 f3       	breq	.-26     	; 0x290 <CAN_receive+0x14>
	CAN_read_rx(msg, rx);
     2aa:	2b 81       	ldd	r18, Y+3	; 0x03
     2ac:	89 81       	ldd	r24, Y+1	; 0x01
     2ae:	9a 81       	ldd	r25, Y+2	; 0x02
     2b0:	62 2f       	mov	r22, r18
     2b2:	0e 94 5d 02 	call	0x4ba	; 0x4ba <CAN_read_rx>

	msg->id = 0x1F; //only id allowed
     2b6:	e9 81       	ldd	r30, Y+1	; 0x01
     2b8:	fa 81       	ldd	r31, Y+2	; 0x02
     2ba:	8f e1       	ldi	r24, 0x1F	; 31
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	91 83       	std	Z+1, r25	; 0x01
     2c0:	80 83       	st	Z, r24
	
	return 0;
     2c2:	80 e0       	ldi	r24, 0x00	; 0
     2c4:	90 e0       	ldi	r25, 0x00	; 0

}
     2c6:	0f 90       	pop	r0
     2c8:	0f 90       	pop	r0
     2ca:	0f 90       	pop	r0
     2cc:	0f 90       	pop	r0
     2ce:	cf 91       	pop	r28
     2d0:	df 91       	pop	r29
     2d2:	08 95       	ret

000002d4 <CAN_init_interrupt>:





void CAN_init_interrupt(){
     2d4:	df 93       	push	r29
     2d6:	cf 93       	push	r28
     2d8:	cd b7       	in	r28, 0x3d	; 61
     2da:	de b7       	in	r29, 0x3e	; 62
	//interrupt init
	DDRE = DDRE & 	0b11101111;
     2dc:	a2 e2       	ldi	r26, 0x22	; 34
     2de:	b0 e0       	ldi	r27, 0x00	; 0
     2e0:	e2 e2       	ldi	r30, 0x22	; 34
     2e2:	f0 e0       	ldi	r31, 0x00	; 0
     2e4:	80 81       	ld	r24, Z
     2e6:	8f 7e       	andi	r24, 0xEF	; 239
     2e8:	8c 93       	st	X, r24
	PORTE = PORTE | 0b00010000;
     2ea:	a3 e2       	ldi	r26, 0x23	; 35
     2ec:	b0 e0       	ldi	r27, 0x00	; 0
     2ee:	e3 e2       	ldi	r30, 0x23	; 35
     2f0:	f0 e0       	ldi	r31, 0x00	; 0
     2f2:	80 81       	ld	r24, Z
     2f4:	80 61       	ori	r24, 0x10	; 16
     2f6:	8c 93       	st	X, r24
	EICRB = 0;// | (0<<ISC41) | (0<<ISC40); ////////////////fix: ikke or med 0
     2f8:	ea e5       	ldi	r30, 0x5A	; 90
     2fa:	f0 e0       	ldi	r31, 0x00	; 0
     2fc:	10 82       	st	Z, r1
	EIMSK = EIMSK | (1<<INT4);
     2fe:	a9 e5       	ldi	r26, 0x59	; 89
     300:	b0 e0       	ldi	r27, 0x00	; 0
     302:	e9 e5       	ldi	r30, 0x59	; 89
     304:	f0 e0       	ldi	r31, 0x00	; 0
     306:	80 81       	ld	r24, Z
     308:	80 61       	ori	r24, 0x10	; 16
     30a:	8c 93       	st	X, r24
	sei();
     30c:	78 94       	sei
}
     30e:	cf 91       	pop	r28
     310:	df 91       	pop	r29
     312:	08 95       	ret

00000314 <sig_interrupt4>:


void sig_interrupt4() {
     314:	0f 93       	push	r16
     316:	1f 93       	push	r17
     318:	df 93       	push	r29
     31a:	cf 93       	push	r28
     31c:	cd b7       	in	r28, 0x3d	; 61
     31e:	de b7       	in	r29, 0x3e	; 62
     320:	27 97       	sbiw	r28, 0x07	; 7
     322:	0f b6       	in	r0, 0x3f	; 63
     324:	f8 94       	cli
     326:	de bf       	out	0x3e, r29	; 62
     328:	0f be       	out	0x3f, r0	; 63
     32a:	cd bf       	out	0x3d, r28	; 61

	CAN_message received;
	received.data = "\0\0\0\0\0\0\0\0";
     32c:	8a e0       	ldi	r24, 0x0A	; 10
     32e:	91 e0       	ldi	r25, 0x01	; 1
     330:	9d 83       	std	Y+5, r25	; 0x05
     332:	8c 83       	std	Y+4, r24	; 0x04

    CAN_receive(&received, 0);
     334:	ce 01       	movw	r24, r28
     336:	01 96       	adiw	r24, 0x01	; 1
     338:	60 e0       	ldi	r22, 0x00	; 0
     33a:	70 e0       	ldi	r23, 0x00	; 0
     33c:	0e 94 3e 01 	call	0x27c	; 0x27c <CAN_receive>

//	CAN_send(received.data, 0x1F);

	if (received.data[0] == (int)15) { //receive packet starting with 15 (our group number)
     340:	ec 81       	ldd	r30, Y+4	; 0x04
     342:	fd 81       	ldd	r31, Y+5	; 0x05
     344:	80 81       	ld	r24, Z
     346:	8f 30       	cpi	r24, 0x0F	; 15
     348:	09 f0       	breq	.+2      	; 0x34c <sig_interrupt4+0x38>
     34a:	5c c0       	rjmp	.+184    	; 0x404 <sig_interrupt4+0xf0>
	
		switch (received.data[1]) {
     34c:	8c 81       	ldd	r24, Y+4	; 0x04
     34e:	9d 81       	ldd	r25, Y+5	; 0x05
     350:	fc 01       	movw	r30, r24
     352:	31 96       	adiw	r30, 0x01	; 1
     354:	80 81       	ld	r24, Z
     356:	28 2f       	mov	r18, r24
     358:	30 e0       	ldi	r19, 0x00	; 0
     35a:	3f 83       	std	Y+7, r19	; 0x07
     35c:	2e 83       	std	Y+6, r18	; 0x06
     35e:	8e 81       	ldd	r24, Y+6	; 0x06
     360:	9f 81       	ldd	r25, Y+7	; 0x07
     362:	82 36       	cpi	r24, 0x62	; 98
     364:	91 05       	cpc	r25, r1
     366:	09 f4       	brne	.+2      	; 0x36a <sig_interrupt4+0x56>
     368:	4b c0       	rjmp	.+150    	; 0x400 <sig_interrupt4+0xec>
     36a:	2e 81       	ldd	r18, Y+6	; 0x06
     36c:	3f 81       	ldd	r19, Y+7	; 0x07
     36e:	23 36       	cpi	r18, 0x63	; 99
     370:	31 05       	cpc	r19, r1
     372:	34 f4       	brge	.+12     	; 0x380 <sig_interrupt4+0x6c>
     374:	8e 81       	ldd	r24, Y+6	; 0x06
     376:	9f 81       	ldd	r25, Y+7	; 0x07
     378:	81 36       	cpi	r24, 0x61	; 97
     37a:	91 05       	cpc	r25, r1
     37c:	e1 f0       	breq	.+56     	; 0x3b6 <sig_interrupt4+0xa2>
     37e:	42 c0       	rjmp	.+132    	; 0x404 <sig_interrupt4+0xf0>
     380:	2e 81       	ldd	r18, Y+6	; 0x06
     382:	3f 81       	ldd	r19, Y+7	; 0x07
     384:	28 37       	cpi	r18, 0x78	; 120
     386:	31 05       	cpc	r19, r1
     388:	31 f0       	breq	.+12     	; 0x396 <sig_interrupt4+0x82>
     38a:	8e 81       	ldd	r24, Y+6	; 0x06
     38c:	9f 81       	ldd	r25, Y+7	; 0x07
     38e:	89 37       	cpi	r24, 0x79	; 121
     390:	91 05       	cpc	r25, r1
     392:	49 f0       	breq	.+18     	; 0x3a6 <sig_interrupt4+0x92>
     394:	37 c0       	rjmp	.+110    	; 0x404 <sig_interrupt4+0xf0>
			case 'x': //receive joystic x-axis data
				set_position((int8_t) received.data[2]);
     396:	8c 81       	ldd	r24, Y+4	; 0x04
     398:	9d 81       	ldd	r25, Y+5	; 0x05
     39a:	fc 01       	movw	r30, r24
     39c:	32 96       	adiw	r30, 0x02	; 2
     39e:	80 81       	ld	r24, Z
     3a0:	0e 94 b8 04 	call	0x970	; 0x970 <set_position>
     3a4:	2f c0       	rjmp	.+94     	; 0x404 <sig_interrupt4+0xf0>
				break;
			case 'y': //receive joystic y-axis data
				motor_set_reference((int8_t) received.data[2]);
     3a6:	8c 81       	ldd	r24, Y+4	; 0x04
     3a8:	9d 81       	ldd	r25, Y+5	; 0x05
     3aa:	fc 01       	movw	r30, r24
     3ac:	32 96       	adiw	r30, 0x02	; 2
     3ae:	80 81       	ld	r24, Z
     3b0:	0e 94 99 07 	call	0xf32	; 0xf32 <motor_set_reference>
     3b4:	27 c0       	rjmp	.+78     	; 0x404 <sig_interrupt4+0xf0>
				break;
			case 'a': //read score
				sprintf(received.data, "%d", get_score());
     3b6:	0c 81       	ldd	r16, Y+4	; 0x04
     3b8:	1d 81       	ldd	r17, Y+5	; 0x05
     3ba:	0e 94 93 05 	call	0xb26	; 0xb26 <get_score>
     3be:	9c 01       	movw	r18, r24
     3c0:	00 d0       	rcall	.+0      	; 0x3c2 <sig_interrupt4+0xae>
     3c2:	00 d0       	rcall	.+0      	; 0x3c4 <sig_interrupt4+0xb0>
     3c4:	00 d0       	rcall	.+0      	; 0x3c6 <sig_interrupt4+0xb2>
     3c6:	ed b7       	in	r30, 0x3d	; 61
     3c8:	fe b7       	in	r31, 0x3e	; 62
     3ca:	31 96       	adiw	r30, 0x01	; 1
     3cc:	11 83       	std	Z+1, r17	; 0x01
     3ce:	00 83       	st	Z, r16
     3d0:	83 e1       	ldi	r24, 0x13	; 19
     3d2:	91 e0       	ldi	r25, 0x01	; 1
     3d4:	93 83       	std	Z+3, r25	; 0x03
     3d6:	82 83       	std	Z+2, r24	; 0x02
     3d8:	35 83       	std	Z+5, r19	; 0x05
     3da:	24 83       	std	Z+4, r18	; 0x04
     3dc:	0e 94 bd 10 	call	0x217a	; 0x217a <sprintf>
     3e0:	2d b7       	in	r18, 0x3d	; 61
     3e2:	3e b7       	in	r19, 0x3e	; 62
     3e4:	2a 5f       	subi	r18, 0xFA	; 250
     3e6:	3f 4f       	sbci	r19, 0xFF	; 255
     3e8:	0f b6       	in	r0, 0x3f	; 63
     3ea:	f8 94       	cli
     3ec:	3e bf       	out	0x3e, r19	; 62
     3ee:	0f be       	out	0x3f, r0	; 63
     3f0:	2d bf       	out	0x3d, r18	; 61
				CAN_send(received.data, 0x1F);
     3f2:	8c 81       	ldd	r24, Y+4	; 0x04
     3f4:	9d 81       	ldd	r25, Y+5	; 0x05
     3f6:	6f e1       	ldi	r22, 0x1F	; 31
     3f8:	70 e0       	ldi	r23, 0x00	; 0
     3fa:	0e 94 b9 00 	call	0x172	; 0x172 <CAN_send>
     3fe:	02 c0       	rjmp	.+4      	; 0x404 <sig_interrupt4+0xf0>
				break;
			case 'b': //joystick button pressed
				trig_solenoid();
     400:	0e 94 33 06 	call	0xc66	; 0xc66 <trig_solenoid>
		}
	
	}


}
     404:	27 96       	adiw	r28, 0x07	; 7
     406:	0f b6       	in	r0, 0x3f	; 63
     408:	f8 94       	cli
     40a:	de bf       	out	0x3e, r29	; 62
     40c:	0f be       	out	0x3f, r0	; 63
     40e:	cd bf       	out	0x3d, r28	; 61
     410:	cf 91       	pop	r28
     412:	df 91       	pop	r29
     414:	1f 91       	pop	r17
     416:	0f 91       	pop	r16
     418:	08 95       	ret

0000041a <CAN_reset>:
#include "mcp2515.h"
#include "spi.h"

// Reset the CAN chip
void CAN_reset(void){
     41a:	df 93       	push	r29
     41c:	cf 93       	push	r28
     41e:	cd b7       	in	r28, 0x3d	; 61
     420:	de b7       	in	r29, 0x3e	; 62
	SPI_SelectSlave(SPI_CAN);
     422:	83 e7       	ldi	r24, 0x73	; 115
     424:	0e 94 aa 03 	call	0x754	; 0x754 <SPI_SelectSlave>
	SPI_MasterTransmit(INS_RESET);
     428:	80 ec       	ldi	r24, 0xC0	; 192
     42a:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	SPI_NoSlave();
     42e:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>
}
     432:	cf 91       	pop	r28
     434:	df 91       	pop	r29
     436:	08 95       	ret

00000438 <CAN_read>:

// Read
void CAN_read(char* data, uint8_t address , int data_count){
     438:	0f 93       	push	r16
     43a:	1f 93       	push	r17
     43c:	df 93       	push	r29
     43e:	cf 93       	push	r28
     440:	cd b7       	in	r28, 0x3d	; 61
     442:	de b7       	in	r29, 0x3e	; 62
     444:	27 97       	sbiw	r28, 0x07	; 7
     446:	0f b6       	in	r0, 0x3f	; 63
     448:	f8 94       	cli
     44a:	de bf       	out	0x3e, r29	; 62
     44c:	0f be       	out	0x3f, r0	; 63
     44e:	cd bf       	out	0x3d, r28	; 61
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	8b 83       	std	Y+3, r24	; 0x03
     454:	6d 83       	std	Y+5, r22	; 0x05
     456:	5f 83       	std	Y+7, r21	; 0x07
     458:	4e 83       	std	Y+6, r20	; 0x06
	int i;
	SPI_SelectSlave(SPI_CAN);	
     45a:	83 e7       	ldi	r24, 0x73	; 115
     45c:	0e 94 aa 03 	call	0x754	; 0x754 <SPI_SelectSlave>

	SPI_MasterTransmit(INS_READ);
     460:	83 e0       	ldi	r24, 0x03	; 3
     462:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	SPI_MasterTransmit((char)address);
     466:	8d 81       	ldd	r24, Y+5	; 0x05
     468:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	for(i = 0; i < data_count; i++){
     46c:	1a 82       	std	Y+2, r1	; 0x02
     46e:	19 82       	std	Y+1, r1	; 0x01
     470:	10 c0       	rjmp	.+32     	; 0x492 <CAN_read+0x5a>
		data[i] = SPI_MasterReceive();
     472:	29 81       	ldd	r18, Y+1	; 0x01
     474:	3a 81       	ldd	r19, Y+2	; 0x02
     476:	8b 81       	ldd	r24, Y+3	; 0x03
     478:	9c 81       	ldd	r25, Y+4	; 0x04
     47a:	8c 01       	movw	r16, r24
     47c:	02 0f       	add	r16, r18
     47e:	13 1f       	adc	r17, r19
     480:	0e 94 98 03 	call	0x730	; 0x730 <SPI_MasterReceive>
     484:	f8 01       	movw	r30, r16
     486:	80 83       	st	Z, r24
	int i;
	SPI_SelectSlave(SPI_CAN);	

	SPI_MasterTransmit(INS_READ);
	SPI_MasterTransmit((char)address);
	for(i = 0; i < data_count; i++){
     488:	89 81       	ldd	r24, Y+1	; 0x01
     48a:	9a 81       	ldd	r25, Y+2	; 0x02
     48c:	01 96       	adiw	r24, 0x01	; 1
     48e:	9a 83       	std	Y+2, r25	; 0x02
     490:	89 83       	std	Y+1, r24	; 0x01
     492:	29 81       	ldd	r18, Y+1	; 0x01
     494:	3a 81       	ldd	r19, Y+2	; 0x02
     496:	8e 81       	ldd	r24, Y+6	; 0x06
     498:	9f 81       	ldd	r25, Y+7	; 0x07
     49a:	28 17       	cp	r18, r24
     49c:	39 07       	cpc	r19, r25
     49e:	4c f3       	brlt	.-46     	; 0x472 <CAN_read+0x3a>
		data[i] = SPI_MasterReceive();
	}

	SPI_NoSlave();
     4a0:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>

}
     4a4:	27 96       	adiw	r28, 0x07	; 7
     4a6:	0f b6       	in	r0, 0x3f	; 63
     4a8:	f8 94       	cli
     4aa:	de bf       	out	0x3e, r29	; 62
     4ac:	0f be       	out	0x3f, r0	; 63
     4ae:	cd bf       	out	0x3d, r28	; 61
     4b0:	cf 91       	pop	r28
     4b2:	df 91       	pop	r29
     4b4:	1f 91       	pop	r17
     4b6:	0f 91       	pop	r16
     4b8:	08 95       	ret

000004ba <CAN_read_rx>:

void CAN_read_rx(CAN_message* msg, uint8_t rx){
     4ba:	0f 93       	push	r16
     4bc:	1f 93       	push	r17
     4be:	df 93       	push	r29
     4c0:	cf 93       	push	r28
     4c2:	00 d0       	rcall	.+0      	; 0x4c4 <CAN_read_rx+0xa>
     4c4:	00 d0       	rcall	.+0      	; 0x4c6 <CAN_read_rx+0xc>
     4c6:	0f 92       	push	r0
     4c8:	cd b7       	in	r28, 0x3d	; 61
     4ca:	de b7       	in	r29, 0x3e	; 62
     4cc:	9c 83       	std	Y+4, r25	; 0x04
     4ce:	8b 83       	std	Y+3, r24	; 0x03
     4d0:	6d 83       	std	Y+5, r22	; 0x05
	int i;
	if (rx>1)
     4d2:	8d 81       	ldd	r24, Y+5	; 0x05
     4d4:	82 30       	cpi	r24, 0x02	; 2
     4d6:	90 f5       	brcc	.+100    	; 0x53c <CAN_read_rx+0x82>
		return;
	if(rx == 0) rx = 1; //decode rx0 to word for "read from rxb0", standard frame
     4d8:	8d 81       	ldd	r24, Y+5	; 0x05
     4da:	88 23       	and	r24, r24
     4dc:	19 f4       	brne	.+6      	; 0x4e4 <CAN_read_rx+0x2a>
     4de:	81 e0       	ldi	r24, 0x01	; 1
     4e0:	8d 83       	std	Y+5, r24	; 0x05
     4e2:	05 c0       	rjmp	.+10     	; 0x4ee <CAN_read_rx+0x34>
	else if(rx == 1) rx = 3; //decode rx1 to intruction for "read from rxb1", standard frame
     4e4:	8d 81       	ldd	r24, Y+5	; 0x05
     4e6:	81 30       	cpi	r24, 0x01	; 1
     4e8:	11 f4       	brne	.+4      	; 0x4ee <CAN_read_rx+0x34>
     4ea:	83 e0       	ldi	r24, 0x03	; 3
     4ec:	8d 83       	std	Y+5, r24	; 0x05
	
	SPI_SelectSlave(SPI_CAN);	
     4ee:	83 e7       	ldi	r24, 0x73	; 115
     4f0:	0e 94 aa 03 	call	0x754	; 0x754 <SPI_SelectSlave>
	SPI_MasterTransmit(INS_READ_RX | (rx<<1));
     4f4:	8d 81       	ldd	r24, Y+5	; 0x05
     4f6:	88 2f       	mov	r24, r24
     4f8:	90 e0       	ldi	r25, 0x00	; 0
     4fa:	88 0f       	add	r24, r24
     4fc:	99 1f       	adc	r25, r25
     4fe:	80 69       	ori	r24, 0x90	; 144
     500:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	for (i = 0; i < 8; i++){
     504:	1a 82       	std	Y+2, r1	; 0x02
     506:	19 82       	std	Y+1, r1	; 0x01
     508:	12 c0       	rjmp	.+36     	; 0x52e <CAN_read_rx+0x74>
		msg->data[i] = SPI_MasterReceive();
     50a:	eb 81       	ldd	r30, Y+3	; 0x03
     50c:	fc 81       	ldd	r31, Y+4	; 0x04
     50e:	23 81       	ldd	r18, Z+3	; 0x03
     510:	34 81       	ldd	r19, Z+4	; 0x04
     512:	89 81       	ldd	r24, Y+1	; 0x01
     514:	9a 81       	ldd	r25, Y+2	; 0x02
     516:	89 01       	movw	r16, r18
     518:	08 0f       	add	r16, r24
     51a:	19 1f       	adc	r17, r25
     51c:	0e 94 98 03 	call	0x730	; 0x730 <SPI_MasterReceive>
     520:	f8 01       	movw	r30, r16
     522:	80 83       	st	Z, r24
	if(rx == 0) rx = 1; //decode rx0 to word for "read from rxb0", standard frame
	else if(rx == 1) rx = 3; //decode rx1 to intruction for "read from rxb1", standard frame
	
	SPI_SelectSlave(SPI_CAN);	
	SPI_MasterTransmit(INS_READ_RX | (rx<<1));
	for (i = 0; i < 8; i++){
     524:	89 81       	ldd	r24, Y+1	; 0x01
     526:	9a 81       	ldd	r25, Y+2	; 0x02
     528:	01 96       	adiw	r24, 0x01	; 1
     52a:	9a 83       	std	Y+2, r25	; 0x02
     52c:	89 83       	std	Y+1, r24	; 0x01
     52e:	89 81       	ldd	r24, Y+1	; 0x01
     530:	9a 81       	ldd	r25, Y+2	; 0x02
     532:	88 30       	cpi	r24, 0x08	; 8
     534:	91 05       	cpc	r25, r1
     536:	4c f3       	brlt	.-46     	; 0x50a <CAN_read_rx+0x50>
		msg->data[i] = SPI_MasterReceive();
	}
	
	SPI_NoSlave();
     538:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>
}
     53c:	0f 90       	pop	r0
     53e:	0f 90       	pop	r0
     540:	0f 90       	pop	r0
     542:	0f 90       	pop	r0
     544:	0f 90       	pop	r0
     546:	cf 91       	pop	r28
     548:	df 91       	pop	r29
     54a:	1f 91       	pop	r17
     54c:	0f 91       	pop	r16
     54e:	08 95       	ret

00000550 <CAN_write>:

void CAN_write(char data, uint8_t address){
     550:	df 93       	push	r29
     552:	cf 93       	push	r28
     554:	00 d0       	rcall	.+0      	; 0x556 <CAN_write+0x6>
     556:	00 d0       	rcall	.+0      	; 0x558 <CAN_write+0x8>
     558:	cd b7       	in	r28, 0x3d	; 61
     55a:	de b7       	in	r29, 0x3e	; 62
     55c:	8b 83       	std	Y+3, r24	; 0x03
     55e:	6c 83       	std	Y+4, r22	; 0x04
	int i;
	SPI_SelectSlave(SPI_CAN);	
     560:	83 e7       	ldi	r24, 0x73	; 115
     562:	0e 94 aa 03 	call	0x754	; 0x754 <SPI_SelectSlave>

	SPI_MasterTransmit(INS_WRITE);
     566:	82 e0       	ldi	r24, 0x02	; 2
     568:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	SPI_MasterTransmit((char)address);
     56c:	8c 81       	ldd	r24, Y+4	; 0x04
     56e:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
		SPI_MasterTransmit(data);
     572:	8b 81       	ldd	r24, Y+3	; 0x03
     574:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>

	SPI_NoSlave();
     578:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>

}
     57c:	0f 90       	pop	r0
     57e:	0f 90       	pop	r0
     580:	0f 90       	pop	r0
     582:	0f 90       	pop	r0
     584:	cf 91       	pop	r28
     586:	df 91       	pop	r29
     588:	08 95       	ret

0000058a <CAN_load_tx>:
//tx = "modul" (3 output "kanaler")
void CAN_load_tx(char* msg, uint8_t tx){
     58a:	df 93       	push	r29
     58c:	cf 93       	push	r28
     58e:	00 d0       	rcall	.+0      	; 0x590 <CAN_load_tx+0x6>
     590:	00 d0       	rcall	.+0      	; 0x592 <CAN_load_tx+0x8>
     592:	0f 92       	push	r0
     594:	cd b7       	in	r28, 0x3d	; 61
     596:	de b7       	in	r29, 0x3e	; 62
     598:	9c 83       	std	Y+4, r25	; 0x04
     59a:	8b 83       	std	Y+3, r24	; 0x03
     59c:	6d 83       	std	Y+5, r22	; 0x05
	int i;
	if (tx>2)
     59e:	8d 81       	ldd	r24, Y+5	; 0x05
     5a0:	83 30       	cpi	r24, 0x03	; 3
     5a2:	60 f5       	brcc	.+88     	; 0x5fc <CAN_load_tx+0x72>
		return;
	tx = (tx+1)*2 - 1; //convert to abc-format as explained in table 12-5
     5a4:	8d 81       	ldd	r24, Y+5	; 0x05
     5a6:	88 2f       	mov	r24, r24
     5a8:	90 e0       	ldi	r25, 0x00	; 0
     5aa:	01 96       	adiw	r24, 0x01	; 1
     5ac:	88 0f       	add	r24, r24
     5ae:	99 1f       	adc	r25, r25
     5b0:	81 50       	subi	r24, 0x01	; 1
     5b2:	8d 83       	std	Y+5, r24	; 0x05
	SPI_SelectSlave(SPI_CAN);
     5b4:	83 e7       	ldi	r24, 0x73	; 115
     5b6:	0e 94 aa 03 	call	0x754	; 0x754 <SPI_SelectSlave>
	
	SPI_MasterTransmit(INS_LOAD_TX | tx);
     5ba:	8d 81       	ldd	r24, Y+5	; 0x05
     5bc:	80 64       	ori	r24, 0x40	; 64
     5be:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	for(i = 0; i < 8; i++){
     5c2:	1a 82       	std	Y+2, r1	; 0x02
     5c4:	19 82       	std	Y+1, r1	; 0x01
     5c6:	0f c0       	rjmp	.+30     	; 0x5e6 <CAN_load_tx+0x5c>
		//printf("%c", data[i]);
		SPI_MasterTransmit(msg[i]);
     5c8:	29 81       	ldd	r18, Y+1	; 0x01
     5ca:	3a 81       	ldd	r19, Y+2	; 0x02
     5cc:	8b 81       	ldd	r24, Y+3	; 0x03
     5ce:	9c 81       	ldd	r25, Y+4	; 0x04
     5d0:	fc 01       	movw	r30, r24
     5d2:	e2 0f       	add	r30, r18
     5d4:	f3 1f       	adc	r31, r19
     5d6:	80 81       	ld	r24, Z
     5d8:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
		return;
	tx = (tx+1)*2 - 1; //convert to abc-format as explained in table 12-5
	SPI_SelectSlave(SPI_CAN);
	
	SPI_MasterTransmit(INS_LOAD_TX | tx);
	for(i = 0; i < 8; i++){
     5dc:	89 81       	ldd	r24, Y+1	; 0x01
     5de:	9a 81       	ldd	r25, Y+2	; 0x02
     5e0:	01 96       	adiw	r24, 0x01	; 1
     5e2:	9a 83       	std	Y+2, r25	; 0x02
     5e4:	89 83       	std	Y+1, r24	; 0x01
     5e6:	89 81       	ldd	r24, Y+1	; 0x01
     5e8:	9a 81       	ldd	r25, Y+2	; 0x02
     5ea:	88 30       	cpi	r24, 0x08	; 8
     5ec:	91 05       	cpc	r25, r1
     5ee:	64 f3       	brlt	.-40     	; 0x5c8 <CAN_load_tx+0x3e>
		//printf("%c", data[i]);
		SPI_MasterTransmit(msg[i]);
	}

	SPI_NoSlave();
     5f0:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>
	printf("\n");
     5f4:	8a e0       	ldi	r24, 0x0A	; 10
     5f6:	90 e0       	ldi	r25, 0x00	; 0
     5f8:	0e 94 b6 10 	call	0x216c	; 0x216c <putchar>
}
     5fc:	0f 90       	pop	r0
     5fe:	0f 90       	pop	r0
     600:	0f 90       	pop	r0
     602:	0f 90       	pop	r0
     604:	0f 90       	pop	r0
     606:	cf 91       	pop	r28
     608:	df 91       	pop	r29
     60a:	08 95       	ret

0000060c <CAN_rts>:

void CAN_rts(uint8_t tx){
     60c:	df 93       	push	r29
     60e:	cf 93       	push	r28
     610:	0f 92       	push	r0
     612:	cd b7       	in	r28, 0x3d	; 61
     614:	de b7       	in	r29, 0x3e	; 62
     616:	89 83       	std	Y+1, r24	; 0x01
	if (tx == 0) tx = 1;
     618:	89 81       	ldd	r24, Y+1	; 0x01
     61a:	88 23       	and	r24, r24
     61c:	19 f4       	brne	.+6      	; 0x624 <CAN_rts+0x18>
     61e:	81 e0       	ldi	r24, 0x01	; 1
     620:	89 83       	std	Y+1, r24	; 0x01
     622:	0b c0       	rjmp	.+22     	; 0x63a <CAN_rts+0x2e>
	else if (tx == 1) tx = 2;
     624:	89 81       	ldd	r24, Y+1	; 0x01
     626:	81 30       	cpi	r24, 0x01	; 1
     628:	19 f4       	brne	.+6      	; 0x630 <CAN_rts+0x24>
     62a:	82 e0       	ldi	r24, 0x02	; 2
     62c:	89 83       	std	Y+1, r24	; 0x01
     62e:	05 c0       	rjmp	.+10     	; 0x63a <CAN_rts+0x2e>
	else if (tx == 2) tx = 4;
     630:	89 81       	ldd	r24, Y+1	; 0x01
     632:	82 30       	cpi	r24, 0x02	; 2
     634:	59 f4       	brne	.+22     	; 0x64c <CAN_rts+0x40>
     636:	84 e0       	ldi	r24, 0x04	; 4
     638:	89 83       	std	Y+1, r24	; 0x01
	else return;
	
	SPI_SelectSlave(SPI_CAN);
     63a:	83 e7       	ldi	r24, 0x73	; 115
     63c:	0e 94 aa 03 	call	0x754	; 0x754 <SPI_SelectSlave>
	//printf("Rts: 0x%x\n", (INS_RTS | tx));
	SPI_MasterTransmit(INS_RTS | tx);
     640:	89 81       	ldd	r24, Y+1	; 0x01
     642:	80 68       	ori	r24, 0x80	; 128
     644:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>

	SPI_NoSlave();
     648:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>
}
     64c:	0f 90       	pop	r0
     64e:	cf 91       	pop	r28
     650:	df 91       	pop	r29
     652:	08 95       	ret

00000654 <CAN_read_status>:

uint8_t CAN_read_status(void){
     654:	df 93       	push	r29
     656:	cf 93       	push	r28
     658:	0f 92       	push	r0
     65a:	cd b7       	in	r28, 0x3d	; 61
     65c:	de b7       	in	r29, 0x3e	; 62
	char status;
	SPI_SelectSlave(SPI_CAN);
     65e:	83 e7       	ldi	r24, 0x73	; 115
     660:	0e 94 aa 03 	call	0x754	; 0x754 <SPI_SelectSlave>

	SPI_MasterTransmit(INS_READ_STATUS);
     664:	80 ea       	ldi	r24, 0xA0	; 160
     666:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	status = SPI_MasterReceive();
     66a:	0e 94 98 03 	call	0x730	; 0x730 <SPI_MasterReceive>
     66e:	89 83       	std	Y+1, r24	; 0x01

	SPI_NoSlave();
     670:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>
	
	return (uint8_t) status;
     674:	89 81       	ldd	r24, Y+1	; 0x01

}
     676:	0f 90       	pop	r0
     678:	cf 91       	pop	r28
     67a:	df 91       	pop	r29
     67c:	08 95       	ret

0000067e <CAN_rx_status>:

uint8_t CAN_rx_status(void){
     67e:	df 93       	push	r29
     680:	cf 93       	push	r28
     682:	0f 92       	push	r0
     684:	cd b7       	in	r28, 0x3d	; 61
     686:	de b7       	in	r29, 0x3e	; 62

	char status;
	SPI_SelectSlave(SPI_CAN);
     688:	83 e7       	ldi	r24, 0x73	; 115
     68a:	0e 94 aa 03 	call	0x754	; 0x754 <SPI_SelectSlave>

	SPI_MasterTransmit(INS_RX_STATUS);
     68e:	80 eb       	ldi	r24, 0xB0	; 176
     690:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	status = SPI_MasterReceive();
     694:	0e 94 98 03 	call	0x730	; 0x730 <SPI_MasterReceive>
     698:	89 83       	std	Y+1, r24	; 0x01

	SPI_NoSlave();
     69a:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>
	
	return (uint8_t) status;
     69e:	89 81       	ldd	r24, Y+1	; 0x01

}
     6a0:	0f 90       	pop	r0
     6a2:	cf 91       	pop	r28
     6a4:	df 91       	pop	r29
     6a6:	08 95       	ret

000006a8 <CAN_bit_modify>:

void CAN_bit_modify(uint8_t address, uint8_t mask, uint8_t data){
     6a8:	df 93       	push	r29
     6aa:	cf 93       	push	r28
     6ac:	00 d0       	rcall	.+0      	; 0x6ae <CAN_bit_modify+0x6>
     6ae:	0f 92       	push	r0
     6b0:	cd b7       	in	r28, 0x3d	; 61
     6b2:	de b7       	in	r29, 0x3e	; 62
     6b4:	89 83       	std	Y+1, r24	; 0x01
     6b6:	6a 83       	std	Y+2, r22	; 0x02
     6b8:	4b 83       	std	Y+3, r20	; 0x03
	SPI_SelectSlave(SPI_CAN);
     6ba:	83 e7       	ldi	r24, 0x73	; 115
     6bc:	0e 94 aa 03 	call	0x754	; 0x754 <SPI_SelectSlave>


	SPI_MasterTransmit((char)INS_BIT_MODIFY);	
     6c0:	85 e0       	ldi	r24, 0x05	; 5
     6c2:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	SPI_MasterTransmit((char)address);
     6c6:	89 81       	ldd	r24, Y+1	; 0x01
     6c8:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	SPI_MasterTransmit((char)mask);
     6cc:	8a 81       	ldd	r24, Y+2	; 0x02
     6ce:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	SPI_MasterTransmit((char)data);
     6d2:	8b 81       	ldd	r24, Y+3	; 0x03
     6d4:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>

	SPI_NoSlave();
     6d8:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>
}
     6dc:	0f 90       	pop	r0
     6de:	0f 90       	pop	r0
     6e0:	0f 90       	pop	r0
     6e2:	cf 91       	pop	r28
     6e4:	df 91       	pop	r29
     6e6:	08 95       	ret

000006e8 <SPI_MasterInit>:
#include <avr/interrupt.h>
#include "spi.h"

// Initialize the SPI Master interface
void SPI_MasterInit(void)
{
     6e8:	df 93       	push	r29
     6ea:	cf 93       	push	r28
     6ec:	cd b7       	in	r28, 0x3d	; 61
     6ee:	de b7       	in	r29, 0x3e	; 62
	/* Set MISO input, other pins output */
	DDRB = (0b11110111);;
     6f0:	e7 e3       	ldi	r30, 0x37	; 55
     6f2:	f0 e0       	ldi	r31, 0x00	; 0
     6f4:	87 ef       	ldi	r24, 0xF7	; 247
     6f6:	80 83       	st	Z, r24
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     6f8:	ed e2       	ldi	r30, 0x2D	; 45
     6fa:	f0 e0       	ldi	r31, 0x00	; 0
     6fc:	81 e5       	ldi	r24, 0x51	; 81
     6fe:	80 83       	st	Z, r24
	SPI_NoSlave();
     700:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>
}
     704:	cf 91       	pop	r28
     706:	df 91       	pop	r29
     708:	08 95       	ret

0000070a <SPI_MasterTransmit>:

// Transmit char over SPI
void SPI_MasterTransmit(char cData)
{
     70a:	df 93       	push	r29
     70c:	cf 93       	push	r28
     70e:	0f 92       	push	r0
     710:	cd b7       	in	r28, 0x3d	; 61
     712:	de b7       	in	r29, 0x3e	; 62
     714:	89 83       	std	Y+1, r24	; 0x01
	/* Start transmission */
	SPDR = cData;
     716:	ef e2       	ldi	r30, 0x2F	; 47
     718:	f0 e0       	ldi	r31, 0x00	; 0
     71a:	89 81       	ldd	r24, Y+1	; 0x01
     71c:	80 83       	st	Z, r24
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     71e:	ee e2       	ldi	r30, 0x2E	; 46
     720:	f0 e0       	ldi	r31, 0x00	; 0
     722:	80 81       	ld	r24, Z
     724:	88 23       	and	r24, r24
     726:	dc f7       	brge	.-10     	; 0x71e <SPI_MasterTransmit+0x14>
}
     728:	0f 90       	pop	r0
     72a:	cf 91       	pop	r28
     72c:	df 91       	pop	r29
     72e:	08 95       	ret

00000730 <SPI_MasterReceive>:

// Recieve char over SPI
char SPI_MasterReceive(void)
{
     730:	df 93       	push	r29
     732:	cf 93       	push	r28
     734:	cd b7       	in	r28, 0x3d	; 61
     736:	de b7       	in	r29, 0x3e	; 62
	//send dummy char, to shift the SPDR
	SPI_MasterTransmit('@');
     738:	80 e4       	ldi	r24, 0x40	; 64
     73a:	0e 94 85 03 	call	0x70a	; 0x70a <SPI_MasterTransmit>
	
	/* Wait for reception complete */
	while(!(SPSR & (1<<SPIF)));
     73e:	ee e2       	ldi	r30, 0x2E	; 46
     740:	f0 e0       	ldi	r31, 0x00	; 0
     742:	80 81       	ld	r24, Z
     744:	88 23       	and	r24, r24
     746:	dc f7       	brge	.-10     	; 0x73e <SPI_MasterReceive+0xe>
	
	

	/* Return data register */
	return SPDR;
     748:	ef e2       	ldi	r30, 0x2F	; 47
     74a:	f0 e0       	ldi	r31, 0x00	; 0
     74c:	80 81       	ld	r24, Z
}
     74e:	cf 91       	pop	r28
     750:	df 91       	pop	r29
     752:	08 95       	ret

00000754 <SPI_SelectSlave>:

// Select SPI slave to send data to
void SPI_SelectSlave(char slave){ //remove argument!!
     754:	df 93       	push	r29
     756:	cf 93       	push	r28
     758:	0f 92       	push	r0
     75a:	cd b7       	in	r28, 0x3d	; 61
     75c:	de b7       	in	r29, 0x3e	; 62
     75e:	89 83       	std	Y+1, r24	; 0x01
		PORTB = PORTB & ~(1<<DDB0) ; // set SS for CAN low 
     760:	a8 e3       	ldi	r26, 0x38	; 56
     762:	b0 e0       	ldi	r27, 0x00	; 0
     764:	e8 e3       	ldi	r30, 0x38	; 56
     766:	f0 e0       	ldi	r31, 0x00	; 0
     768:	80 81       	ld	r24, Z
     76a:	8e 7f       	andi	r24, 0xFE	; 254
     76c:	8c 93       	st	X, r24
}
     76e:	0f 90       	pop	r0
     770:	cf 91       	pop	r28
     772:	df 91       	pop	r29
     774:	08 95       	ret

00000776 <SPI_NoSlave>:

// Disable chipselect on all SPI slaves (select no slave)
void SPI_NoSlave(void){
     776:	df 93       	push	r29
     778:	cf 93       	push	r28
     77a:	cd b7       	in	r28, 0x3d	; 61
     77c:	de b7       	in	r29, 0x3e	; 62
	/* Set SS high */	
	PORTB = PORTB | (1<<DDB0);
     77e:	a8 e3       	ldi	r26, 0x38	; 56
     780:	b0 e0       	ldi	r27, 0x00	; 0
     782:	e8 e3       	ldi	r30, 0x38	; 56
     784:	f0 e0       	ldi	r31, 0x00	; 0
     786:	80 81       	ld	r24, Z
     788:	81 60       	ori	r24, 0x01	; 1
     78a:	8c 93       	st	X, r24
}
     78c:	cf 91       	pop	r28
     78e:	df 91       	pop	r29
     790:	08 95       	ret

00000792 <main>:
#include "motor.h"
#include "TWI_master.h"



int main(void) {
     792:	df 93       	push	r29
     794:	cf 93       	push	r28
     796:	cd b7       	in	r28, 0x3d	; 61
     798:	de b7       	in	r29, 0x3e	; 62
	SPI_NoSlave();
     79a:	0e 94 bb 03 	call	0x776	; 0x776 <SPI_NoSlave>
	SPI_MasterInit();	
     79e:	0e 94 74 03 	call	0x6e8	; 0x6e8 <SPI_MasterInit>
	CAN_init();
     7a2:	0e 94 67 00 	call	0xce	; 0xce <CAN_init>
	servo_init();
     7a6:	0e 94 9d 04 	call	0x93a	; 0x93a <servo_init>
	ir_init();
     7aa:	0e 94 70 05 	call	0xae0	; 0xae0 <ir_init>
	solenoid_init();
     7ae:	0e 94 1e 06 	call	0xc3c	; 0xc3c <solenoid_init>
	motor_init();
     7b2:	0e 94 c6 06 	call	0xd8c	; 0xd8c <motor_init>

	sei();
     7b6:	78 94       	sei
     7b8:	ff cf       	rjmp	.-2      	; 0x7b8 <main+0x26>

000007ba <__vector_5>:

	return 0;	
	
}

SIGNAL(SIG_INTERRUPT4) {
     7ba:	1f 92       	push	r1
     7bc:	0f 92       	push	r0
     7be:	0f b6       	in	r0, 0x3f	; 63
     7c0:	0f 92       	push	r0
     7c2:	00 90 5b 00 	lds	r0, 0x005B
     7c6:	0f 92       	push	r0
     7c8:	11 24       	eor	r1, r1
     7ca:	2f 93       	push	r18
     7cc:	3f 93       	push	r19
     7ce:	4f 93       	push	r20
     7d0:	5f 93       	push	r21
     7d2:	6f 93       	push	r22
     7d4:	7f 93       	push	r23
     7d6:	8f 93       	push	r24
     7d8:	9f 93       	push	r25
     7da:	af 93       	push	r26
     7dc:	bf 93       	push	r27
     7de:	ef 93       	push	r30
     7e0:	ff 93       	push	r31
     7e2:	df 93       	push	r29
     7e4:	cf 93       	push	r28
     7e6:	cd b7       	in	r28, 0x3d	; 61
     7e8:	de b7       	in	r29, 0x3e	; 62
	sig_interrupt4();
     7ea:	0e 94 8a 01 	call	0x314	; 0x314 <sig_interrupt4>

}
     7ee:	cf 91       	pop	r28
     7f0:	df 91       	pop	r29
     7f2:	ff 91       	pop	r31
     7f4:	ef 91       	pop	r30
     7f6:	bf 91       	pop	r27
     7f8:	af 91       	pop	r26
     7fa:	9f 91       	pop	r25
     7fc:	8f 91       	pop	r24
     7fe:	7f 91       	pop	r23
     800:	6f 91       	pop	r22
     802:	5f 91       	pop	r21
     804:	4f 91       	pop	r20
     806:	3f 91       	pop	r19
     808:	2f 91       	pop	r18
     80a:	0f 90       	pop	r0
     80c:	00 92 5b 00 	sts	0x005B, r0
     810:	0f 90       	pop	r0
     812:	0f be       	out	0x3f, r0	; 63
     814:	0f 90       	pop	r0
     816:	1f 90       	pop	r1
     818:	18 95       	reti

0000081a <__vector_21>:

SIGNAL(SIG_ADC) {	
     81a:	1f 92       	push	r1
     81c:	0f 92       	push	r0
     81e:	0f b6       	in	r0, 0x3f	; 63
     820:	0f 92       	push	r0
     822:	00 90 5b 00 	lds	r0, 0x005B
     826:	0f 92       	push	r0
     828:	11 24       	eor	r1, r1
     82a:	2f 93       	push	r18
     82c:	3f 93       	push	r19
     82e:	4f 93       	push	r20
     830:	5f 93       	push	r21
     832:	6f 93       	push	r22
     834:	7f 93       	push	r23
     836:	8f 93       	push	r24
     838:	9f 93       	push	r25
     83a:	af 93       	push	r26
     83c:	bf 93       	push	r27
     83e:	ef 93       	push	r30
     840:	ff 93       	push	r31
     842:	df 93       	push	r29
     844:	cf 93       	push	r28
     846:	cd b7       	in	r28, 0x3d	; 61
     848:	de b7       	in	r29, 0x3e	; 62
	adc_interrupt();
     84a:	0e 94 a9 05 	call	0xb52	; 0xb52 <adc_interrupt>
}
     84e:	cf 91       	pop	r28
     850:	df 91       	pop	r29
     852:	ff 91       	pop	r31
     854:	ef 91       	pop	r30
     856:	bf 91       	pop	r27
     858:	af 91       	pop	r26
     85a:	9f 91       	pop	r25
     85c:	8f 91       	pop	r24
     85e:	7f 91       	pop	r23
     860:	6f 91       	pop	r22
     862:	5f 91       	pop	r21
     864:	4f 91       	pop	r20
     866:	3f 91       	pop	r19
     868:	2f 91       	pop	r18
     86a:	0f 90       	pop	r0
     86c:	00 92 5b 00 	sts	0x005B, r0
     870:	0f 90       	pop	r0
     872:	0f be       	out	0x3f, r0	; 63
     874:	0f 90       	pop	r0
     876:	1f 90       	pop	r1
     878:	18 95       	reti

0000087a <__vector_26>:

SIGNAL(SIG_OUTPUT_COMPARE3A) {
     87a:	1f 92       	push	r1
     87c:	0f 92       	push	r0
     87e:	0f b6       	in	r0, 0x3f	; 63
     880:	0f 92       	push	r0
     882:	00 90 5b 00 	lds	r0, 0x005B
     886:	0f 92       	push	r0
     888:	11 24       	eor	r1, r1
     88a:	2f 93       	push	r18
     88c:	3f 93       	push	r19
     88e:	4f 93       	push	r20
     890:	5f 93       	push	r21
     892:	6f 93       	push	r22
     894:	7f 93       	push	r23
     896:	8f 93       	push	r24
     898:	9f 93       	push	r25
     89a:	af 93       	push	r26
     89c:	bf 93       	push	r27
     89e:	ef 93       	push	r30
     8a0:	ff 93       	push	r31
     8a2:	df 93       	push	r29
     8a4:	cf 93       	push	r28
     8a6:	cd b7       	in	r28, 0x3d	; 61
     8a8:	de b7       	in	r29, 0x3e	; 62
	motor_regulator();
     8aa:	0e 94 a6 07 	call	0xf4c	; 0xf4c <motor_regulator>
}
     8ae:	cf 91       	pop	r28
     8b0:	df 91       	pop	r29
     8b2:	ff 91       	pop	r31
     8b4:	ef 91       	pop	r30
     8b6:	bf 91       	pop	r27
     8b8:	af 91       	pop	r26
     8ba:	9f 91       	pop	r25
     8bc:	8f 91       	pop	r24
     8be:	7f 91       	pop	r23
     8c0:	6f 91       	pop	r22
     8c2:	5f 91       	pop	r21
     8c4:	4f 91       	pop	r20
     8c6:	3f 91       	pop	r19
     8c8:	2f 91       	pop	r18
     8ca:	0f 90       	pop	r0
     8cc:	00 92 5b 00 	sts	0x005B, r0
     8d0:	0f 90       	pop	r0
     8d2:	0f be       	out	0x3f, r0	; 63
     8d4:	0f 90       	pop	r0
     8d6:	1f 90       	pop	r1
     8d8:	18 95       	reti

000008da <__vector_33>:

SIGNAL(SIG_2WIRE_SERIAL){ //////////////////////////////flytt tilbake hvis det virker
     8da:	1f 92       	push	r1
     8dc:	0f 92       	push	r0
     8de:	0f b6       	in	r0, 0x3f	; 63
     8e0:	0f 92       	push	r0
     8e2:	00 90 5b 00 	lds	r0, 0x005B
     8e6:	0f 92       	push	r0
     8e8:	11 24       	eor	r1, r1
     8ea:	2f 93       	push	r18
     8ec:	3f 93       	push	r19
     8ee:	4f 93       	push	r20
     8f0:	5f 93       	push	r21
     8f2:	6f 93       	push	r22
     8f4:	7f 93       	push	r23
     8f6:	8f 93       	push	r24
     8f8:	9f 93       	push	r25
     8fa:	af 93       	push	r26
     8fc:	bf 93       	push	r27
     8fe:	ef 93       	push	r30
     900:	ff 93       	push	r31
     902:	df 93       	push	r29
     904:	cf 93       	push	r28
     906:	cd b7       	in	r28, 0x3d	; 61
     908:	de b7       	in	r29, 0x3e	; 62
	TWI_interrupt();
     90a:	0e 94 4c 09 	call	0x1298	; 0x1298 <TWI_interrupt>
}
     90e:	cf 91       	pop	r28
     910:	df 91       	pop	r29
     912:	ff 91       	pop	r31
     914:	ef 91       	pop	r30
     916:	bf 91       	pop	r27
     918:	af 91       	pop	r26
     91a:	9f 91       	pop	r25
     91c:	8f 91       	pop	r24
     91e:	7f 91       	pop	r23
     920:	6f 91       	pop	r22
     922:	5f 91       	pop	r21
     924:	4f 91       	pop	r20
     926:	3f 91       	pop	r19
     928:	2f 91       	pop	r18
     92a:	0f 90       	pop	r0
     92c:	00 92 5b 00 	sts	0x005B, r0
     930:	0f 90       	pop	r0
     932:	0f be       	out	0x3f, r0	; 63
     934:	0f 90       	pop	r0
     936:	1f 90       	pop	r1
     938:	18 95       	reti

0000093a <servo_init>:
#include "servo.h"
#include "can.h"
#include "ir.h"
#include "solenoid.h"

void servo_init(){
     93a:	df 93       	push	r29
     93c:	cf 93       	push	r28
     93e:	cd b7       	in	r28, 0x3d	; 61
     940:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0b00100010; //clear output on compare match, fast PWM - count to OCR
     942:	ef e4       	ldi	r30, 0x4F	; 79
     944:	f0 e0       	ldi	r31, 0x00	; 0
     946:	82 e2       	ldi	r24, 0x22	; 34
     948:	80 83       	st	Z, r24
	TCCR1B = 0b00011010; //fast PWM - count to OCR, prescaler: divide FCLK by 8 (counter 1 MHz)
     94a:	ee e4       	ldi	r30, 0x4E	; 78
     94c:	f0 e0       	ldi	r31, 0x00	; 0
     94e:	8a e1       	ldi	r24, 0x1A	; 26
     950:	80 83       	st	Z, r24
	
	OCR1B = 1500+55; //start in mid position (+ tuning)
     952:	e8 e4       	ldi	r30, 0x48	; 72
     954:	f0 e0       	ldi	r31, 0x00	; 0
     956:	83 e1       	ldi	r24, 0x13	; 19
     958:	96 e0       	ldi	r25, 0x06	; 6
     95a:	91 83       	std	Z+1, r25	; 0x01
     95c:	80 83       	st	Z, r24
	ICR1 = 20000+700; //count to 20000 (20 ms) (+ tuning)
     95e:	e6 e4       	ldi	r30, 0x46	; 70
     960:	f0 e0       	ldi	r31, 0x00	; 0
     962:	8c ed       	ldi	r24, 0xDC	; 220
     964:	90 e5       	ldi	r25, 0x50	; 80
     966:	91 83       	std	Z+1, r25	; 0x01
     968:	80 83       	st	Z, r24
}
     96a:	cf 91       	pop	r28
     96c:	df 91       	pop	r29
     96e:	08 95       	ret

00000970 <set_position>:

void set_position(int8_t position) {
     970:	ef 92       	push	r14
     972:	ff 92       	push	r15
     974:	0f 93       	push	r16
     976:	1f 93       	push	r17
     978:	df 93       	push	r29
     97a:	cf 93       	push	r28
     97c:	00 d0       	rcall	.+0      	; 0x97e <set_position+0xe>
     97e:	00 d0       	rcall	.+0      	; 0x980 <set_position+0x10>
     980:	0f 92       	push	r0
     982:	cd b7       	in	r28, 0x3d	; 61
     984:	de b7       	in	r29, 0x3e	; 62
     986:	8d 83       	std	Y+5, r24	; 0x05
	static float value = 0;
	float temp = (630.*position)/128;
     988:	8d 81       	ldd	r24, Y+5	; 0x05
     98a:	99 27       	eor	r25, r25
     98c:	87 fd       	sbrc	r24, 7
     98e:	90 95       	com	r25
     990:	a9 2f       	mov	r26, r25
     992:	b9 2f       	mov	r27, r25
     994:	bc 01       	movw	r22, r24
     996:	cd 01       	movw	r24, r26
     998:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <__floatsisf>
     99c:	dc 01       	movw	r26, r24
     99e:	cb 01       	movw	r24, r22
     9a0:	bc 01       	movw	r22, r24
     9a2:	cd 01       	movw	r24, r26
     9a4:	20 e0       	ldi	r18, 0x00	; 0
     9a6:	30 e8       	ldi	r19, 0x80	; 128
     9a8:	4d e1       	ldi	r20, 0x1D	; 29
     9aa:	54 e4       	ldi	r21, 0x44	; 68
     9ac:	0e 94 d9 0b 	call	0x17b2	; 0x17b2 <__mulsf3>
     9b0:	dc 01       	movw	r26, r24
     9b2:	cb 01       	movw	r24, r22
     9b4:	bc 01       	movw	r22, r24
     9b6:	cd 01       	movw	r24, r26
     9b8:	20 e0       	ldi	r18, 0x00	; 0
     9ba:	30 e0       	ldi	r19, 0x00	; 0
     9bc:	40 e0       	ldi	r20, 0x00	; 0
     9be:	53 e4       	ldi	r21, 0x43	; 67
     9c0:	0e 94 d3 0c 	call	0x19a6	; 0x19a6 <__divsf3>
     9c4:	dc 01       	movw	r26, r24
     9c6:	cb 01       	movw	r24, r22
     9c8:	89 83       	std	Y+1, r24	; 0x01
     9ca:	9a 83       	std	Y+2, r25	; 0x02
     9cc:	ab 83       	std	Y+3, r26	; 0x03
     9ce:	bc 83       	std	Y+4, r27	; 0x04
	temp += 1500+55;
     9d0:	69 81       	ldd	r22, Y+1	; 0x01
     9d2:	7a 81       	ldd	r23, Y+2	; 0x02
     9d4:	8b 81       	ldd	r24, Y+3	; 0x03
     9d6:	9c 81       	ldd	r25, Y+4	; 0x04
     9d8:	20 e0       	ldi	r18, 0x00	; 0
     9da:	30 e6       	ldi	r19, 0x60	; 96
     9dc:	42 ec       	ldi	r20, 0xC2	; 194
     9de:	54 e4       	ldi	r21, 0x44	; 68
     9e0:	0e 94 ac 0b 	call	0x1758	; 0x1758 <__addsf3>
     9e4:	dc 01       	movw	r26, r24
     9e6:	cb 01       	movw	r24, r22
     9e8:	89 83       	std	Y+1, r24	; 0x01
     9ea:	9a 83       	std	Y+2, r25	; 0x02
     9ec:	ab 83       	std	Y+3, r26	; 0x03
     9ee:	bc 83       	std	Y+4, r27	; 0x04
	if(temp < 935)
     9f0:	69 81       	ldd	r22, Y+1	; 0x01
     9f2:	7a 81       	ldd	r23, Y+2	; 0x02
     9f4:	8b 81       	ldd	r24, Y+3	; 0x03
     9f6:	9c 81       	ldd	r25, Y+4	; 0x04
     9f8:	20 e0       	ldi	r18, 0x00	; 0
     9fa:	30 ec       	ldi	r19, 0xC0	; 192
     9fc:	49 e6       	ldi	r20, 0x69	; 105
     9fe:	54 e4       	ldi	r21, 0x44	; 68
     a00:	0e 94 df 0d 	call	0x1bbe	; 0x1bbe <__ltsf2>
     a04:	88 23       	and	r24, r24
     a06:	4c f4       	brge	.+18     	; 0xa1a <set_position+0xaa>
		temp = 935;
     a08:	80 e0       	ldi	r24, 0x00	; 0
     a0a:	90 ec       	ldi	r25, 0xC0	; 192
     a0c:	a9 e6       	ldi	r26, 0x69	; 105
     a0e:	b4 e4       	ldi	r27, 0x44	; 68
     a10:	89 83       	std	Y+1, r24	; 0x01
     a12:	9a 83       	std	Y+2, r25	; 0x02
     a14:	ab 83       	std	Y+3, r26	; 0x03
     a16:	bc 83       	std	Y+4, r27	; 0x04
     a18:	14 c0       	rjmp	.+40     	; 0xa42 <set_position+0xd2>
	else if (temp > 2180)
     a1a:	69 81       	ldd	r22, Y+1	; 0x01
     a1c:	7a 81       	ldd	r23, Y+2	; 0x02
     a1e:	8b 81       	ldd	r24, Y+3	; 0x03
     a20:	9c 81       	ldd	r25, Y+4	; 0x04
     a22:	20 e0       	ldi	r18, 0x00	; 0
     a24:	30 e4       	ldi	r19, 0x40	; 64
     a26:	48 e0       	ldi	r20, 0x08	; 8
     a28:	55 e4       	ldi	r21, 0x45	; 69
     a2a:	0e 94 7f 0d 	call	0x1afe	; 0x1afe <__gtsf2>
     a2e:	18 16       	cp	r1, r24
     a30:	44 f4       	brge	.+16     	; 0xa42 <set_position+0xd2>
		temp = 2180;
     a32:	80 e0       	ldi	r24, 0x00	; 0
     a34:	90 e4       	ldi	r25, 0x40	; 64
     a36:	a8 e0       	ldi	r26, 0x08	; 8
     a38:	b5 e4       	ldi	r27, 0x45	; 69
     a3a:	89 83       	std	Y+1, r24	; 0x01
     a3c:	9a 83       	std	Y+2, r25	; 0x02
     a3e:	ab 83       	std	Y+3, r26	; 0x03
     a40:	bc 83       	std	Y+4, r27	; 0x04

	value = value*A_SERVO_LP + temp*(1-A_SERVO_LP);
     a42:	80 91 2e 02 	lds	r24, 0x022E
     a46:	90 91 2f 02 	lds	r25, 0x022F
     a4a:	a0 91 30 02 	lds	r26, 0x0230
     a4e:	b0 91 31 02 	lds	r27, 0x0231
     a52:	bc 01       	movw	r22, r24
     a54:	cd 01       	movw	r24, r26
     a56:	2a e9       	ldi	r18, 0x9A	; 154
     a58:	39 e9       	ldi	r19, 0x99	; 153
     a5a:	49 e1       	ldi	r20, 0x19	; 25
     a5c:	5f e3       	ldi	r21, 0x3F	; 63
     a5e:	0e 94 d9 0b 	call	0x17b2	; 0x17b2 <__mulsf3>
     a62:	dc 01       	movw	r26, r24
     a64:	cb 01       	movw	r24, r22
     a66:	7c 01       	movw	r14, r24
     a68:	8d 01       	movw	r16, r26
     a6a:	69 81       	ldd	r22, Y+1	; 0x01
     a6c:	7a 81       	ldd	r23, Y+2	; 0x02
     a6e:	8b 81       	ldd	r24, Y+3	; 0x03
     a70:	9c 81       	ldd	r25, Y+4	; 0x04
     a72:	2c ec       	ldi	r18, 0xCC	; 204
     a74:	3c ec       	ldi	r19, 0xCC	; 204
     a76:	4c ec       	ldi	r20, 0xCC	; 204
     a78:	5e e3       	ldi	r21, 0x3E	; 62
     a7a:	0e 94 d9 0b 	call	0x17b2	; 0x17b2 <__mulsf3>
     a7e:	dc 01       	movw	r26, r24
     a80:	cb 01       	movw	r24, r22
     a82:	9c 01       	movw	r18, r24
     a84:	ad 01       	movw	r20, r26
     a86:	c8 01       	movw	r24, r16
     a88:	b7 01       	movw	r22, r14
     a8a:	0e 94 ac 0b 	call	0x1758	; 0x1758 <__addsf3>
     a8e:	dc 01       	movw	r26, r24
     a90:	cb 01       	movw	r24, r22
     a92:	80 93 2e 02 	sts	0x022E, r24
     a96:	90 93 2f 02 	sts	0x022F, r25
     a9a:	a0 93 30 02 	sts	0x0230, r26
     a9e:	b0 93 31 02 	sts	0x0231, r27
	OCR1B = (int)value;
     aa2:	08 e4       	ldi	r16, 0x48	; 72
     aa4:	10 e0       	ldi	r17, 0x00	; 0
     aa6:	80 91 2e 02 	lds	r24, 0x022E
     aaa:	90 91 2f 02 	lds	r25, 0x022F
     aae:	a0 91 30 02 	lds	r26, 0x0230
     ab2:	b0 91 31 02 	lds	r27, 0x0231
     ab6:	bc 01       	movw	r22, r24
     ab8:	cd 01       	movw	r24, r26
     aba:	0e 94 6d 0e 	call	0x1cda	; 0x1cda <__fixsfsi>
     abe:	dc 01       	movw	r26, r24
     ac0:	cb 01       	movw	r24, r22
     ac2:	f8 01       	movw	r30, r16
     ac4:	91 83       	std	Z+1, r25	; 0x01
     ac6:	80 83       	st	Z, r24
}
     ac8:	0f 90       	pop	r0
     aca:	0f 90       	pop	r0
     acc:	0f 90       	pop	r0
     ace:	0f 90       	pop	r0
     ad0:	0f 90       	pop	r0
     ad2:	cf 91       	pop	r28
     ad4:	df 91       	pop	r29
     ad6:	1f 91       	pop	r17
     ad8:	0f 91       	pop	r16
     ada:	ff 90       	pop	r15
     adc:	ef 90       	pop	r14
     ade:	08 95       	ret

00000ae0 <ir_init>:

int ir_blocked = 0;
int score = 0;
int scoring_enabled = 0;

void ir_init(){
     ae0:	df 93       	push	r29
     ae2:	cf 93       	push	r28
     ae4:	cd b7       	in	r28, 0x3d	; 61
     ae6:	de b7       	in	r29, 0x3e	; 62
	ADMUX = 0b11100000; //internal vref, left adjust, ADC0 single ended
     ae8:	e7 e2       	ldi	r30, 0x27	; 39
     aea:	f0 e0       	ldi	r31, 0x00	; 0
     aec:	80 ee       	ldi	r24, 0xE0	; 224
     aee:	80 83       	st	Z, r24
	ADCSRA = 0b11101111;//ACD enable, start conversion, free running, Interrupt flag, interrupt enable, prescaler 128
     af0:	e6 e2       	ldi	r30, 0x26	; 38
     af2:	f0 e0       	ldi	r31, 0x00	; 0
     af4:	8f ee       	ldi	r24, 0xEF	; 239
     af6:	80 83       	st	Z, r24
}
     af8:	cf 91       	pop	r28
     afa:	df 91       	pop	r29
     afc:	08 95       	ret

00000afe <get_ir>:

uint8_t get_ir(){
     afe:	df 93       	push	r29
     b00:	cf 93       	push	r28
     b02:	0f 92       	push	r0
     b04:	cd b7       	in	r28, 0x3d	; 61
     b06:	de b7       	in	r29, 0x3e	; 62
	if (ir_blocked)
     b08:	80 91 32 02 	lds	r24, 0x0232
     b0c:	90 91 33 02 	lds	r25, 0x0233
     b10:	00 97       	sbiw	r24, 0x00	; 0
     b12:	11 f0       	breq	.+4      	; 0xb18 <get_ir+0x1a>
		return 0;
     b14:	19 82       	std	Y+1, r1	; 0x01
     b16:	02 c0       	rjmp	.+4      	; 0xb1c <get_ir+0x1e>
	else 
		return 1;
     b18:	81 e0       	ldi	r24, 0x01	; 1
     b1a:	89 83       	std	Y+1, r24	; 0x01
     b1c:	89 81       	ldd	r24, Y+1	; 0x01
}
     b1e:	0f 90       	pop	r0
     b20:	cf 91       	pop	r28
     b22:	df 91       	pop	r29
     b24:	08 95       	ret

00000b26 <get_score>:

//returns score as counted by ir-module
int get_score(){
     b26:	df 93       	push	r29
     b28:	cf 93       	push	r28
     b2a:	cd b7       	in	r28, 0x3d	; 61
     b2c:	de b7       	in	r29, 0x3e	; 62
	return score;
     b2e:	80 91 34 02 	lds	r24, 0x0234
     b32:	90 91 35 02 	lds	r25, 0x0235
}
     b36:	cf 91       	pop	r28
     b38:	df 91       	pop	r29
     b3a:	08 95       	ret

00000b3c <reset_score>:

void reset_score(){
     b3c:	df 93       	push	r29
     b3e:	cf 93       	push	r28
     b40:	cd b7       	in	r28, 0x3d	; 61
     b42:	de b7       	in	r29, 0x3e	; 62
	score = 0;
     b44:	10 92 35 02 	sts	0x0235, r1
     b48:	10 92 34 02 	sts	0x0234, r1
}
     b4c:	cf 91       	pop	r28
     b4e:	df 91       	pop	r29
     b50:	08 95       	ret

00000b52 <adc_interrupt>:
/*void enable_scoring(){
	scoring_enabled = 1;
}*/

//method called from interrupt routine whenever an ADC-sample is ready
void adc_interrupt(){
     b52:	df 93       	push	r29
     b54:	cf 93       	push	r28
     b56:	cd b7       	in	r28, 0x3d	; 61
     b58:	de b7       	in	r29, 0x3e	; 62
	
	static int i = 0; //average counter
	static int mean = 4; //number of samples for adc
	static int value = 0;
	
	value += ADCH;
     b5a:	e5 e2       	ldi	r30, 0x25	; 37
     b5c:	f0 e0       	ldi	r31, 0x00	; 0
     b5e:	80 81       	ld	r24, Z
     b60:	28 2f       	mov	r18, r24
     b62:	30 e0       	ldi	r19, 0x00	; 0
     b64:	80 91 38 02 	lds	r24, 0x0238
     b68:	90 91 39 02 	lds	r25, 0x0239
     b6c:	82 0f       	add	r24, r18
     b6e:	93 1f       	adc	r25, r19
     b70:	90 93 39 02 	sts	0x0239, r25
     b74:	80 93 38 02 	sts	0x0238, r24

	i++;
     b78:	80 91 3a 02 	lds	r24, 0x023A
     b7c:	90 91 3b 02 	lds	r25, 0x023B
     b80:	01 96       	adiw	r24, 0x01	; 1
     b82:	90 93 3b 02 	sts	0x023B, r25
     b86:	80 93 3a 02 	sts	0x023A, r24
	if (i >= mean){		
     b8a:	20 91 3a 02 	lds	r18, 0x023A
     b8e:	30 91 3b 02 	lds	r19, 0x023B
     b92:	80 91 16 01 	lds	r24, 0x0116
     b96:	90 91 17 01 	lds	r25, 0x0117
     b9a:	28 17       	cp	r18, r24
     b9c:	39 07       	cpc	r19, r25
     b9e:	0c f4       	brge	.+2      	; 0xba2 <adc_interrupt+0x50>
     ba0:	4a c0       	rjmp	.+148    	; 0xc36 <adc_interrupt+0xe4>

		if ((ir_blocked == 1) && (value > 6*mean)){
     ba2:	80 91 32 02 	lds	r24, 0x0232
     ba6:	90 91 33 02 	lds	r25, 0x0233
     baa:	81 30       	cpi	r24, 0x01	; 1
     bac:	91 05       	cpc	r25, r1
     bae:	c1 f4       	brne	.+48     	; 0xbe0 <adc_interrupt+0x8e>
     bb0:	20 91 16 01 	lds	r18, 0x0116
     bb4:	30 91 17 01 	lds	r19, 0x0117
     bb8:	c9 01       	movw	r24, r18
     bba:	88 0f       	add	r24, r24
     bbc:	99 1f       	adc	r25, r25
     bbe:	82 0f       	add	r24, r18
     bc0:	93 1f       	adc	r25, r19
     bc2:	88 0f       	add	r24, r24
     bc4:	99 1f       	adc	r25, r25
     bc6:	9c 01       	movw	r18, r24
     bc8:	80 91 38 02 	lds	r24, 0x0238
     bcc:	90 91 39 02 	lds	r25, 0x0239
     bd0:	28 17       	cp	r18, r24
     bd2:	39 07       	cpc	r19, r25
     bd4:	2c f4       	brge	.+10     	; 0xbe0 <adc_interrupt+0x8e>
			ir_blocked = 0;			
     bd6:	10 92 33 02 	sts	0x0233, r1
     bda:	10 92 32 02 	sts	0x0232, r1
     bde:	23 c0       	rjmp	.+70     	; 0xc26 <adc_interrupt+0xd4>
		}
		else if ((ir_blocked == 0) && (value < 2*mean)){
     be0:	80 91 32 02 	lds	r24, 0x0232
     be4:	90 91 33 02 	lds	r25, 0x0233
     be8:	00 97       	sbiw	r24, 0x00	; 0
     bea:	e9 f4       	brne	.+58     	; 0xc26 <adc_interrupt+0xd4>
     bec:	80 91 16 01 	lds	r24, 0x0116
     bf0:	90 91 17 01 	lds	r25, 0x0117
     bf4:	9c 01       	movw	r18, r24
     bf6:	22 0f       	add	r18, r18
     bf8:	33 1f       	adc	r19, r19
     bfa:	80 91 38 02 	lds	r24, 0x0238
     bfe:	90 91 39 02 	lds	r25, 0x0239
     c02:	82 17       	cp	r24, r18
     c04:	93 07       	cpc	r25, r19
     c06:	7c f4       	brge	.+30     	; 0xc26 <adc_interrupt+0xd4>
			ir_blocked = 1;
     c08:	81 e0       	ldi	r24, 0x01	; 1
     c0a:	90 e0       	ldi	r25, 0x00	; 0
     c0c:	90 93 33 02 	sts	0x0233, r25
     c10:	80 93 32 02 	sts	0x0232, r24
			//if (scoring_enabled)
				score++;
     c14:	80 91 34 02 	lds	r24, 0x0234
     c18:	90 91 35 02 	lds	r25, 0x0235
     c1c:	01 96       	adiw	r24, 0x01	; 1
     c1e:	90 93 35 02 	sts	0x0235, r25
     c22:	80 93 34 02 	sts	0x0234, r24
			//scoring_enabled = 0;
		}

		value = 0;
     c26:	10 92 39 02 	sts	0x0239, r1
     c2a:	10 92 38 02 	sts	0x0238, r1
		i = 0;
     c2e:	10 92 3b 02 	sts	0x023B, r1
     c32:	10 92 3a 02 	sts	0x023A, r1
	}
}
     c36:	cf 91       	pop	r28
     c38:	df 91       	pop	r29
     c3a:	08 95       	ret

00000c3c <solenoid_init>:
#include "solenoid.h"
#include "settings.h"
#include <util/delay.h>
#include <avr/io.h>

void solenoid_init(){
     c3c:	df 93       	push	r29
     c3e:	cf 93       	push	r28
     c40:	cd b7       	in	r28, 0x3d	; 61
     c42:	de b7       	in	r29, 0x3e	; 62
	//PF1 out
	PORTF |= 0b00000010;
     c44:	a2 e6       	ldi	r26, 0x62	; 98
     c46:	b0 e0       	ldi	r27, 0x00	; 0
     c48:	e2 e6       	ldi	r30, 0x62	; 98
     c4a:	f0 e0       	ldi	r31, 0x00	; 0
     c4c:	80 81       	ld	r24, Z
     c4e:	82 60       	ori	r24, 0x02	; 2
     c50:	8c 93       	st	X, r24
	DDRF |= 0b00000010;	
     c52:	a1 e6       	ldi	r26, 0x61	; 97
     c54:	b0 e0       	ldi	r27, 0x00	; 0
     c56:	e1 e6       	ldi	r30, 0x61	; 97
     c58:	f0 e0       	ldi	r31, 0x00	; 0
     c5a:	80 81       	ld	r24, Z
     c5c:	82 60       	ori	r24, 0x02	; 2
     c5e:	8c 93       	st	X, r24
}
     c60:	cf 91       	pop	r28
     c62:	df 91       	pop	r29
     c64:	08 95       	ret

00000c66 <trig_solenoid>:

void trig_solenoid(){
     c66:	df 93       	push	r29
     c68:	cf 93       	push	r28
     c6a:	cd b7       	in	r28, 0x3d	; 61
     c6c:	de b7       	in	r29, 0x3e	; 62
     c6e:	2e 97       	sbiw	r28, 0x0e	; 14
     c70:	0f b6       	in	r0, 0x3f	; 63
     c72:	f8 94       	cli
     c74:	de bf       	out	0x3e, r29	; 62
     c76:	0f be       	out	0x3f, r0	; 63
     c78:	cd bf       	out	0x3d, r28	; 61
	PORTF &= 0b11111101;
     c7a:	a2 e6       	ldi	r26, 0x62	; 98
     c7c:	b0 e0       	ldi	r27, 0x00	; 0
     c7e:	e2 e6       	ldi	r30, 0x62	; 98
     c80:	f0 e0       	ldi	r31, 0x00	; 0
     c82:	80 81       	ld	r24, Z
     c84:	8d 7f       	andi	r24, 0xFD	; 253
     c86:	8c 93       	st	X, r24
     c88:	80 e0       	ldi	r24, 0x00	; 0
     c8a:	90 e0       	ldi	r25, 0x00	; 0
     c8c:	a0 e7       	ldi	r26, 0x70	; 112
     c8e:	b1 e4       	ldi	r27, 0x41	; 65
     c90:	8b 87       	std	Y+11, r24	; 0x0b
     c92:	9c 87       	std	Y+12, r25	; 0x0c
     c94:	ad 87       	std	Y+13, r26	; 0x0d
     c96:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     c98:	6b 85       	ldd	r22, Y+11	; 0x0b
     c9a:	7c 85       	ldd	r23, Y+12	; 0x0c
     c9c:	8d 85       	ldd	r24, Y+13	; 0x0d
     c9e:	9e 85       	ldd	r25, Y+14	; 0x0e
     ca0:	20 e0       	ldi	r18, 0x00	; 0
     ca2:	30 e0       	ldi	r19, 0x00	; 0
     ca4:	4a ef       	ldi	r20, 0xFA	; 250
     ca6:	54 e4       	ldi	r21, 0x44	; 68
     ca8:	0e 94 d9 0b 	call	0x17b2	; 0x17b2 <__mulsf3>
     cac:	dc 01       	movw	r26, r24
     cae:	cb 01       	movw	r24, r22
     cb0:	8f 83       	std	Y+7, r24	; 0x07
     cb2:	98 87       	std	Y+8, r25	; 0x08
     cb4:	a9 87       	std	Y+9, r26	; 0x09
     cb6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     cb8:	6f 81       	ldd	r22, Y+7	; 0x07
     cba:	78 85       	ldd	r23, Y+8	; 0x08
     cbc:	89 85       	ldd	r24, Y+9	; 0x09
     cbe:	9a 85       	ldd	r25, Y+10	; 0x0a
     cc0:	20 e0       	ldi	r18, 0x00	; 0
     cc2:	30 e0       	ldi	r19, 0x00	; 0
     cc4:	40 e8       	ldi	r20, 0x80	; 128
     cc6:	5f e3       	ldi	r21, 0x3F	; 63
     cc8:	0e 94 df 0d 	call	0x1bbe	; 0x1bbe <__ltsf2>
     ccc:	88 23       	and	r24, r24
     cce:	2c f4       	brge	.+10     	; 0xcda <trig_solenoid+0x74>
		__ticks = 1;
     cd0:	81 e0       	ldi	r24, 0x01	; 1
     cd2:	90 e0       	ldi	r25, 0x00	; 0
     cd4:	9e 83       	std	Y+6, r25	; 0x06
     cd6:	8d 83       	std	Y+5, r24	; 0x05
     cd8:	3f c0       	rjmp	.+126    	; 0xd58 <trig_solenoid+0xf2>
	else if (__tmp > 65535)
     cda:	6f 81       	ldd	r22, Y+7	; 0x07
     cdc:	78 85       	ldd	r23, Y+8	; 0x08
     cde:	89 85       	ldd	r24, Y+9	; 0x09
     ce0:	9a 85       	ldd	r25, Y+10	; 0x0a
     ce2:	20 e0       	ldi	r18, 0x00	; 0
     ce4:	3f ef       	ldi	r19, 0xFF	; 255
     ce6:	4f e7       	ldi	r20, 0x7F	; 127
     ce8:	57 e4       	ldi	r21, 0x47	; 71
     cea:	0e 94 7f 0d 	call	0x1afe	; 0x1afe <__gtsf2>
     cee:	18 16       	cp	r1, r24
     cf0:	4c f5       	brge	.+82     	; 0xd44 <trig_solenoid+0xde>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     cf2:	6b 85       	ldd	r22, Y+11	; 0x0b
     cf4:	7c 85       	ldd	r23, Y+12	; 0x0c
     cf6:	8d 85       	ldd	r24, Y+13	; 0x0d
     cf8:	9e 85       	ldd	r25, Y+14	; 0x0e
     cfa:	20 e0       	ldi	r18, 0x00	; 0
     cfc:	30 e0       	ldi	r19, 0x00	; 0
     cfe:	40 e2       	ldi	r20, 0x20	; 32
     d00:	51 e4       	ldi	r21, 0x41	; 65
     d02:	0e 94 d9 0b 	call	0x17b2	; 0x17b2 <__mulsf3>
     d06:	dc 01       	movw	r26, r24
     d08:	cb 01       	movw	r24, r22
     d0a:	bc 01       	movw	r22, r24
     d0c:	cd 01       	movw	r24, r26
     d0e:	0e 94 03 0a 	call	0x1406	; 0x1406 <__fixunssfsi>
     d12:	dc 01       	movw	r26, r24
     d14:	cb 01       	movw	r24, r22
     d16:	9e 83       	std	Y+6, r25	; 0x06
     d18:	8d 83       	std	Y+5, r24	; 0x05
     d1a:	0f c0       	rjmp	.+30     	; 0xd3a <trig_solenoid+0xd4>
     d1c:	88 ec       	ldi	r24, 0xC8	; 200
     d1e:	90 e0       	ldi	r25, 0x00	; 0
     d20:	9c 83       	std	Y+4, r25	; 0x04
     d22:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     d24:	8b 81       	ldd	r24, Y+3	; 0x03
     d26:	9c 81       	ldd	r25, Y+4	; 0x04
     d28:	01 97       	sbiw	r24, 0x01	; 1
     d2a:	f1 f7       	brne	.-4      	; 0xd28 <trig_solenoid+0xc2>
     d2c:	9c 83       	std	Y+4, r25	; 0x04
     d2e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     d30:	8d 81       	ldd	r24, Y+5	; 0x05
     d32:	9e 81       	ldd	r25, Y+6	; 0x06
     d34:	01 97       	sbiw	r24, 0x01	; 1
     d36:	9e 83       	std	Y+6, r25	; 0x06
     d38:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     d3a:	8d 81       	ldd	r24, Y+5	; 0x05
     d3c:	9e 81       	ldd	r25, Y+6	; 0x06
     d3e:	00 97       	sbiw	r24, 0x00	; 0
     d40:	69 f7       	brne	.-38     	; 0xd1c <trig_solenoid+0xb6>
     d42:	14 c0       	rjmp	.+40     	; 0xd6c <trig_solenoid+0x106>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     d44:	6f 81       	ldd	r22, Y+7	; 0x07
     d46:	78 85       	ldd	r23, Y+8	; 0x08
     d48:	89 85       	ldd	r24, Y+9	; 0x09
     d4a:	9a 85       	ldd	r25, Y+10	; 0x0a
     d4c:	0e 94 03 0a 	call	0x1406	; 0x1406 <__fixunssfsi>
     d50:	dc 01       	movw	r26, r24
     d52:	cb 01       	movw	r24, r22
     d54:	9e 83       	std	Y+6, r25	; 0x06
     d56:	8d 83       	std	Y+5, r24	; 0x05
     d58:	8d 81       	ldd	r24, Y+5	; 0x05
     d5a:	9e 81       	ldd	r25, Y+6	; 0x06
     d5c:	9a 83       	std	Y+2, r25	; 0x02
     d5e:	89 83       	std	Y+1, r24	; 0x01
     d60:	89 81       	ldd	r24, Y+1	; 0x01
     d62:	9a 81       	ldd	r25, Y+2	; 0x02
     d64:	01 97       	sbiw	r24, 0x01	; 1
     d66:	f1 f7       	brne	.-4      	; 0xd64 <trig_solenoid+0xfe>
     d68:	9a 83       	std	Y+2, r25	; 0x02
     d6a:	89 83       	std	Y+1, r24	; 0x01
	//_delay_ms(3);
	_delay_ms(15);
	PORTF |= 0b00000010;
     d6c:	a2 e6       	ldi	r26, 0x62	; 98
     d6e:	b0 e0       	ldi	r27, 0x00	; 0
     d70:	e2 e6       	ldi	r30, 0x62	; 98
     d72:	f0 e0       	ldi	r31, 0x00	; 0
     d74:	80 81       	ld	r24, Z
     d76:	82 60       	ori	r24, 0x02	; 2
     d78:	8c 93       	st	X, r24
}
     d7a:	2e 96       	adiw	r28, 0x0e	; 14
     d7c:	0f b6       	in	r0, 0x3f	; 63
     d7e:	f8 94       	cli
     d80:	de bf       	out	0x3e, r29	; 62
     d82:	0f be       	out	0x3f, r0	; 63
     d84:	cd bf       	out	0x3d, r28	; 61
     d86:	cf 91       	pop	r28
     d88:	df 91       	pop	r29
     d8a:	08 95       	ret

00000d8c <motor_init>:
#define I 0.01
#define ANTI_WIND_UP 127.

int8_t position_ref = 0;

void motor_init(){
     d8c:	df 93       	push	r29
     d8e:	cf 93       	push	r28
     d90:	cd b7       	in	r28, 0x3d	; 61
     d92:	de b7       	in	r29, 0x3e	; 62
     d94:	28 97       	sbiw	r28, 0x08	; 8
     d96:	0f b6       	in	r0, 0x3f	; 63
     d98:	f8 94       	cli
     d9a:	de bf       	out	0x3e, r29	; 62
     d9c:	0f be       	out	0x3f, r0	; 63
     d9e:	cd bf       	out	0x3d, r28	; 61
	position_ref = 0;
     da0:	10 92 3c 02 	sts	0x023C, r1

	//initialize timer for motor regulator
	//no output, Fast PWN, top in OCR3A
	TCCR3A = 0b00000011;
     da4:	eb e8       	ldi	r30, 0x8B	; 139
     da6:	f0 e0       	ldi	r31, 0x00	; 0
     da8:	83 e0       	ldi	r24, 0x03	; 3
     daa:	80 83       	st	Z, r24
	//no noise reduction or capturing, Fast PWN, top in OCR3A, FOSC/1024
	TCCR3B = 0b00011101;
     dac:	ea e8       	ldi	r30, 0x8A	; 138
     dae:	f0 e0       	ldi	r31, 0x00	; 0
     db0:	8d e1       	ldi	r24, 0x1D	; 29
     db2:	80 83       	st	Z, r24

	//Number to count to (here 40 ms, max 40-something)
	long long int count = 40*FOSC/(1000*1024);
     db4:	84 e2       	ldi	r24, 0x24	; 36
     db6:	89 83       	std	Y+1, r24	; 0x01
     db8:	8d ec       	ldi	r24, 0xCD	; 205
     dba:	8a 83       	std	Y+2, r24	; 0x02
     dbc:	8f ef       	ldi	r24, 0xFF	; 255
     dbe:	8b 83       	std	Y+3, r24	; 0x03
     dc0:	8f ef       	ldi	r24, 0xFF	; 255
     dc2:	8c 83       	std	Y+4, r24	; 0x04
     dc4:	8f ef       	ldi	r24, 0xFF	; 255
     dc6:	8d 83       	std	Y+5, r24	; 0x05
     dc8:	8f ef       	ldi	r24, 0xFF	; 255
     dca:	8e 83       	std	Y+6, r24	; 0x06
     dcc:	8f ef       	ldi	r24, 0xFF	; 255
     dce:	8f 83       	std	Y+7, r24	; 0x07
     dd0:	8f ef       	ldi	r24, 0xFF	; 255
     dd2:	88 87       	std	Y+8, r24	; 0x08

	OCR3A = (uint8_t) count;
     dd4:	e6 e8       	ldi	r30, 0x86	; 134
     dd6:	f0 e0       	ldi	r31, 0x00	; 0
     dd8:	89 81       	ldd	r24, Y+1	; 0x01
     dda:	88 2f       	mov	r24, r24
     ddc:	90 e0       	ldi	r25, 0x00	; 0
     dde:	91 83       	std	Z+1, r25	; 0x01
     de0:	80 83       	st	Z, r24
	
	//Enable interrupt on timer
	ETIMSK |= (1<<OCIE3A);
     de2:	ad e7       	ldi	r26, 0x7D	; 125
     de4:	b0 e0       	ldi	r27, 0x00	; 0
     de6:	ed e7       	ldi	r30, 0x7D	; 125
     de8:	f0 e0       	ldi	r31, 0x00	; 0
     dea:	80 81       	ld	r24, Z
     dec:	80 61       	ori	r24, 0x10	; 16
     dee:	8c 93       	st	X, r24

	//set up TWI
	TWI_Master_Initialise();
     df0:	0e 94 90 08 	call	0x1120	; 0x1120 <TWI_Master_Initialise>

	//set up PortA/MJ1

	PORTA = 0x0;
     df4:	eb e3       	ldi	r30, 0x3B	; 59
     df6:	f0 e0       	ldi	r31, 0x00	; 0
     df8:	10 82       	st	Z, r1
	DDRA = 0xff;
     dfa:	ea e3       	ldi	r30, 0x3A	; 58
     dfc:	f0 e0       	ldi	r31, 0x00	; 0
     dfe:	8f ef       	ldi	r24, 0xFF	; 255
     e00:	80 83       	st	Z, r24

}
     e02:	28 96       	adiw	r28, 0x08	; 8
     e04:	0f b6       	in	r0, 0x3f	; 63
     e06:	f8 94       	cli
     e08:	de bf       	out	0x3e, r29	; 62
     e0a:	0f be       	out	0x3f, r0	; 63
     e0c:	cd bf       	out	0x3d, r28	; 61
     e0e:	cf 91       	pop	r28
     e10:	df 91       	pop	r29
     e12:	08 95       	ret

00000e14 <motor_reset>:

void motor_reset(){
     e14:	df 93       	push	r29
     e16:	cf 93       	push	r28
     e18:	cd b7       	in	r28, 0x3d	; 61
     e1a:	de b7       	in	r29, 0x3e	; 62

}
     e1c:	cf 91       	pop	r28
     e1e:	df 91       	pop	r29
     e20:	08 95       	ret

00000e22 <motor_set_input>:

void motor_set_input(int8_t output){
     e22:	df 93       	push	r29
     e24:	cf 93       	push	r28
     e26:	00 d0       	rcall	.+0      	; 0xe28 <motor_set_input+0x6>
     e28:	00 d0       	rcall	.+0      	; 0xe2a <motor_set_input+0x8>
     e2a:	00 d0       	rcall	.+0      	; 0xe2c <motor_set_input+0xa>
     e2c:	cd b7       	in	r28, 0x3d	; 61
     e2e:	de b7       	in	r29, 0x3e	; 62
     e30:	8e 83       	std	Y+6, r24	; 0x06
	static int i = 0;
	i++;
     e32:	80 91 3d 02 	lds	r24, 0x023D
     e36:	90 91 3e 02 	lds	r25, 0x023E
     e3a:	01 96       	adiw	r24, 0x01	; 1
     e3c:	90 93 3e 02 	sts	0x023E, r25
     e40:	80 93 3d 02 	sts	0x023D, r24
// Har jeg can_send her, henger det bare av og til... :S

	if (i>50){
     e44:	80 91 3d 02 	lds	r24, 0x023D
     e48:	90 91 3e 02 	lds	r25, 0x023E
     e4c:	83 33       	cpi	r24, 0x33	; 51
     e4e:	91 05       	cpc	r25, r1
     e50:	6c f1       	brlt	.+90     	; 0xeac <motor_set_input+0x8a>

		char *sendbuf = "\0\0\0\0\0\0\0";
     e52:	88 e1       	ldi	r24, 0x18	; 24
     e54:	91 e0       	ldi	r25, 0x01	; 1
     e56:	9a 83       	std	Y+2, r25	; 0x02
     e58:	89 83       	std	Y+1, r24	; 0x01
		sprintf(sendbuf, "r:%d", (int)output);
     e5a:	8e 81       	ldd	r24, Y+6	; 0x06
     e5c:	28 2f       	mov	r18, r24
     e5e:	33 27       	eor	r19, r19
     e60:	27 fd       	sbrc	r18, 7
     e62:	30 95       	com	r19
     e64:	00 d0       	rcall	.+0      	; 0xe66 <motor_set_input+0x44>
     e66:	00 d0       	rcall	.+0      	; 0xe68 <motor_set_input+0x46>
     e68:	00 d0       	rcall	.+0      	; 0xe6a <motor_set_input+0x48>
     e6a:	ed b7       	in	r30, 0x3d	; 61
     e6c:	fe b7       	in	r31, 0x3e	; 62
     e6e:	31 96       	adiw	r30, 0x01	; 1
     e70:	89 81       	ldd	r24, Y+1	; 0x01
     e72:	9a 81       	ldd	r25, Y+2	; 0x02
     e74:	91 83       	std	Z+1, r25	; 0x01
     e76:	80 83       	st	Z, r24
     e78:	80 e2       	ldi	r24, 0x20	; 32
     e7a:	91 e0       	ldi	r25, 0x01	; 1
     e7c:	93 83       	std	Z+3, r25	; 0x03
     e7e:	82 83       	std	Z+2, r24	; 0x02
     e80:	35 83       	std	Z+5, r19	; 0x05
     e82:	24 83       	std	Z+4, r18	; 0x04
     e84:	0e 94 bd 10 	call	0x217a	; 0x217a <sprintf>
     e88:	8d b7       	in	r24, 0x3d	; 61
     e8a:	9e b7       	in	r25, 0x3e	; 62
     e8c:	06 96       	adiw	r24, 0x06	; 6
     e8e:	0f b6       	in	r0, 0x3f	; 63
     e90:	f8 94       	cli
     e92:	9e bf       	out	0x3e, r25	; 62
     e94:	0f be       	out	0x3f, r0	; 63
     e96:	8d bf       	out	0x3d, r24	; 61
		CAN_send(sendbuf, 0x1F);
     e98:	89 81       	ldd	r24, Y+1	; 0x01
     e9a:	9a 81       	ldd	r25, Y+2	; 0x02
     e9c:	6f e1       	ldi	r22, 0x1F	; 31
     e9e:	70 e0       	ldi	r23, 0x00	; 0
     ea0:	0e 94 b9 00 	call	0x172	; 0x172 <CAN_send>

	
		i = 0;
     ea4:	10 92 3e 02 	sts	0x023E, r1
     ea8:	10 92 3d 02 	sts	0x023D, r1
	}

	//enable motor
	PORTA |= (1<<5);
     eac:	ab e3       	ldi	r26, 0x3B	; 59
     eae:	b0 e0       	ldi	r27, 0x00	; 0
     eb0:	eb e3       	ldi	r30, 0x3B	; 59
     eb2:	f0 e0       	ldi	r31, 0x00	; 0
     eb4:	80 81       	ld	r24, Z
     eb6:	80 62       	ori	r24, 0x20	; 32
     eb8:	8c 93       	st	X, r24

	char msg[3];
	msg[0] = (char)0b01010000; //address: MAX520, ADC0, write
     eba:	80 e5       	ldi	r24, 0x50	; 80
     ebc:	8b 83       	std	Y+3, r24	; 0x03
	msg[1] = (char)0b00000000; //command: No reset, no power-down, ADC0
     ebe:	1c 82       	std	Y+4, r1	; 0x04
	if(output >= 0){
     ec0:	8e 81       	ldd	r24, Y+6	; 0x06
     ec2:	88 23       	and	r24, r24
     ec4:	74 f0       	brlt	.+28     	; 0xee2 <motor_set_input+0xc0>
		msg[2] = (char)output*2;
     ec6:	8e 81       	ldd	r24, Y+6	; 0x06
     ec8:	88 2f       	mov	r24, r24
     eca:	90 e0       	ldi	r25, 0x00	; 0
     ecc:	88 0f       	add	r24, r24
     ece:	99 1f       	adc	r25, r25
     ed0:	8d 83       	std	Y+5, r24	; 0x05
		PORTA &= ~(1<<6);
     ed2:	ab e3       	ldi	r26, 0x3B	; 59
     ed4:	b0 e0       	ldi	r27, 0x00	; 0
     ed6:	eb e3       	ldi	r30, 0x3B	; 59
     ed8:	f0 e0       	ldi	r31, 0x00	; 0
     eda:	80 81       	ld	r24, Z
     edc:	8f 7b       	andi	r24, 0xBF	; 191
     ede:	8c 93       	st	X, r24
     ee0:	12 c0       	rjmp	.+36     	; 0xf06 <motor_set_input+0xe4>
		}
	else{
		msg[2] = (char)(-output*2)-1;
     ee2:	8e 81       	ldd	r24, Y+6	; 0x06
     ee4:	99 27       	eor	r25, r25
     ee6:	87 fd       	sbrc	r24, 7
     ee8:	90 95       	com	r25
     eea:	88 0f       	add	r24, r24
     eec:	99 1f       	adc	r25, r25
     eee:	90 95       	com	r25
     ef0:	81 95       	neg	r24
     ef2:	9f 4f       	sbci	r25, 0xFF	; 255
     ef4:	81 50       	subi	r24, 0x01	; 1
     ef6:	8d 83       	std	Y+5, r24	; 0x05
		PORTA |= (1<<6);
     ef8:	ab e3       	ldi	r26, 0x3B	; 59
     efa:	b0 e0       	ldi	r27, 0x00	; 0
     efc:	eb e3       	ldi	r30, 0x3B	; 59
     efe:	f0 e0       	ldi	r31, 0x00	; 0
     f00:	80 81       	ld	r24, Z
     f02:	80 64       	ori	r24, 0x40	; 64
     f04:	8c 93       	st	X, r24
		}
	TWI_Start_Transceiver_With_Data(msg, (unsigned char)3 );
     f06:	ce 01       	movw	r24, r28
     f08:	03 96       	adiw	r24, 0x03	; 3
     f0a:	63 e0       	ldi	r22, 0x03	; 3
     f0c:	0e 94 bb 08 	call	0x1176	; 0x1176 <TWI_Start_Transceiver_With_Data>
}
     f10:	26 96       	adiw	r28, 0x06	; 6
     f12:	0f b6       	in	r0, 0x3f	; 63
     f14:	f8 94       	cli
     f16:	de bf       	out	0x3e, r29	; 62
     f18:	0f be       	out	0x3f, r0	; 63
     f1a:	cd bf       	out	0x3d, r28	; 61
     f1c:	cf 91       	pop	r28
     f1e:	df 91       	pop	r29
     f20:	08 95       	ret

00000f22 <motor_read_position>:

int8_t motor_read_position(){
     f22:	df 93       	push	r29
     f24:	cf 93       	push	r28
     f26:	cd b7       	in	r28, 0x3d	; 61
     f28:	de b7       	in	r29, 0x3e	; 62
	return 0;
     f2a:	80 e0       	ldi	r24, 0x00	; 0
}
     f2c:	cf 91       	pop	r28
     f2e:	df 91       	pop	r29
     f30:	08 95       	ret

00000f32 <motor_set_reference>:

void motor_set_reference(int8_t ref){
     f32:	df 93       	push	r29
     f34:	cf 93       	push	r28
     f36:	0f 92       	push	r0
     f38:	cd b7       	in	r28, 0x3d	; 61
     f3a:	de b7       	in	r29, 0x3e	; 62
     f3c:	89 83       	std	Y+1, r24	; 0x01
	position_ref = ref;
     f3e:	89 81       	ldd	r24, Y+1	; 0x01
     f40:	80 93 3c 02 	sts	0x023C, r24
}
     f44:	0f 90       	pop	r0
     f46:	cf 91       	pop	r28
     f48:	df 91       	pop	r29
     f4a:	08 95       	ret

00000f4c <motor_regulator>:

void motor_regulator() {
     f4c:	0f 93       	push	r16
     f4e:	1f 93       	push	r17
     f50:	df 93       	push	r29
     f52:	cf 93       	push	r28
     f54:	00 d0       	rcall	.+0      	; 0xf56 <motor_regulator+0xa>
     f56:	00 d0       	rcall	.+0      	; 0xf58 <motor_regulator+0xc>
     f58:	cd b7       	in	r28, 0x3d	; 61
     f5a:	de b7       	in	r29, 0x3e	; 62
	float p = 0;
     f5c:	80 e0       	ldi	r24, 0x00	; 0
     f5e:	90 e0       	ldi	r25, 0x00	; 0
     f60:	a0 e0       	ldi	r26, 0x00	; 0
     f62:	b0 e0       	ldi	r27, 0x00	; 0
     f64:	89 83       	std	Y+1, r24	; 0x01
     f66:	9a 83       	std	Y+2, r25	; 0x02
     f68:	ab 83       	std	Y+3, r26	; 0x03
     f6a:	bc 83       	std	Y+4, r27	; 0x04
	static float q = 0;

	//P-part:
	p = ((int)position_ref - motor_read_position())*P;
     f6c:	80 91 3c 02 	lds	r24, 0x023C
     f70:	08 2f       	mov	r16, r24
     f72:	11 27       	eor	r17, r17
     f74:	07 fd       	sbrc	r16, 7
     f76:	10 95       	com	r17
     f78:	0e 94 91 07 	call	0xf22	; 0xf22 <motor_read_position>
     f7c:	99 27       	eor	r25, r25
     f7e:	87 fd       	sbrc	r24, 7
     f80:	90 95       	com	r25
     f82:	98 01       	movw	r18, r16
     f84:	28 1b       	sub	r18, r24
     f86:	39 0b       	sbc	r19, r25
     f88:	c9 01       	movw	r24, r18
     f8a:	aa 27       	eor	r26, r26
     f8c:	97 fd       	sbrc	r25, 7
     f8e:	a0 95       	com	r26
     f90:	ba 2f       	mov	r27, r26
     f92:	bc 01       	movw	r22, r24
     f94:	cd 01       	movw	r24, r26
     f96:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <__floatsisf>
     f9a:	dc 01       	movw	r26, r24
     f9c:	cb 01       	movw	r24, r22
     f9e:	89 83       	std	Y+1, r24	; 0x01
     fa0:	9a 83       	std	Y+2, r25	; 0x02
     fa2:	ab 83       	std	Y+3, r26	; 0x03
     fa4:	bc 83       	std	Y+4, r27	; 0x04
	
	//I-part
	q += ((int)position_ref - motor_read_position())*I;
     fa6:	80 91 3c 02 	lds	r24, 0x023C
     faa:	08 2f       	mov	r16, r24
     fac:	11 27       	eor	r17, r17
     fae:	07 fd       	sbrc	r16, 7
     fb0:	10 95       	com	r17
     fb2:	0e 94 91 07 	call	0xf22	; 0xf22 <motor_read_position>
     fb6:	99 27       	eor	r25, r25
     fb8:	87 fd       	sbrc	r24, 7
     fba:	90 95       	com	r25
     fbc:	98 01       	movw	r18, r16
     fbe:	28 1b       	sub	r18, r24
     fc0:	39 0b       	sbc	r19, r25
     fc2:	c9 01       	movw	r24, r18
     fc4:	aa 27       	eor	r26, r26
     fc6:	97 fd       	sbrc	r25, 7
     fc8:	a0 95       	com	r26
     fca:	ba 2f       	mov	r27, r26
     fcc:	bc 01       	movw	r22, r24
     fce:	cd 01       	movw	r24, r26
     fd0:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <__floatsisf>
     fd4:	dc 01       	movw	r26, r24
     fd6:	cb 01       	movw	r24, r22
     fd8:	bc 01       	movw	r22, r24
     fda:	cd 01       	movw	r24, r26
     fdc:	2a e0       	ldi	r18, 0x0A	; 10
     fde:	37 ed       	ldi	r19, 0xD7	; 215
     fe0:	43 e2       	ldi	r20, 0x23	; 35
     fe2:	5c e3       	ldi	r21, 0x3C	; 60
     fe4:	0e 94 d9 0b 	call	0x17b2	; 0x17b2 <__mulsf3>
     fe8:	dc 01       	movw	r26, r24
     fea:	cb 01       	movw	r24, r22
     fec:	20 91 3f 02 	lds	r18, 0x023F
     ff0:	30 91 40 02 	lds	r19, 0x0240
     ff4:	40 91 41 02 	lds	r20, 0x0241
     ff8:	50 91 42 02 	lds	r21, 0x0242
     ffc:	bc 01       	movw	r22, r24
     ffe:	cd 01       	movw	r24, r26
    1000:	0e 94 ac 0b 	call	0x1758	; 0x1758 <__addsf3>
    1004:	dc 01       	movw	r26, r24
    1006:	cb 01       	movw	r24, r22
    1008:	80 93 3f 02 	sts	0x023F, r24
    100c:	90 93 40 02 	sts	0x0240, r25
    1010:	a0 93 41 02 	sts	0x0241, r26
    1014:	b0 93 42 02 	sts	0x0242, r27
	//	char *aa = "\0\0\0\0\0\0\0";
	//	sprintf(aa, "aa:%d", (int)q);
	//	CAN_send(aa, 0x1F);


	if(p+q > ANTI_WIND_UP)
    1018:	80 91 3f 02 	lds	r24, 0x023F
    101c:	90 91 40 02 	lds	r25, 0x0240
    1020:	a0 91 41 02 	lds	r26, 0x0241
    1024:	b0 91 42 02 	lds	r27, 0x0242
    1028:	bc 01       	movw	r22, r24
    102a:	cd 01       	movw	r24, r26
    102c:	29 81       	ldd	r18, Y+1	; 0x01
    102e:	3a 81       	ldd	r19, Y+2	; 0x02
    1030:	4b 81       	ldd	r20, Y+3	; 0x03
    1032:	5c 81       	ldd	r21, Y+4	; 0x04
    1034:	0e 94 ac 0b 	call	0x1758	; 0x1758 <__addsf3>
    1038:	dc 01       	movw	r26, r24
    103a:	cb 01       	movw	r24, r22
    103c:	bc 01       	movw	r22, r24
    103e:	cd 01       	movw	r24, r26
    1040:	20 e0       	ldi	r18, 0x00	; 0
    1042:	30 e0       	ldi	r19, 0x00	; 0
    1044:	4e ef       	ldi	r20, 0xFE	; 254
    1046:	52 e4       	ldi	r21, 0x42	; 66
    1048:	0e 94 7f 0d 	call	0x1afe	; 0x1afe <__gtsf2>
    104c:	18 16       	cp	r1, r24
    104e:	ac f4       	brge	.+42     	; 0x107a <motor_regulator+0x12e>
		q = ANTI_WIND_UP-p;
    1050:	60 e0       	ldi	r22, 0x00	; 0
    1052:	70 e0       	ldi	r23, 0x00	; 0
    1054:	8e ef       	ldi	r24, 0xFE	; 254
    1056:	92 e4       	ldi	r25, 0x42	; 66
    1058:	29 81       	ldd	r18, Y+1	; 0x01
    105a:	3a 81       	ldd	r19, Y+2	; 0x02
    105c:	4b 81       	ldd	r20, Y+3	; 0x03
    105e:	5c 81       	ldd	r21, Y+4	; 0x04
    1060:	0e 94 7b 0b 	call	0x16f6	; 0x16f6 <__subsf3>
    1064:	dc 01       	movw	r26, r24
    1066:	cb 01       	movw	r24, r22
    1068:	80 93 3f 02 	sts	0x023F, r24
    106c:	90 93 40 02 	sts	0x0240, r25
    1070:	a0 93 41 02 	sts	0x0241, r26
    1074:	b0 93 42 02 	sts	0x0242, r27
    1078:	30 c0       	rjmp	.+96     	; 0x10da <motor_regulator+0x18e>
	else if(p+q < -ANTI_WIND_UP-1)
    107a:	80 91 3f 02 	lds	r24, 0x023F
    107e:	90 91 40 02 	lds	r25, 0x0240
    1082:	a0 91 41 02 	lds	r26, 0x0241
    1086:	b0 91 42 02 	lds	r27, 0x0242
    108a:	bc 01       	movw	r22, r24
    108c:	cd 01       	movw	r24, r26
    108e:	29 81       	ldd	r18, Y+1	; 0x01
    1090:	3a 81       	ldd	r19, Y+2	; 0x02
    1092:	4b 81       	ldd	r20, Y+3	; 0x03
    1094:	5c 81       	ldd	r21, Y+4	; 0x04
    1096:	0e 94 ac 0b 	call	0x1758	; 0x1758 <__addsf3>
    109a:	dc 01       	movw	r26, r24
    109c:	cb 01       	movw	r24, r22
    109e:	bc 01       	movw	r22, r24
    10a0:	cd 01       	movw	r24, r26
    10a2:	20 e0       	ldi	r18, 0x00	; 0
    10a4:	30 e0       	ldi	r19, 0x00	; 0
    10a6:	40 e0       	ldi	r20, 0x00	; 0
    10a8:	53 ec       	ldi	r21, 0xC3	; 195
    10aa:	0e 94 df 0d 	call	0x1bbe	; 0x1bbe <__ltsf2>
    10ae:	88 23       	and	r24, r24
    10b0:	a4 f4       	brge	.+40     	; 0x10da <motor_regulator+0x18e>
		q = -ANTI_WIND_UP-1-p;
    10b2:	60 e0       	ldi	r22, 0x00	; 0
    10b4:	70 e0       	ldi	r23, 0x00	; 0
    10b6:	80 e0       	ldi	r24, 0x00	; 0
    10b8:	93 ec       	ldi	r25, 0xC3	; 195
    10ba:	29 81       	ldd	r18, Y+1	; 0x01
    10bc:	3a 81       	ldd	r19, Y+2	; 0x02
    10be:	4b 81       	ldd	r20, Y+3	; 0x03
    10c0:	5c 81       	ldd	r21, Y+4	; 0x04
    10c2:	0e 94 7b 0b 	call	0x16f6	; 0x16f6 <__subsf3>
    10c6:	dc 01       	movw	r26, r24
    10c8:	cb 01       	movw	r24, r22
    10ca:	80 93 3f 02 	sts	0x023F, r24
    10ce:	90 93 40 02 	sts	0x0240, r25
    10d2:	a0 93 41 02 	sts	0x0241, r26
    10d6:	b0 93 42 02 	sts	0x0242, r27

	motor_set_input((int8_t)(p + q));
    10da:	80 91 3f 02 	lds	r24, 0x023F
    10de:	90 91 40 02 	lds	r25, 0x0240
    10e2:	a0 91 41 02 	lds	r26, 0x0241
    10e6:	b0 91 42 02 	lds	r27, 0x0242
    10ea:	bc 01       	movw	r22, r24
    10ec:	cd 01       	movw	r24, r26
    10ee:	29 81       	ldd	r18, Y+1	; 0x01
    10f0:	3a 81       	ldd	r19, Y+2	; 0x02
    10f2:	4b 81       	ldd	r20, Y+3	; 0x03
    10f4:	5c 81       	ldd	r21, Y+4	; 0x04
    10f6:	0e 94 ac 0b 	call	0x1758	; 0x1758 <__addsf3>
    10fa:	dc 01       	movw	r26, r24
    10fc:	cb 01       	movw	r24, r22
    10fe:	bc 01       	movw	r22, r24
    1100:	cd 01       	movw	r24, r26
    1102:	0e 94 6d 0e 	call	0x1cda	; 0x1cda <__fixsfsi>
    1106:	dc 01       	movw	r26, r24
    1108:	cb 01       	movw	r24, r22
    110a:	0e 94 11 07 	call	0xe22	; 0xe22 <motor_set_input>

	// Denne gjorde at UART slutta  printe noe som helst.. random
	//motor_set_input((int)p);


}
    110e:	0f 90       	pop	r0
    1110:	0f 90       	pop	r0
    1112:	0f 90       	pop	r0
    1114:	0f 90       	pop	r0
    1116:	cf 91       	pop	r28
    1118:	df 91       	pop	r29
    111a:	1f 91       	pop	r17
    111c:	0f 91       	pop	r16
    111e:	08 95       	ret

00001120 <TWI_Master_Initialise>:
/****************************************************************************
Call this function to set up the TWI master to its initial standby state.
Remember to enable interrupts from the main application after initializing the TWI.
****************************************************************************/
void TWI_Master_Initialise(void)
{
    1120:	df 93       	push	r29
    1122:	cf 93       	push	r28
    1124:	cd b7       	in	r28, 0x3d	; 61
    1126:	de b7       	in	r29, 0x3e	; 62
  TWBR = TWI_TWBR;                                  // Set bit rate register (Baudrate). Defined in header file.
    1128:	e0 e7       	ldi	r30, 0x70	; 112
    112a:	f0 e0       	ldi	r31, 0x00	; 0
    112c:	8c e0       	ldi	r24, 0x0C	; 12
    112e:	80 83       	st	Z, r24
// TWSR = TWI_TWPS;                                  // Not used. Driver presumes prescaler to be 00.
  TWDR = 0xFF;                                      // Default content = SDA released.
    1130:	e3 e7       	ldi	r30, 0x73	; 115
    1132:	f0 e0       	ldi	r31, 0x00	; 0
    1134:	8f ef       	ldi	r24, 0xFF	; 255
    1136:	80 83       	st	Z, r24
  TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins.
    1138:	e4 e7       	ldi	r30, 0x74	; 116
    113a:	f0 e0       	ldi	r31, 0x00	; 0
    113c:	84 e0       	ldi	r24, 0x04	; 4
    113e:	80 83       	st	Z, r24
         (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt.
         (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests.
         (0<<TWWC);                                 //
}    
    1140:	cf 91       	pop	r28
    1142:	df 91       	pop	r29
    1144:	08 95       	ret

00001146 <TWI_Transceiver_Busy>:
    
/****************************************************************************
Call this function to test if the TWI_ISR is busy transmitting.
****************************************************************************/
unsigned char TWI_Transceiver_Busy( void )
{
    1146:	df 93       	push	r29
    1148:	cf 93       	push	r28
    114a:	cd b7       	in	r28, 0x3d	; 61
    114c:	de b7       	in	r29, 0x3e	; 62
  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
    114e:	e4 e7       	ldi	r30, 0x74	; 116
    1150:	f0 e0       	ldi	r31, 0x00	; 0
    1152:	80 81       	ld	r24, Z
    1154:	81 70       	andi	r24, 0x01	; 1
}
    1156:	cf 91       	pop	r28
    1158:	df 91       	pop	r29
    115a:	08 95       	ret

0000115c <TWI_Get_State_Info>:
Call this function to fetch the state information of the previous operation. The function will hold execution (loop)
until the TWI_ISR has completed with the previous operation. If there was an error, then the function 
will return the TWI State code. 
****************************************************************************/
unsigned char TWI_Get_State_Info( void )
{
    115c:	df 93       	push	r29
    115e:	cf 93       	push	r28
    1160:	cd b7       	in	r28, 0x3d	; 61
    1162:	de b7       	in	r29, 0x3e	; 62
  while ( TWI_Transceiver_Busy() );             // Wait until TWI has completed the transmission.
    1164:	0e 94 a3 08 	call	0x1146	; 0x1146 <TWI_Transceiver_Busy>
    1168:	88 23       	and	r24, r24
    116a:	e1 f7       	brne	.-8      	; 0x1164 <TWI_Get_State_Info+0x8>
  return ( TWI_state );                         // Return error state.
    116c:	80 91 25 01 	lds	r24, 0x0125
}
    1170:	cf 91       	pop	r28
    1172:	df 91       	pop	r29
    1174:	08 95       	ret

00001176 <TWI_Start_Transceiver_With_Data>:
from the slave. Also include how many bytes that should be sent/read including the address byte.
The function will hold execution (loop) until the TWI_ISR has completed with the previous operation,
then initialize the next operation and return.
****************************************************************************/
void TWI_Start_Transceiver_With_Data( unsigned char *msg, unsigned char msgSize )
{
    1176:	df 93       	push	r29
    1178:	cf 93       	push	r28
    117a:	00 d0       	rcall	.+0      	; 0x117c <TWI_Start_Transceiver_With_Data+0x6>
    117c:	00 d0       	rcall	.+0      	; 0x117e <TWI_Start_Transceiver_With_Data+0x8>
    117e:	cd b7       	in	r28, 0x3d	; 61
    1180:	de b7       	in	r29, 0x3e	; 62
    1182:	9b 83       	std	Y+3, r25	; 0x03
    1184:	8a 83       	std	Y+2, r24	; 0x02
    1186:	6c 83       	std	Y+4, r22	; 0x04
  unsigned char temp;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    1188:	0e 94 a3 08 	call	0x1146	; 0x1146 <TWI_Transceiver_Busy>
    118c:	88 23       	and	r24, r24
    118e:	e1 f7       	brne	.-8      	; 0x1188 <TWI_Start_Transceiver_With_Data+0x12>

  TWI_msgSize = msgSize;                        // Number of data to transmit.
    1190:	8c 81       	ldd	r24, Y+4	; 0x04
    1192:	80 93 49 02 	sts	0x0249, r24
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
    1196:	ea 81       	ldd	r30, Y+2	; 0x02
    1198:	fb 81       	ldd	r31, Y+3	; 0x03
    119a:	80 81       	ld	r24, Z
    119c:	80 93 45 02 	sts	0x0245, r24
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
    11a0:	ea 81       	ldd	r30, Y+2	; 0x02
    11a2:	fb 81       	ldd	r31, Y+3	; 0x03
    11a4:	80 81       	ld	r24, Z
    11a6:	88 2f       	mov	r24, r24
    11a8:	90 e0       	ldi	r25, 0x00	; 0
    11aa:	81 70       	andi	r24, 0x01	; 1
    11ac:	90 70       	andi	r25, 0x00	; 0
    11ae:	00 97       	sbiw	r24, 0x00	; 0
    11b0:	d1 f4       	brne	.+52     	; 0x11e6 <TWI_Start_Transceiver_With_Data+0x70>
  {
    for ( temp = 1; temp < msgSize; temp++ )
    11b2:	81 e0       	ldi	r24, 0x01	; 1
    11b4:	89 83       	std	Y+1, r24	; 0x01
    11b6:	13 c0       	rjmp	.+38     	; 0x11de <TWI_Start_Transceiver_With_Data+0x68>
      TWI_buf[ temp ] = msg[ temp ];
    11b8:	89 81       	ldd	r24, Y+1	; 0x01
    11ba:	48 2f       	mov	r20, r24
    11bc:	50 e0       	ldi	r21, 0x00	; 0
    11be:	89 81       	ldd	r24, Y+1	; 0x01
    11c0:	28 2f       	mov	r18, r24
    11c2:	30 e0       	ldi	r19, 0x00	; 0
    11c4:	8a 81       	ldd	r24, Y+2	; 0x02
    11c6:	9b 81       	ldd	r25, Y+3	; 0x03
    11c8:	fc 01       	movw	r30, r24
    11ca:	e2 0f       	add	r30, r18
    11cc:	f3 1f       	adc	r31, r19
    11ce:	80 81       	ld	r24, Z
    11d0:	fa 01       	movw	r30, r20
    11d2:	eb 5b       	subi	r30, 0xBB	; 187
    11d4:	fd 4f       	sbci	r31, 0xFD	; 253
    11d6:	80 83       	st	Z, r24

  TWI_msgSize = msgSize;                        // Number of data to transmit.
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
  {
    for ( temp = 1; temp < msgSize; temp++ )
    11d8:	89 81       	ldd	r24, Y+1	; 0x01
    11da:	8f 5f       	subi	r24, 0xFF	; 255
    11dc:	89 83       	std	Y+1, r24	; 0x01
    11de:	99 81       	ldd	r25, Y+1	; 0x01
    11e0:	8c 81       	ldd	r24, Y+4	; 0x04
    11e2:	98 17       	cp	r25, r24
    11e4:	48 f3       	brcs	.-46     	; 0x11b8 <TWI_Start_Transceiver_With_Data+0x42>
      TWI_buf[ temp ] = msg[ temp ];
  }
  TWI_statusReg.all = 0;      
    11e6:	10 92 43 02 	sts	0x0243, r1
  TWI_state         = TWI_NO_STATE ;
    11ea:	88 ef       	ldi	r24, 0xF8	; 248
    11ec:	80 93 25 01 	sts	0x0125, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
    11f0:	e4 e7       	ldi	r30, 0x74	; 116
    11f2:	f0 e0       	ldi	r31, 0x00	; 0
    11f4:	85 ea       	ldi	r24, 0xA5	; 165
    11f6:	80 83       	st	Z, r24
         (1<<TWIE)|(1<<TWINT)|                  // Enable TWI Interupt and clear the flag.
         (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|       // Initiate a START condition.
         (0<<TWWC);                             //
}
    11f8:	0f 90       	pop	r0
    11fa:	0f 90       	pop	r0
    11fc:	0f 90       	pop	r0
    11fe:	0f 90       	pop	r0
    1200:	cf 91       	pop	r28
    1202:	df 91       	pop	r29
    1204:	08 95       	ret

00001206 <TWI_Start_Transceiver>:
Call this function to resend the last message. The driver will reuse the data previously put in the transceiver buffers.
The function will hold execution (loop) until the TWI_ISR has completed with the previous operation,
then initialize the next operation and return.
****************************************************************************/
void TWI_Start_Transceiver( void )
{
    1206:	df 93       	push	r29
    1208:	cf 93       	push	r28
    120a:	cd b7       	in	r28, 0x3d	; 61
    120c:	de b7       	in	r29, 0x3e	; 62
  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    120e:	0e 94 a3 08 	call	0x1146	; 0x1146 <TWI_Transceiver_Busy>
    1212:	88 23       	and	r24, r24
    1214:	e1 f7       	brne	.-8      	; 0x120e <TWI_Start_Transceiver+0x8>
  TWI_statusReg.all = 0;      
    1216:	10 92 43 02 	sts	0x0243, r1
  TWI_state         = TWI_NO_STATE ;
    121a:	88 ef       	ldi	r24, 0xF8	; 248
    121c:	80 93 25 01 	sts	0x0125, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
    1220:	e4 e7       	ldi	r30, 0x74	; 116
    1222:	f0 e0       	ldi	r31, 0x00	; 0
    1224:	85 ea       	ldi	r24, 0xA5	; 165
    1226:	80 83       	st	Z, r24
         (1<<TWIE)|(1<<TWINT)|                  // Enable TWI Interupt and clear the flag.
         (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|       // Initiate a START condition.
         (0<<TWWC);                             //
}
    1228:	cf 91       	pop	r28
    122a:	df 91       	pop	r29
    122c:	08 95       	ret

0000122e <TWI_Get_Data_From_Transceiver>:
requested (including the address field) in the function call. The function will hold execution (loop)
until the TWI_ISR has completed with the previous operation, before reading out the data and returning.
If there was an error in the previous transmission the function will return the TWI error code.
****************************************************************************/
unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )
{
    122e:	df 93       	push	r29
    1230:	cf 93       	push	r28
    1232:	00 d0       	rcall	.+0      	; 0x1234 <TWI_Get_Data_From_Transceiver+0x6>
    1234:	00 d0       	rcall	.+0      	; 0x1236 <TWI_Get_Data_From_Transceiver+0x8>
    1236:	cd b7       	in	r28, 0x3d	; 61
    1238:	de b7       	in	r29, 0x3e	; 62
    123a:	9b 83       	std	Y+3, r25	; 0x03
    123c:	8a 83       	std	Y+2, r24	; 0x02
    123e:	6c 83       	std	Y+4, r22	; 0x04
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
    1240:	0e 94 a3 08 	call	0x1146	; 0x1146 <TWI_Transceiver_Busy>
    1244:	88 23       	and	r24, r24
    1246:	e1 f7       	brne	.-8      	; 0x1240 <TWI_Get_Data_From_Transceiver+0x12>

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
    1248:	80 91 43 02 	lds	r24, 0x0243
    124c:	81 70       	andi	r24, 0x01	; 1
    124e:	88 23       	and	r24, r24
    1250:	c9 f0       	breq	.+50     	; 0x1284 <TWI_Get_Data_From_Transceiver+0x56>
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    1252:	19 82       	std	Y+1, r1	; 0x01
    1254:	13 c0       	rjmp	.+38     	; 0x127c <TWI_Get_Data_From_Transceiver+0x4e>
    {
      msg[ i ] = TWI_buf[ i ];
    1256:	89 81       	ldd	r24, Y+1	; 0x01
    1258:	28 2f       	mov	r18, r24
    125a:	30 e0       	ldi	r19, 0x00	; 0
    125c:	8a 81       	ldd	r24, Y+2	; 0x02
    125e:	9b 81       	ldd	r25, Y+3	; 0x03
    1260:	dc 01       	movw	r26, r24
    1262:	a2 0f       	add	r26, r18
    1264:	b3 1f       	adc	r27, r19
    1266:	89 81       	ldd	r24, Y+1	; 0x01
    1268:	88 2f       	mov	r24, r24
    126a:	90 e0       	ldi	r25, 0x00	; 0
    126c:	fc 01       	movw	r30, r24
    126e:	eb 5b       	subi	r30, 0xBB	; 187
    1270:	fd 4f       	sbci	r31, 0xFD	; 253
    1272:	80 81       	ld	r24, Z
    1274:	8c 93       	st	X, r24

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    1276:	89 81       	ldd	r24, Y+1	; 0x01
    1278:	8f 5f       	subi	r24, 0xFF	; 255
    127a:	89 83       	std	Y+1, r24	; 0x01
    127c:	99 81       	ldd	r25, Y+1	; 0x01
    127e:	8c 81       	ldd	r24, Y+4	; 0x04
    1280:	98 17       	cp	r25, r24
    1282:	48 f3       	brcs	.-46     	; 0x1256 <TWI_Get_Data_From_Transceiver+0x28>
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
    1284:	80 91 43 02 	lds	r24, 0x0243
    1288:	81 70       	andi	r24, 0x01	; 1
}
    128a:	0f 90       	pop	r0
    128c:	0f 90       	pop	r0
    128e:	0f 90       	pop	r0
    1290:	0f 90       	pop	r0
    1292:	cf 91       	pop	r28
    1294:	df 91       	pop	r29
    1296:	08 95       	ret

00001298 <TWI_interrupt>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
/*#pragma vector=TWI_vect
__interrupt void TWI_ISR(void)*/
void TWI_interrupt(){
    1298:	df 93       	push	r29
    129a:	cf 93       	push	r28
    129c:	00 d0       	rcall	.+0      	; 0x129e <TWI_interrupt+0x6>
    129e:	cd b7       	in	r28, 0x3d	; 61
    12a0:	de b7       	in	r29, 0x3e	; 62
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
    12a2:	e1 e7       	ldi	r30, 0x71	; 113
    12a4:	f0 e0       	ldi	r31, 0x00	; 0
    12a6:	80 81       	ld	r24, Z
    12a8:	28 2f       	mov	r18, r24
    12aa:	30 e0       	ldi	r19, 0x00	; 0
    12ac:	3a 83       	std	Y+2, r19	; 0x02
    12ae:	29 83       	std	Y+1, r18	; 0x01
    12b0:	89 81       	ldd	r24, Y+1	; 0x01
    12b2:	9a 81       	ldd	r25, Y+2	; 0x02
    12b4:	88 32       	cpi	r24, 0x28	; 40
    12b6:	91 05       	cpc	r25, r1
    12b8:	a9 f1       	breq	.+106    	; 0x1324 <TWI_interrupt+0x8c>
    12ba:	29 81       	ldd	r18, Y+1	; 0x01
    12bc:	3a 81       	ldd	r19, Y+2	; 0x02
    12be:	29 32       	cpi	r18, 0x29	; 41
    12c0:	31 05       	cpc	r19, r1
    12c2:	84 f4       	brge	.+32     	; 0x12e4 <TWI_interrupt+0x4c>
    12c4:	89 81       	ldd	r24, Y+1	; 0x01
    12c6:	9a 81       	ldd	r25, Y+2	; 0x02
    12c8:	80 31       	cpi	r24, 0x10	; 16
    12ca:	91 05       	cpc	r25, r1
    12cc:	49 f1       	breq	.+82     	; 0x1320 <TWI_interrupt+0x88>
    12ce:	29 81       	ldd	r18, Y+1	; 0x01
    12d0:	3a 81       	ldd	r19, Y+2	; 0x02
    12d2:	28 31       	cpi	r18, 0x18	; 24
    12d4:	31 05       	cpc	r19, r1
    12d6:	31 f1       	breq	.+76     	; 0x1324 <TWI_interrupt+0x8c>
    12d8:	89 81       	ldd	r24, Y+1	; 0x01
    12da:	9a 81       	ldd	r25, Y+2	; 0x02
    12dc:	88 30       	cpi	r24, 0x08	; 8
    12de:	91 05       	cpc	r25, r1
    12e0:	f9 f0       	breq	.+62     	; 0x1320 <TWI_interrupt+0x88>
    12e2:	83 c0       	rjmp	.+262    	; 0x13ea <TWI_interrupt+0x152>
    12e4:	29 81       	ldd	r18, Y+1	; 0x01
    12e6:	3a 81       	ldd	r19, Y+2	; 0x02
    12e8:	20 34       	cpi	r18, 0x40	; 64
    12ea:	31 05       	cpc	r19, r1
    12ec:	09 f4       	brne	.+2      	; 0x12f0 <TWI_interrupt+0x58>
    12ee:	4d c0       	rjmp	.+154    	; 0x138a <TWI_interrupt+0xf2>
    12f0:	89 81       	ldd	r24, Y+1	; 0x01
    12f2:	9a 81       	ldd	r25, Y+2	; 0x02
    12f4:	81 34       	cpi	r24, 0x41	; 65
    12f6:	91 05       	cpc	r25, r1
    12f8:	3c f4       	brge	.+14     	; 0x1308 <TWI_interrupt+0x70>
    12fa:	29 81       	ldd	r18, Y+1	; 0x01
    12fc:	3a 81       	ldd	r19, Y+2	; 0x02
    12fe:	28 33       	cpi	r18, 0x38	; 56
    1300:	31 05       	cpc	r19, r1
    1302:	09 f4       	brne	.+2      	; 0x1306 <TWI_interrupt+0x6e>
    1304:	6d c0       	rjmp	.+218    	; 0x13e0 <TWI_interrupt+0x148>
    1306:	71 c0       	rjmp	.+226    	; 0x13ea <TWI_interrupt+0x152>
    1308:	89 81       	ldd	r24, Y+1	; 0x01
    130a:	9a 81       	ldd	r25, Y+2	; 0x02
    130c:	80 35       	cpi	r24, 0x50	; 80
    130e:	91 05       	cpc	r25, r1
    1310:	69 f1       	breq	.+90     	; 0x136c <TWI_interrupt+0xd4>
    1312:	29 81       	ldd	r18, Y+1	; 0x01
    1314:	3a 81       	ldd	r19, Y+2	; 0x02
    1316:	28 35       	cpi	r18, 0x58	; 88
    1318:	31 05       	cpc	r19, r1
    131a:	09 f4       	brne	.+2      	; 0x131e <TWI_interrupt+0x86>
    131c:	4c c0       	rjmp	.+152    	; 0x13b6 <TWI_interrupt+0x11e>
    131e:	65 c0       	rjmp	.+202    	; 0x13ea <TWI_interrupt+0x152>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
    1320:	10 92 44 02 	sts	0x0244, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
    1324:	90 91 44 02 	lds	r25, 0x0244
    1328:	80 91 49 02 	lds	r24, 0x0249
    132c:	98 17       	cp	r25, r24
    132e:	a0 f4       	brcc	.+40     	; 0x1358 <TWI_interrupt+0xc0>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
    1330:	a3 e7       	ldi	r26, 0x73	; 115
    1332:	b0 e0       	ldi	r27, 0x00	; 0
    1334:	20 91 44 02 	lds	r18, 0x0244
    1338:	82 2f       	mov	r24, r18
    133a:	90 e0       	ldi	r25, 0x00	; 0
    133c:	fc 01       	movw	r30, r24
    133e:	eb 5b       	subi	r30, 0xBB	; 187
    1340:	fd 4f       	sbci	r31, 0xFD	; 253
    1342:	80 81       	ld	r24, Z
    1344:	8c 93       	st	X, r24
    1346:	82 2f       	mov	r24, r18
    1348:	8f 5f       	subi	r24, 0xFF	; 255
    134a:	80 93 44 02 	sts	0x0244, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    134e:	e4 e7       	ldi	r30, 0x74	; 116
    1350:	f0 e0       	ldi	r31, 0x00	; 0
    1352:	85 e8       	ldi	r24, 0x85	; 133
    1354:	80 83       	st	Z, r24
    1356:	52 c0       	rjmp	.+164    	; 0x13fc <TWI_interrupt+0x164>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    1358:	80 91 43 02 	lds	r24, 0x0243
    135c:	81 60       	ori	r24, 0x01	; 1
    135e:	80 93 43 02 	sts	0x0243, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1362:	e4 e7       	ldi	r30, 0x74	; 116
    1364:	f0 e0       	ldi	r31, 0x00	; 0
    1366:	84 e9       	ldi	r24, 0x94	; 148
    1368:	80 83       	st	Z, r24
    136a:	48 c0       	rjmp	.+144    	; 0x13fc <TWI_interrupt+0x164>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    136c:	30 91 44 02 	lds	r19, 0x0244
    1370:	83 2f       	mov	r24, r19
    1372:	90 e0       	ldi	r25, 0x00	; 0
    1374:	e3 e7       	ldi	r30, 0x73	; 115
    1376:	f0 e0       	ldi	r31, 0x00	; 0
    1378:	20 81       	ld	r18, Z
    137a:	fc 01       	movw	r30, r24
    137c:	eb 5b       	subi	r30, 0xBB	; 187
    137e:	fd 4f       	sbci	r31, 0xFD	; 253
    1380:	20 83       	st	Z, r18
    1382:	83 2f       	mov	r24, r19
    1384:	8f 5f       	subi	r24, 0xFF	; 255
    1386:	80 93 44 02 	sts	0x0244, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    138a:	80 91 44 02 	lds	r24, 0x0244
    138e:	28 2f       	mov	r18, r24
    1390:	30 e0       	ldi	r19, 0x00	; 0
    1392:	80 91 49 02 	lds	r24, 0x0249
    1396:	88 2f       	mov	r24, r24
    1398:	90 e0       	ldi	r25, 0x00	; 0
    139a:	01 97       	sbiw	r24, 0x01	; 1
    139c:	28 17       	cp	r18, r24
    139e:	39 07       	cpc	r19, r25
    13a0:	2c f4       	brge	.+10     	; 0x13ac <TWI_interrupt+0x114>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    13a2:	e4 e7       	ldi	r30, 0x74	; 116
    13a4:	f0 e0       	ldi	r31, 0x00	; 0
    13a6:	85 ec       	ldi	r24, 0xC5	; 197
    13a8:	80 83       	st	Z, r24
    13aa:	28 c0       	rjmp	.+80     	; 0x13fc <TWI_interrupt+0x164>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    13ac:	e4 e7       	ldi	r30, 0x74	; 116
    13ae:	f0 e0       	ldi	r31, 0x00	; 0
    13b0:	85 e8       	ldi	r24, 0x85	; 133
    13b2:	80 83       	st	Z, r24
    13b4:	23 c0       	rjmp	.+70     	; 0x13fc <TWI_interrupt+0x164>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    13b6:	80 91 44 02 	lds	r24, 0x0244
    13ba:	88 2f       	mov	r24, r24
    13bc:	90 e0       	ldi	r25, 0x00	; 0
    13be:	e3 e7       	ldi	r30, 0x73	; 115
    13c0:	f0 e0       	ldi	r31, 0x00	; 0
    13c2:	20 81       	ld	r18, Z
    13c4:	fc 01       	movw	r30, r24
    13c6:	eb 5b       	subi	r30, 0xBB	; 187
    13c8:	fd 4f       	sbci	r31, 0xFD	; 253
    13ca:	20 83       	st	Z, r18
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    13cc:	80 91 43 02 	lds	r24, 0x0243
    13d0:	81 60       	ori	r24, 0x01	; 1
    13d2:	80 93 43 02 	sts	0x0243, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    13d6:	e4 e7       	ldi	r30, 0x74	; 116
    13d8:	f0 e0       	ldi	r31, 0x00	; 0
    13da:	84 e9       	ldi	r24, 0x94	; 148
    13dc:	80 83       	st	Z, r24
    13de:	0e c0       	rjmp	.+28     	; 0x13fc <TWI_interrupt+0x164>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    13e0:	e4 e7       	ldi	r30, 0x74	; 116
    13e2:	f0 e0       	ldi	r31, 0x00	; 0
    13e4:	85 ea       	ldi	r24, 0xA5	; 165
    13e6:	80 83       	st	Z, r24
    13e8:	09 c0       	rjmp	.+18     	; 0x13fc <TWI_interrupt+0x164>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    13ea:	e1 e7       	ldi	r30, 0x71	; 113
    13ec:	f0 e0       	ldi	r31, 0x00	; 0
    13ee:	80 81       	ld	r24, Z
    13f0:	80 93 25 01 	sts	0x0125, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    13f4:	e4 e7       	ldi	r30, 0x74	; 116
    13f6:	f0 e0       	ldi	r31, 0x00	; 0
    13f8:	84 e0       	ldi	r24, 0x04	; 4
    13fa:	80 83       	st	Z, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
    13fc:	0f 90       	pop	r0
    13fe:	0f 90       	pop	r0
    1400:	cf 91       	pop	r28
    1402:	df 91       	pop	r29
    1404:	08 95       	ret

00001406 <__fixunssfsi>:
    1406:	ef 92       	push	r14
    1408:	ff 92       	push	r15
    140a:	0f 93       	push	r16
    140c:	1f 93       	push	r17
    140e:	7b 01       	movw	r14, r22
    1410:	8c 01       	movw	r16, r24
    1412:	20 e0       	ldi	r18, 0x00	; 0
    1414:	30 e0       	ldi	r19, 0x00	; 0
    1416:	40 e0       	ldi	r20, 0x00	; 0
    1418:	5f e4       	ldi	r21, 0x4F	; 79
    141a:	0e 94 af 0d 	call	0x1b5e	; 0x1b5e <__gesf2>
    141e:	88 23       	and	r24, r24
    1420:	8c f0       	brlt	.+34     	; 0x1444 <__fixunssfsi+0x3e>
    1422:	c8 01       	movw	r24, r16
    1424:	b7 01       	movw	r22, r14
    1426:	20 e0       	ldi	r18, 0x00	; 0
    1428:	30 e0       	ldi	r19, 0x00	; 0
    142a:	40 e0       	ldi	r20, 0x00	; 0
    142c:	5f e4       	ldi	r21, 0x4F	; 79
    142e:	0e 94 7b 0b 	call	0x16f6	; 0x16f6 <__subsf3>
    1432:	0e 94 6d 0e 	call	0x1cda	; 0x1cda <__fixsfsi>
    1436:	9b 01       	movw	r18, r22
    1438:	ac 01       	movw	r20, r24
    143a:	20 50       	subi	r18, 0x00	; 0
    143c:	30 40       	sbci	r19, 0x00	; 0
    143e:	40 40       	sbci	r20, 0x00	; 0
    1440:	50 48       	sbci	r21, 0x80	; 128
    1442:	06 c0       	rjmp	.+12     	; 0x1450 <__fixunssfsi+0x4a>
    1444:	c8 01       	movw	r24, r16
    1446:	b7 01       	movw	r22, r14
    1448:	0e 94 6d 0e 	call	0x1cda	; 0x1cda <__fixsfsi>
    144c:	9b 01       	movw	r18, r22
    144e:	ac 01       	movw	r20, r24
    1450:	b9 01       	movw	r22, r18
    1452:	ca 01       	movw	r24, r20
    1454:	1f 91       	pop	r17
    1456:	0f 91       	pop	r16
    1458:	ff 90       	pop	r15
    145a:	ef 90       	pop	r14
    145c:	08 95       	ret

0000145e <_fpadd_parts>:
    145e:	a0 e0       	ldi	r26, 0x00	; 0
    1460:	b0 e0       	ldi	r27, 0x00	; 0
    1462:	e5 e3       	ldi	r30, 0x35	; 53
    1464:	fa e0       	ldi	r31, 0x0A	; 10
    1466:	0c 94 5e 13 	jmp	0x26bc	; 0x26bc <__prologue_saves__>
    146a:	dc 01       	movw	r26, r24
    146c:	2b 01       	movw	r4, r22
    146e:	fa 01       	movw	r30, r20
    1470:	9c 91       	ld	r25, X
    1472:	92 30       	cpi	r25, 0x02	; 2
    1474:	08 f4       	brcc	.+2      	; 0x1478 <_fpadd_parts+0x1a>
    1476:	39 c1       	rjmp	.+626    	; 0x16ea <_fpadd_parts+0x28c>
    1478:	eb 01       	movw	r28, r22
    147a:	88 81       	ld	r24, Y
    147c:	82 30       	cpi	r24, 0x02	; 2
    147e:	08 f4       	brcc	.+2      	; 0x1482 <_fpadd_parts+0x24>
    1480:	33 c1       	rjmp	.+614    	; 0x16e8 <_fpadd_parts+0x28a>
    1482:	94 30       	cpi	r25, 0x04	; 4
    1484:	69 f4       	brne	.+26     	; 0x14a0 <_fpadd_parts+0x42>
    1486:	84 30       	cpi	r24, 0x04	; 4
    1488:	09 f0       	breq	.+2      	; 0x148c <_fpadd_parts+0x2e>
    148a:	2f c1       	rjmp	.+606    	; 0x16ea <_fpadd_parts+0x28c>
    148c:	11 96       	adiw	r26, 0x01	; 1
    148e:	9c 91       	ld	r25, X
    1490:	11 97       	sbiw	r26, 0x01	; 1
    1492:	89 81       	ldd	r24, Y+1	; 0x01
    1494:	98 17       	cp	r25, r24
    1496:	09 f4       	brne	.+2      	; 0x149a <_fpadd_parts+0x3c>
    1498:	28 c1       	rjmp	.+592    	; 0x16ea <_fpadd_parts+0x28c>
    149a:	a6 e2       	ldi	r26, 0x26	; 38
    149c:	b1 e0       	ldi	r27, 0x01	; 1
    149e:	25 c1       	rjmp	.+586    	; 0x16ea <_fpadd_parts+0x28c>
    14a0:	84 30       	cpi	r24, 0x04	; 4
    14a2:	09 f4       	brne	.+2      	; 0x14a6 <_fpadd_parts+0x48>
    14a4:	21 c1       	rjmp	.+578    	; 0x16e8 <_fpadd_parts+0x28a>
    14a6:	82 30       	cpi	r24, 0x02	; 2
    14a8:	a9 f4       	brne	.+42     	; 0x14d4 <_fpadd_parts+0x76>
    14aa:	92 30       	cpi	r25, 0x02	; 2
    14ac:	09 f0       	breq	.+2      	; 0x14b0 <_fpadd_parts+0x52>
    14ae:	1d c1       	rjmp	.+570    	; 0x16ea <_fpadd_parts+0x28c>
    14b0:	9a 01       	movw	r18, r20
    14b2:	ad 01       	movw	r20, r26
    14b4:	88 e0       	ldi	r24, 0x08	; 8
    14b6:	ea 01       	movw	r28, r20
    14b8:	09 90       	ld	r0, Y+
    14ba:	ae 01       	movw	r20, r28
    14bc:	e9 01       	movw	r28, r18
    14be:	09 92       	st	Y+, r0
    14c0:	9e 01       	movw	r18, r28
    14c2:	81 50       	subi	r24, 0x01	; 1
    14c4:	c1 f7       	brne	.-16     	; 0x14b6 <_fpadd_parts+0x58>
    14c6:	e2 01       	movw	r28, r4
    14c8:	89 81       	ldd	r24, Y+1	; 0x01
    14ca:	11 96       	adiw	r26, 0x01	; 1
    14cc:	9c 91       	ld	r25, X
    14ce:	89 23       	and	r24, r25
    14d0:	81 83       	std	Z+1, r24	; 0x01
    14d2:	08 c1       	rjmp	.+528    	; 0x16e4 <_fpadd_parts+0x286>
    14d4:	92 30       	cpi	r25, 0x02	; 2
    14d6:	09 f4       	brne	.+2      	; 0x14da <_fpadd_parts+0x7c>
    14d8:	07 c1       	rjmp	.+526    	; 0x16e8 <_fpadd_parts+0x28a>
    14da:	12 96       	adiw	r26, 0x02	; 2
    14dc:	2d 90       	ld	r2, X+
    14de:	3c 90       	ld	r3, X
    14e0:	13 97       	sbiw	r26, 0x03	; 3
    14e2:	eb 01       	movw	r28, r22
    14e4:	8a 81       	ldd	r24, Y+2	; 0x02
    14e6:	9b 81       	ldd	r25, Y+3	; 0x03
    14e8:	14 96       	adiw	r26, 0x04	; 4
    14ea:	ad 90       	ld	r10, X+
    14ec:	bd 90       	ld	r11, X+
    14ee:	cd 90       	ld	r12, X+
    14f0:	dc 90       	ld	r13, X
    14f2:	17 97       	sbiw	r26, 0x07	; 7
    14f4:	ec 80       	ldd	r14, Y+4	; 0x04
    14f6:	fd 80       	ldd	r15, Y+5	; 0x05
    14f8:	0e 81       	ldd	r16, Y+6	; 0x06
    14fa:	1f 81       	ldd	r17, Y+7	; 0x07
    14fc:	91 01       	movw	r18, r2
    14fe:	28 1b       	sub	r18, r24
    1500:	39 0b       	sbc	r19, r25
    1502:	b9 01       	movw	r22, r18
    1504:	37 ff       	sbrs	r19, 7
    1506:	04 c0       	rjmp	.+8      	; 0x1510 <_fpadd_parts+0xb2>
    1508:	66 27       	eor	r22, r22
    150a:	77 27       	eor	r23, r23
    150c:	62 1b       	sub	r22, r18
    150e:	73 0b       	sbc	r23, r19
    1510:	60 32       	cpi	r22, 0x20	; 32
    1512:	71 05       	cpc	r23, r1
    1514:	0c f0       	brlt	.+2      	; 0x1518 <_fpadd_parts+0xba>
    1516:	61 c0       	rjmp	.+194    	; 0x15da <_fpadd_parts+0x17c>
    1518:	12 16       	cp	r1, r18
    151a:	13 06       	cpc	r1, r19
    151c:	6c f5       	brge	.+90     	; 0x1578 <_fpadd_parts+0x11a>
    151e:	37 01       	movw	r6, r14
    1520:	48 01       	movw	r8, r16
    1522:	06 2e       	mov	r0, r22
    1524:	04 c0       	rjmp	.+8      	; 0x152e <_fpadd_parts+0xd0>
    1526:	96 94       	lsr	r9
    1528:	87 94       	ror	r8
    152a:	77 94       	ror	r7
    152c:	67 94       	ror	r6
    152e:	0a 94       	dec	r0
    1530:	d2 f7       	brpl	.-12     	; 0x1526 <_fpadd_parts+0xc8>
    1532:	21 e0       	ldi	r18, 0x01	; 1
    1534:	30 e0       	ldi	r19, 0x00	; 0
    1536:	40 e0       	ldi	r20, 0x00	; 0
    1538:	50 e0       	ldi	r21, 0x00	; 0
    153a:	04 c0       	rjmp	.+8      	; 0x1544 <_fpadd_parts+0xe6>
    153c:	22 0f       	add	r18, r18
    153e:	33 1f       	adc	r19, r19
    1540:	44 1f       	adc	r20, r20
    1542:	55 1f       	adc	r21, r21
    1544:	6a 95       	dec	r22
    1546:	d2 f7       	brpl	.-12     	; 0x153c <_fpadd_parts+0xde>
    1548:	21 50       	subi	r18, 0x01	; 1
    154a:	30 40       	sbci	r19, 0x00	; 0
    154c:	40 40       	sbci	r20, 0x00	; 0
    154e:	50 40       	sbci	r21, 0x00	; 0
    1550:	2e 21       	and	r18, r14
    1552:	3f 21       	and	r19, r15
    1554:	40 23       	and	r20, r16
    1556:	51 23       	and	r21, r17
    1558:	21 15       	cp	r18, r1
    155a:	31 05       	cpc	r19, r1
    155c:	41 05       	cpc	r20, r1
    155e:	51 05       	cpc	r21, r1
    1560:	21 f0       	breq	.+8      	; 0x156a <_fpadd_parts+0x10c>
    1562:	21 e0       	ldi	r18, 0x01	; 1
    1564:	30 e0       	ldi	r19, 0x00	; 0
    1566:	40 e0       	ldi	r20, 0x00	; 0
    1568:	50 e0       	ldi	r21, 0x00	; 0
    156a:	79 01       	movw	r14, r18
    156c:	8a 01       	movw	r16, r20
    156e:	e6 28       	or	r14, r6
    1570:	f7 28       	or	r15, r7
    1572:	08 29       	or	r16, r8
    1574:	19 29       	or	r17, r9
    1576:	3c c0       	rjmp	.+120    	; 0x15f0 <_fpadd_parts+0x192>
    1578:	23 2b       	or	r18, r19
    157a:	d1 f1       	breq	.+116    	; 0x15f0 <_fpadd_parts+0x192>
    157c:	26 0e       	add	r2, r22
    157e:	37 1e       	adc	r3, r23
    1580:	35 01       	movw	r6, r10
    1582:	46 01       	movw	r8, r12
    1584:	06 2e       	mov	r0, r22
    1586:	04 c0       	rjmp	.+8      	; 0x1590 <_fpadd_parts+0x132>
    1588:	96 94       	lsr	r9
    158a:	87 94       	ror	r8
    158c:	77 94       	ror	r7
    158e:	67 94       	ror	r6
    1590:	0a 94       	dec	r0
    1592:	d2 f7       	brpl	.-12     	; 0x1588 <_fpadd_parts+0x12a>
    1594:	21 e0       	ldi	r18, 0x01	; 1
    1596:	30 e0       	ldi	r19, 0x00	; 0
    1598:	40 e0       	ldi	r20, 0x00	; 0
    159a:	50 e0       	ldi	r21, 0x00	; 0
    159c:	04 c0       	rjmp	.+8      	; 0x15a6 <_fpadd_parts+0x148>
    159e:	22 0f       	add	r18, r18
    15a0:	33 1f       	adc	r19, r19
    15a2:	44 1f       	adc	r20, r20
    15a4:	55 1f       	adc	r21, r21
    15a6:	6a 95       	dec	r22
    15a8:	d2 f7       	brpl	.-12     	; 0x159e <_fpadd_parts+0x140>
    15aa:	21 50       	subi	r18, 0x01	; 1
    15ac:	30 40       	sbci	r19, 0x00	; 0
    15ae:	40 40       	sbci	r20, 0x00	; 0
    15b0:	50 40       	sbci	r21, 0x00	; 0
    15b2:	2a 21       	and	r18, r10
    15b4:	3b 21       	and	r19, r11
    15b6:	4c 21       	and	r20, r12
    15b8:	5d 21       	and	r21, r13
    15ba:	21 15       	cp	r18, r1
    15bc:	31 05       	cpc	r19, r1
    15be:	41 05       	cpc	r20, r1
    15c0:	51 05       	cpc	r21, r1
    15c2:	21 f0       	breq	.+8      	; 0x15cc <_fpadd_parts+0x16e>
    15c4:	21 e0       	ldi	r18, 0x01	; 1
    15c6:	30 e0       	ldi	r19, 0x00	; 0
    15c8:	40 e0       	ldi	r20, 0x00	; 0
    15ca:	50 e0       	ldi	r21, 0x00	; 0
    15cc:	59 01       	movw	r10, r18
    15ce:	6a 01       	movw	r12, r20
    15d0:	a6 28       	or	r10, r6
    15d2:	b7 28       	or	r11, r7
    15d4:	c8 28       	or	r12, r8
    15d6:	d9 28       	or	r13, r9
    15d8:	0b c0       	rjmp	.+22     	; 0x15f0 <_fpadd_parts+0x192>
    15da:	82 15       	cp	r24, r2
    15dc:	93 05       	cpc	r25, r3
    15de:	2c f0       	brlt	.+10     	; 0x15ea <_fpadd_parts+0x18c>
    15e0:	1c 01       	movw	r2, r24
    15e2:	aa 24       	eor	r10, r10
    15e4:	bb 24       	eor	r11, r11
    15e6:	65 01       	movw	r12, r10
    15e8:	03 c0       	rjmp	.+6      	; 0x15f0 <_fpadd_parts+0x192>
    15ea:	ee 24       	eor	r14, r14
    15ec:	ff 24       	eor	r15, r15
    15ee:	87 01       	movw	r16, r14
    15f0:	11 96       	adiw	r26, 0x01	; 1
    15f2:	9c 91       	ld	r25, X
    15f4:	d2 01       	movw	r26, r4
    15f6:	11 96       	adiw	r26, 0x01	; 1
    15f8:	8c 91       	ld	r24, X
    15fa:	98 17       	cp	r25, r24
    15fc:	09 f4       	brne	.+2      	; 0x1600 <_fpadd_parts+0x1a2>
    15fe:	45 c0       	rjmp	.+138    	; 0x168a <_fpadd_parts+0x22c>
    1600:	99 23       	and	r25, r25
    1602:	39 f0       	breq	.+14     	; 0x1612 <_fpadd_parts+0x1b4>
    1604:	a8 01       	movw	r20, r16
    1606:	97 01       	movw	r18, r14
    1608:	2a 19       	sub	r18, r10
    160a:	3b 09       	sbc	r19, r11
    160c:	4c 09       	sbc	r20, r12
    160e:	5d 09       	sbc	r21, r13
    1610:	06 c0       	rjmp	.+12     	; 0x161e <_fpadd_parts+0x1c0>
    1612:	a6 01       	movw	r20, r12
    1614:	95 01       	movw	r18, r10
    1616:	2e 19       	sub	r18, r14
    1618:	3f 09       	sbc	r19, r15
    161a:	40 0b       	sbc	r20, r16
    161c:	51 0b       	sbc	r21, r17
    161e:	57 fd       	sbrc	r21, 7
    1620:	08 c0       	rjmp	.+16     	; 0x1632 <_fpadd_parts+0x1d4>
    1622:	11 82       	std	Z+1, r1	; 0x01
    1624:	33 82       	std	Z+3, r3	; 0x03
    1626:	22 82       	std	Z+2, r2	; 0x02
    1628:	24 83       	std	Z+4, r18	; 0x04
    162a:	35 83       	std	Z+5, r19	; 0x05
    162c:	46 83       	std	Z+6, r20	; 0x06
    162e:	57 83       	std	Z+7, r21	; 0x07
    1630:	1d c0       	rjmp	.+58     	; 0x166c <_fpadd_parts+0x20e>
    1632:	81 e0       	ldi	r24, 0x01	; 1
    1634:	81 83       	std	Z+1, r24	; 0x01
    1636:	33 82       	std	Z+3, r3	; 0x03
    1638:	22 82       	std	Z+2, r2	; 0x02
    163a:	88 27       	eor	r24, r24
    163c:	99 27       	eor	r25, r25
    163e:	dc 01       	movw	r26, r24
    1640:	82 1b       	sub	r24, r18
    1642:	93 0b       	sbc	r25, r19
    1644:	a4 0b       	sbc	r26, r20
    1646:	b5 0b       	sbc	r27, r21
    1648:	84 83       	std	Z+4, r24	; 0x04
    164a:	95 83       	std	Z+5, r25	; 0x05
    164c:	a6 83       	std	Z+6, r26	; 0x06
    164e:	b7 83       	std	Z+7, r27	; 0x07
    1650:	0d c0       	rjmp	.+26     	; 0x166c <_fpadd_parts+0x20e>
    1652:	22 0f       	add	r18, r18
    1654:	33 1f       	adc	r19, r19
    1656:	44 1f       	adc	r20, r20
    1658:	55 1f       	adc	r21, r21
    165a:	24 83       	std	Z+4, r18	; 0x04
    165c:	35 83       	std	Z+5, r19	; 0x05
    165e:	46 83       	std	Z+6, r20	; 0x06
    1660:	57 83       	std	Z+7, r21	; 0x07
    1662:	82 81       	ldd	r24, Z+2	; 0x02
    1664:	93 81       	ldd	r25, Z+3	; 0x03
    1666:	01 97       	sbiw	r24, 0x01	; 1
    1668:	93 83       	std	Z+3, r25	; 0x03
    166a:	82 83       	std	Z+2, r24	; 0x02
    166c:	24 81       	ldd	r18, Z+4	; 0x04
    166e:	35 81       	ldd	r19, Z+5	; 0x05
    1670:	46 81       	ldd	r20, Z+6	; 0x06
    1672:	57 81       	ldd	r21, Z+7	; 0x07
    1674:	da 01       	movw	r26, r20
    1676:	c9 01       	movw	r24, r18
    1678:	01 97       	sbiw	r24, 0x01	; 1
    167a:	a1 09       	sbc	r26, r1
    167c:	b1 09       	sbc	r27, r1
    167e:	8f 5f       	subi	r24, 0xFF	; 255
    1680:	9f 4f       	sbci	r25, 0xFF	; 255
    1682:	af 4f       	sbci	r26, 0xFF	; 255
    1684:	bf 43       	sbci	r27, 0x3F	; 63
    1686:	28 f3       	brcs	.-54     	; 0x1652 <_fpadd_parts+0x1f4>
    1688:	0b c0       	rjmp	.+22     	; 0x16a0 <_fpadd_parts+0x242>
    168a:	91 83       	std	Z+1, r25	; 0x01
    168c:	33 82       	std	Z+3, r3	; 0x03
    168e:	22 82       	std	Z+2, r2	; 0x02
    1690:	ea 0c       	add	r14, r10
    1692:	fb 1c       	adc	r15, r11
    1694:	0c 1d       	adc	r16, r12
    1696:	1d 1d       	adc	r17, r13
    1698:	e4 82       	std	Z+4, r14	; 0x04
    169a:	f5 82       	std	Z+5, r15	; 0x05
    169c:	06 83       	std	Z+6, r16	; 0x06
    169e:	17 83       	std	Z+7, r17	; 0x07
    16a0:	83 e0       	ldi	r24, 0x03	; 3
    16a2:	80 83       	st	Z, r24
    16a4:	24 81       	ldd	r18, Z+4	; 0x04
    16a6:	35 81       	ldd	r19, Z+5	; 0x05
    16a8:	46 81       	ldd	r20, Z+6	; 0x06
    16aa:	57 81       	ldd	r21, Z+7	; 0x07
    16ac:	57 ff       	sbrs	r21, 7
    16ae:	1a c0       	rjmp	.+52     	; 0x16e4 <_fpadd_parts+0x286>
    16b0:	c9 01       	movw	r24, r18
    16b2:	aa 27       	eor	r26, r26
    16b4:	97 fd       	sbrc	r25, 7
    16b6:	a0 95       	com	r26
    16b8:	ba 2f       	mov	r27, r26
    16ba:	81 70       	andi	r24, 0x01	; 1
    16bc:	90 70       	andi	r25, 0x00	; 0
    16be:	a0 70       	andi	r26, 0x00	; 0
    16c0:	b0 70       	andi	r27, 0x00	; 0
    16c2:	56 95       	lsr	r21
    16c4:	47 95       	ror	r20
    16c6:	37 95       	ror	r19
    16c8:	27 95       	ror	r18
    16ca:	82 2b       	or	r24, r18
    16cc:	93 2b       	or	r25, r19
    16ce:	a4 2b       	or	r26, r20
    16d0:	b5 2b       	or	r27, r21
    16d2:	84 83       	std	Z+4, r24	; 0x04
    16d4:	95 83       	std	Z+5, r25	; 0x05
    16d6:	a6 83       	std	Z+6, r26	; 0x06
    16d8:	b7 83       	std	Z+7, r27	; 0x07
    16da:	82 81       	ldd	r24, Z+2	; 0x02
    16dc:	93 81       	ldd	r25, Z+3	; 0x03
    16de:	01 96       	adiw	r24, 0x01	; 1
    16e0:	93 83       	std	Z+3, r25	; 0x03
    16e2:	82 83       	std	Z+2, r24	; 0x02
    16e4:	df 01       	movw	r26, r30
    16e6:	01 c0       	rjmp	.+2      	; 0x16ea <_fpadd_parts+0x28c>
    16e8:	d2 01       	movw	r26, r4
    16ea:	cd 01       	movw	r24, r26
    16ec:	cd b7       	in	r28, 0x3d	; 61
    16ee:	de b7       	in	r29, 0x3e	; 62
    16f0:	e2 e1       	ldi	r30, 0x12	; 18
    16f2:	0c 94 7a 13 	jmp	0x26f4	; 0x26f4 <__epilogue_restores__>

000016f6 <__subsf3>:
    16f6:	a0 e2       	ldi	r26, 0x20	; 32
    16f8:	b0 e0       	ldi	r27, 0x00	; 0
    16fa:	e1 e8       	ldi	r30, 0x81	; 129
    16fc:	fb e0       	ldi	r31, 0x0B	; 11
    16fe:	0c 94 6a 13 	jmp	0x26d4	; 0x26d4 <__prologue_saves__+0x18>
    1702:	69 83       	std	Y+1, r22	; 0x01
    1704:	7a 83       	std	Y+2, r23	; 0x02
    1706:	8b 83       	std	Y+3, r24	; 0x03
    1708:	9c 83       	std	Y+4, r25	; 0x04
    170a:	2d 83       	std	Y+5, r18	; 0x05
    170c:	3e 83       	std	Y+6, r19	; 0x06
    170e:	4f 83       	std	Y+7, r20	; 0x07
    1710:	58 87       	std	Y+8, r21	; 0x08
    1712:	e9 e0       	ldi	r30, 0x09	; 9
    1714:	ee 2e       	mov	r14, r30
    1716:	f1 2c       	mov	r15, r1
    1718:	ec 0e       	add	r14, r28
    171a:	fd 1e       	adc	r15, r29
    171c:	ce 01       	movw	r24, r28
    171e:	01 96       	adiw	r24, 0x01	; 1
    1720:	b7 01       	movw	r22, r14
    1722:	0e 94 e5 0f 	call	0x1fca	; 0x1fca <__unpack_f>
    1726:	8e 01       	movw	r16, r28
    1728:	0f 5e       	subi	r16, 0xEF	; 239
    172a:	1f 4f       	sbci	r17, 0xFF	; 255
    172c:	ce 01       	movw	r24, r28
    172e:	05 96       	adiw	r24, 0x05	; 5
    1730:	b8 01       	movw	r22, r16
    1732:	0e 94 e5 0f 	call	0x1fca	; 0x1fca <__unpack_f>
    1736:	8a 89       	ldd	r24, Y+18	; 0x12
    1738:	91 e0       	ldi	r25, 0x01	; 1
    173a:	89 27       	eor	r24, r25
    173c:	8a 8b       	std	Y+18, r24	; 0x12
    173e:	c7 01       	movw	r24, r14
    1740:	b8 01       	movw	r22, r16
    1742:	ae 01       	movw	r20, r28
    1744:	47 5e       	subi	r20, 0xE7	; 231
    1746:	5f 4f       	sbci	r21, 0xFF	; 255
    1748:	0e 94 2f 0a 	call	0x145e	; 0x145e <_fpadd_parts>
    174c:	0e 94 10 0f 	call	0x1e20	; 0x1e20 <__pack_f>
    1750:	a0 96       	adiw	r28, 0x20	; 32
    1752:	e6 e0       	ldi	r30, 0x06	; 6
    1754:	0c 94 86 13 	jmp	0x270c	; 0x270c <__epilogue_restores__+0x18>

00001758 <__addsf3>:
    1758:	a0 e2       	ldi	r26, 0x20	; 32
    175a:	b0 e0       	ldi	r27, 0x00	; 0
    175c:	e2 eb       	ldi	r30, 0xB2	; 178
    175e:	fb e0       	ldi	r31, 0x0B	; 11
    1760:	0c 94 6a 13 	jmp	0x26d4	; 0x26d4 <__prologue_saves__+0x18>
    1764:	69 83       	std	Y+1, r22	; 0x01
    1766:	7a 83       	std	Y+2, r23	; 0x02
    1768:	8b 83       	std	Y+3, r24	; 0x03
    176a:	9c 83       	std	Y+4, r25	; 0x04
    176c:	2d 83       	std	Y+5, r18	; 0x05
    176e:	3e 83       	std	Y+6, r19	; 0x06
    1770:	4f 83       	std	Y+7, r20	; 0x07
    1772:	58 87       	std	Y+8, r21	; 0x08
    1774:	f9 e0       	ldi	r31, 0x09	; 9
    1776:	ef 2e       	mov	r14, r31
    1778:	f1 2c       	mov	r15, r1
    177a:	ec 0e       	add	r14, r28
    177c:	fd 1e       	adc	r15, r29
    177e:	ce 01       	movw	r24, r28
    1780:	01 96       	adiw	r24, 0x01	; 1
    1782:	b7 01       	movw	r22, r14
    1784:	0e 94 e5 0f 	call	0x1fca	; 0x1fca <__unpack_f>
    1788:	8e 01       	movw	r16, r28
    178a:	0f 5e       	subi	r16, 0xEF	; 239
    178c:	1f 4f       	sbci	r17, 0xFF	; 255
    178e:	ce 01       	movw	r24, r28
    1790:	05 96       	adiw	r24, 0x05	; 5
    1792:	b8 01       	movw	r22, r16
    1794:	0e 94 e5 0f 	call	0x1fca	; 0x1fca <__unpack_f>
    1798:	c7 01       	movw	r24, r14
    179a:	b8 01       	movw	r22, r16
    179c:	ae 01       	movw	r20, r28
    179e:	47 5e       	subi	r20, 0xE7	; 231
    17a0:	5f 4f       	sbci	r21, 0xFF	; 255
    17a2:	0e 94 2f 0a 	call	0x145e	; 0x145e <_fpadd_parts>
    17a6:	0e 94 10 0f 	call	0x1e20	; 0x1e20 <__pack_f>
    17aa:	a0 96       	adiw	r28, 0x20	; 32
    17ac:	e6 e0       	ldi	r30, 0x06	; 6
    17ae:	0c 94 86 13 	jmp	0x270c	; 0x270c <__epilogue_restores__+0x18>

000017b2 <__mulsf3>:
    17b2:	a0 e2       	ldi	r26, 0x20	; 32
    17b4:	b0 e0       	ldi	r27, 0x00	; 0
    17b6:	ef ed       	ldi	r30, 0xDF	; 223
    17b8:	fb e0       	ldi	r31, 0x0B	; 11
    17ba:	0c 94 5e 13 	jmp	0x26bc	; 0x26bc <__prologue_saves__>
    17be:	69 83       	std	Y+1, r22	; 0x01
    17c0:	7a 83       	std	Y+2, r23	; 0x02
    17c2:	8b 83       	std	Y+3, r24	; 0x03
    17c4:	9c 83       	std	Y+4, r25	; 0x04
    17c6:	2d 83       	std	Y+5, r18	; 0x05
    17c8:	3e 83       	std	Y+6, r19	; 0x06
    17ca:	4f 83       	std	Y+7, r20	; 0x07
    17cc:	58 87       	std	Y+8, r21	; 0x08
    17ce:	ce 01       	movw	r24, r28
    17d0:	01 96       	adiw	r24, 0x01	; 1
    17d2:	be 01       	movw	r22, r28
    17d4:	67 5f       	subi	r22, 0xF7	; 247
    17d6:	7f 4f       	sbci	r23, 0xFF	; 255
    17d8:	0e 94 e5 0f 	call	0x1fca	; 0x1fca <__unpack_f>
    17dc:	ce 01       	movw	r24, r28
    17de:	05 96       	adiw	r24, 0x05	; 5
    17e0:	be 01       	movw	r22, r28
    17e2:	6f 5e       	subi	r22, 0xEF	; 239
    17e4:	7f 4f       	sbci	r23, 0xFF	; 255
    17e6:	0e 94 e5 0f 	call	0x1fca	; 0x1fca <__unpack_f>
    17ea:	99 85       	ldd	r25, Y+9	; 0x09
    17ec:	92 30       	cpi	r25, 0x02	; 2
    17ee:	88 f0       	brcs	.+34     	; 0x1812 <__mulsf3+0x60>
    17f0:	89 89       	ldd	r24, Y+17	; 0x11
    17f2:	82 30       	cpi	r24, 0x02	; 2
    17f4:	c8 f0       	brcs	.+50     	; 0x1828 <__mulsf3+0x76>
    17f6:	94 30       	cpi	r25, 0x04	; 4
    17f8:	19 f4       	brne	.+6      	; 0x1800 <__mulsf3+0x4e>
    17fa:	82 30       	cpi	r24, 0x02	; 2
    17fc:	51 f4       	brne	.+20     	; 0x1812 <__mulsf3+0x60>
    17fe:	04 c0       	rjmp	.+8      	; 0x1808 <__mulsf3+0x56>
    1800:	84 30       	cpi	r24, 0x04	; 4
    1802:	29 f4       	brne	.+10     	; 0x180e <__mulsf3+0x5c>
    1804:	92 30       	cpi	r25, 0x02	; 2
    1806:	81 f4       	brne	.+32     	; 0x1828 <__mulsf3+0x76>
    1808:	86 e2       	ldi	r24, 0x26	; 38
    180a:	91 e0       	ldi	r25, 0x01	; 1
    180c:	c6 c0       	rjmp	.+396    	; 0x199a <__mulsf3+0x1e8>
    180e:	92 30       	cpi	r25, 0x02	; 2
    1810:	49 f4       	brne	.+18     	; 0x1824 <__mulsf3+0x72>
    1812:	20 e0       	ldi	r18, 0x00	; 0
    1814:	9a 85       	ldd	r25, Y+10	; 0x0a
    1816:	8a 89       	ldd	r24, Y+18	; 0x12
    1818:	98 13       	cpse	r25, r24
    181a:	21 e0       	ldi	r18, 0x01	; 1
    181c:	2a 87       	std	Y+10, r18	; 0x0a
    181e:	ce 01       	movw	r24, r28
    1820:	09 96       	adiw	r24, 0x09	; 9
    1822:	bb c0       	rjmp	.+374    	; 0x199a <__mulsf3+0x1e8>
    1824:	82 30       	cpi	r24, 0x02	; 2
    1826:	49 f4       	brne	.+18     	; 0x183a <__mulsf3+0x88>
    1828:	20 e0       	ldi	r18, 0x00	; 0
    182a:	9a 85       	ldd	r25, Y+10	; 0x0a
    182c:	8a 89       	ldd	r24, Y+18	; 0x12
    182e:	98 13       	cpse	r25, r24
    1830:	21 e0       	ldi	r18, 0x01	; 1
    1832:	2a 8b       	std	Y+18, r18	; 0x12
    1834:	ce 01       	movw	r24, r28
    1836:	41 96       	adiw	r24, 0x11	; 17
    1838:	b0 c0       	rjmp	.+352    	; 0x199a <__mulsf3+0x1e8>
    183a:	2d 84       	ldd	r2, Y+13	; 0x0d
    183c:	3e 84       	ldd	r3, Y+14	; 0x0e
    183e:	4f 84       	ldd	r4, Y+15	; 0x0f
    1840:	58 88       	ldd	r5, Y+16	; 0x10
    1842:	6d 88       	ldd	r6, Y+21	; 0x15
    1844:	7e 88       	ldd	r7, Y+22	; 0x16
    1846:	8f 88       	ldd	r8, Y+23	; 0x17
    1848:	98 8c       	ldd	r9, Y+24	; 0x18
    184a:	ee 24       	eor	r14, r14
    184c:	ff 24       	eor	r15, r15
    184e:	87 01       	movw	r16, r14
    1850:	aa 24       	eor	r10, r10
    1852:	bb 24       	eor	r11, r11
    1854:	65 01       	movw	r12, r10
    1856:	40 e0       	ldi	r20, 0x00	; 0
    1858:	50 e0       	ldi	r21, 0x00	; 0
    185a:	60 e0       	ldi	r22, 0x00	; 0
    185c:	70 e0       	ldi	r23, 0x00	; 0
    185e:	e0 e0       	ldi	r30, 0x00	; 0
    1860:	f0 e0       	ldi	r31, 0x00	; 0
    1862:	c1 01       	movw	r24, r2
    1864:	81 70       	andi	r24, 0x01	; 1
    1866:	90 70       	andi	r25, 0x00	; 0
    1868:	89 2b       	or	r24, r25
    186a:	e9 f0       	breq	.+58     	; 0x18a6 <__mulsf3+0xf4>
    186c:	e6 0c       	add	r14, r6
    186e:	f7 1c       	adc	r15, r7
    1870:	08 1d       	adc	r16, r8
    1872:	19 1d       	adc	r17, r9
    1874:	9a 01       	movw	r18, r20
    1876:	ab 01       	movw	r20, r22
    1878:	2a 0d       	add	r18, r10
    187a:	3b 1d       	adc	r19, r11
    187c:	4c 1d       	adc	r20, r12
    187e:	5d 1d       	adc	r21, r13
    1880:	80 e0       	ldi	r24, 0x00	; 0
    1882:	90 e0       	ldi	r25, 0x00	; 0
    1884:	a0 e0       	ldi	r26, 0x00	; 0
    1886:	b0 e0       	ldi	r27, 0x00	; 0
    1888:	e6 14       	cp	r14, r6
    188a:	f7 04       	cpc	r15, r7
    188c:	08 05       	cpc	r16, r8
    188e:	19 05       	cpc	r17, r9
    1890:	20 f4       	brcc	.+8      	; 0x189a <__mulsf3+0xe8>
    1892:	81 e0       	ldi	r24, 0x01	; 1
    1894:	90 e0       	ldi	r25, 0x00	; 0
    1896:	a0 e0       	ldi	r26, 0x00	; 0
    1898:	b0 e0       	ldi	r27, 0x00	; 0
    189a:	ba 01       	movw	r22, r20
    189c:	a9 01       	movw	r20, r18
    189e:	48 0f       	add	r20, r24
    18a0:	59 1f       	adc	r21, r25
    18a2:	6a 1f       	adc	r22, r26
    18a4:	7b 1f       	adc	r23, r27
    18a6:	aa 0c       	add	r10, r10
    18a8:	bb 1c       	adc	r11, r11
    18aa:	cc 1c       	adc	r12, r12
    18ac:	dd 1c       	adc	r13, r13
    18ae:	97 fe       	sbrs	r9, 7
    18b0:	08 c0       	rjmp	.+16     	; 0x18c2 <__mulsf3+0x110>
    18b2:	81 e0       	ldi	r24, 0x01	; 1
    18b4:	90 e0       	ldi	r25, 0x00	; 0
    18b6:	a0 e0       	ldi	r26, 0x00	; 0
    18b8:	b0 e0       	ldi	r27, 0x00	; 0
    18ba:	a8 2a       	or	r10, r24
    18bc:	b9 2a       	or	r11, r25
    18be:	ca 2a       	or	r12, r26
    18c0:	db 2a       	or	r13, r27
    18c2:	31 96       	adiw	r30, 0x01	; 1
    18c4:	e0 32       	cpi	r30, 0x20	; 32
    18c6:	f1 05       	cpc	r31, r1
    18c8:	49 f0       	breq	.+18     	; 0x18dc <__mulsf3+0x12a>
    18ca:	66 0c       	add	r6, r6
    18cc:	77 1c       	adc	r7, r7
    18ce:	88 1c       	adc	r8, r8
    18d0:	99 1c       	adc	r9, r9
    18d2:	56 94       	lsr	r5
    18d4:	47 94       	ror	r4
    18d6:	37 94       	ror	r3
    18d8:	27 94       	ror	r2
    18da:	c3 cf       	rjmp	.-122    	; 0x1862 <__mulsf3+0xb0>
    18dc:	fa 85       	ldd	r31, Y+10	; 0x0a
    18de:	ea 89       	ldd	r30, Y+18	; 0x12
    18e0:	2b 89       	ldd	r18, Y+19	; 0x13
    18e2:	3c 89       	ldd	r19, Y+20	; 0x14
    18e4:	8b 85       	ldd	r24, Y+11	; 0x0b
    18e6:	9c 85       	ldd	r25, Y+12	; 0x0c
    18e8:	28 0f       	add	r18, r24
    18ea:	39 1f       	adc	r19, r25
    18ec:	2e 5f       	subi	r18, 0xFE	; 254
    18ee:	3f 4f       	sbci	r19, 0xFF	; 255
    18f0:	17 c0       	rjmp	.+46     	; 0x1920 <__mulsf3+0x16e>
    18f2:	ca 01       	movw	r24, r20
    18f4:	81 70       	andi	r24, 0x01	; 1
    18f6:	90 70       	andi	r25, 0x00	; 0
    18f8:	89 2b       	or	r24, r25
    18fa:	61 f0       	breq	.+24     	; 0x1914 <__mulsf3+0x162>
    18fc:	16 95       	lsr	r17
    18fe:	07 95       	ror	r16
    1900:	f7 94       	ror	r15
    1902:	e7 94       	ror	r14
    1904:	80 e0       	ldi	r24, 0x00	; 0
    1906:	90 e0       	ldi	r25, 0x00	; 0
    1908:	a0 e0       	ldi	r26, 0x00	; 0
    190a:	b0 e8       	ldi	r27, 0x80	; 128
    190c:	e8 2a       	or	r14, r24
    190e:	f9 2a       	or	r15, r25
    1910:	0a 2b       	or	r16, r26
    1912:	1b 2b       	or	r17, r27
    1914:	76 95       	lsr	r23
    1916:	67 95       	ror	r22
    1918:	57 95       	ror	r21
    191a:	47 95       	ror	r20
    191c:	2f 5f       	subi	r18, 0xFF	; 255
    191e:	3f 4f       	sbci	r19, 0xFF	; 255
    1920:	77 fd       	sbrc	r23, 7
    1922:	e7 cf       	rjmp	.-50     	; 0x18f2 <__mulsf3+0x140>
    1924:	0c c0       	rjmp	.+24     	; 0x193e <__mulsf3+0x18c>
    1926:	44 0f       	add	r20, r20
    1928:	55 1f       	adc	r21, r21
    192a:	66 1f       	adc	r22, r22
    192c:	77 1f       	adc	r23, r23
    192e:	17 fd       	sbrc	r17, 7
    1930:	41 60       	ori	r20, 0x01	; 1
    1932:	ee 0c       	add	r14, r14
    1934:	ff 1c       	adc	r15, r15
    1936:	00 1f       	adc	r16, r16
    1938:	11 1f       	adc	r17, r17
    193a:	21 50       	subi	r18, 0x01	; 1
    193c:	30 40       	sbci	r19, 0x00	; 0
    193e:	40 30       	cpi	r20, 0x00	; 0
    1940:	90 e0       	ldi	r25, 0x00	; 0
    1942:	59 07       	cpc	r21, r25
    1944:	90 e0       	ldi	r25, 0x00	; 0
    1946:	69 07       	cpc	r22, r25
    1948:	90 e4       	ldi	r25, 0x40	; 64
    194a:	79 07       	cpc	r23, r25
    194c:	60 f3       	brcs	.-40     	; 0x1926 <__mulsf3+0x174>
    194e:	2b 8f       	std	Y+27, r18	; 0x1b
    1950:	3c 8f       	std	Y+28, r19	; 0x1c
    1952:	db 01       	movw	r26, r22
    1954:	ca 01       	movw	r24, r20
    1956:	8f 77       	andi	r24, 0x7F	; 127
    1958:	90 70       	andi	r25, 0x00	; 0
    195a:	a0 70       	andi	r26, 0x00	; 0
    195c:	b0 70       	andi	r27, 0x00	; 0
    195e:	80 34       	cpi	r24, 0x40	; 64
    1960:	91 05       	cpc	r25, r1
    1962:	a1 05       	cpc	r26, r1
    1964:	b1 05       	cpc	r27, r1
    1966:	61 f4       	brne	.+24     	; 0x1980 <__mulsf3+0x1ce>
    1968:	47 fd       	sbrc	r20, 7
    196a:	0a c0       	rjmp	.+20     	; 0x1980 <__mulsf3+0x1ce>
    196c:	e1 14       	cp	r14, r1
    196e:	f1 04       	cpc	r15, r1
    1970:	01 05       	cpc	r16, r1
    1972:	11 05       	cpc	r17, r1
    1974:	29 f0       	breq	.+10     	; 0x1980 <__mulsf3+0x1ce>
    1976:	40 5c       	subi	r20, 0xC0	; 192
    1978:	5f 4f       	sbci	r21, 0xFF	; 255
    197a:	6f 4f       	sbci	r22, 0xFF	; 255
    197c:	7f 4f       	sbci	r23, 0xFF	; 255
    197e:	40 78       	andi	r20, 0x80	; 128
    1980:	1a 8e       	std	Y+26, r1	; 0x1a
    1982:	fe 17       	cp	r31, r30
    1984:	11 f0       	breq	.+4      	; 0x198a <__mulsf3+0x1d8>
    1986:	81 e0       	ldi	r24, 0x01	; 1
    1988:	8a 8f       	std	Y+26, r24	; 0x1a
    198a:	4d 8f       	std	Y+29, r20	; 0x1d
    198c:	5e 8f       	std	Y+30, r21	; 0x1e
    198e:	6f 8f       	std	Y+31, r22	; 0x1f
    1990:	78 a3       	std	Y+32, r23	; 0x20
    1992:	83 e0       	ldi	r24, 0x03	; 3
    1994:	89 8f       	std	Y+25, r24	; 0x19
    1996:	ce 01       	movw	r24, r28
    1998:	49 96       	adiw	r24, 0x19	; 25
    199a:	0e 94 10 0f 	call	0x1e20	; 0x1e20 <__pack_f>
    199e:	a0 96       	adiw	r28, 0x20	; 32
    19a0:	e2 e1       	ldi	r30, 0x12	; 18
    19a2:	0c 94 7a 13 	jmp	0x26f4	; 0x26f4 <__epilogue_restores__>

000019a6 <__divsf3>:
    19a6:	a8 e1       	ldi	r26, 0x18	; 24
    19a8:	b0 e0       	ldi	r27, 0x00	; 0
    19aa:	e9 ed       	ldi	r30, 0xD9	; 217
    19ac:	fc e0       	ldi	r31, 0x0C	; 12
    19ae:	0c 94 66 13 	jmp	0x26cc	; 0x26cc <__prologue_saves__+0x10>
    19b2:	69 83       	std	Y+1, r22	; 0x01
    19b4:	7a 83       	std	Y+2, r23	; 0x02
    19b6:	8b 83       	std	Y+3, r24	; 0x03
    19b8:	9c 83       	std	Y+4, r25	; 0x04
    19ba:	2d 83       	std	Y+5, r18	; 0x05
    19bc:	3e 83       	std	Y+6, r19	; 0x06
    19be:	4f 83       	std	Y+7, r20	; 0x07
    19c0:	58 87       	std	Y+8, r21	; 0x08
    19c2:	b9 e0       	ldi	r27, 0x09	; 9
    19c4:	eb 2e       	mov	r14, r27
    19c6:	f1 2c       	mov	r15, r1
    19c8:	ec 0e       	add	r14, r28
    19ca:	fd 1e       	adc	r15, r29
    19cc:	ce 01       	movw	r24, r28
    19ce:	01 96       	adiw	r24, 0x01	; 1
    19d0:	b7 01       	movw	r22, r14
    19d2:	0e 94 e5 0f 	call	0x1fca	; 0x1fca <__unpack_f>
    19d6:	8e 01       	movw	r16, r28
    19d8:	0f 5e       	subi	r16, 0xEF	; 239
    19da:	1f 4f       	sbci	r17, 0xFF	; 255
    19dc:	ce 01       	movw	r24, r28
    19de:	05 96       	adiw	r24, 0x05	; 5
    19e0:	b8 01       	movw	r22, r16
    19e2:	0e 94 e5 0f 	call	0x1fca	; 0x1fca <__unpack_f>
    19e6:	29 85       	ldd	r18, Y+9	; 0x09
    19e8:	22 30       	cpi	r18, 0x02	; 2
    19ea:	08 f4       	brcc	.+2      	; 0x19ee <__divsf3+0x48>
    19ec:	7e c0       	rjmp	.+252    	; 0x1aea <__divsf3+0x144>
    19ee:	39 89       	ldd	r19, Y+17	; 0x11
    19f0:	32 30       	cpi	r19, 0x02	; 2
    19f2:	10 f4       	brcc	.+4      	; 0x19f8 <__divsf3+0x52>
    19f4:	b8 01       	movw	r22, r16
    19f6:	7c c0       	rjmp	.+248    	; 0x1af0 <__divsf3+0x14a>
    19f8:	8a 85       	ldd	r24, Y+10	; 0x0a
    19fa:	9a 89       	ldd	r25, Y+18	; 0x12
    19fc:	89 27       	eor	r24, r25
    19fe:	8a 87       	std	Y+10, r24	; 0x0a
    1a00:	24 30       	cpi	r18, 0x04	; 4
    1a02:	11 f0       	breq	.+4      	; 0x1a08 <__divsf3+0x62>
    1a04:	22 30       	cpi	r18, 0x02	; 2
    1a06:	31 f4       	brne	.+12     	; 0x1a14 <__divsf3+0x6e>
    1a08:	23 17       	cp	r18, r19
    1a0a:	09 f0       	breq	.+2      	; 0x1a0e <__divsf3+0x68>
    1a0c:	6e c0       	rjmp	.+220    	; 0x1aea <__divsf3+0x144>
    1a0e:	66 e2       	ldi	r22, 0x26	; 38
    1a10:	71 e0       	ldi	r23, 0x01	; 1
    1a12:	6e c0       	rjmp	.+220    	; 0x1af0 <__divsf3+0x14a>
    1a14:	34 30       	cpi	r19, 0x04	; 4
    1a16:	39 f4       	brne	.+14     	; 0x1a26 <__divsf3+0x80>
    1a18:	1d 86       	std	Y+13, r1	; 0x0d
    1a1a:	1e 86       	std	Y+14, r1	; 0x0e
    1a1c:	1f 86       	std	Y+15, r1	; 0x0f
    1a1e:	18 8a       	std	Y+16, r1	; 0x10
    1a20:	1c 86       	std	Y+12, r1	; 0x0c
    1a22:	1b 86       	std	Y+11, r1	; 0x0b
    1a24:	04 c0       	rjmp	.+8      	; 0x1a2e <__divsf3+0x88>
    1a26:	32 30       	cpi	r19, 0x02	; 2
    1a28:	21 f4       	brne	.+8      	; 0x1a32 <__divsf3+0x8c>
    1a2a:	84 e0       	ldi	r24, 0x04	; 4
    1a2c:	89 87       	std	Y+9, r24	; 0x09
    1a2e:	b7 01       	movw	r22, r14
    1a30:	5f c0       	rjmp	.+190    	; 0x1af0 <__divsf3+0x14a>
    1a32:	2b 85       	ldd	r18, Y+11	; 0x0b
    1a34:	3c 85       	ldd	r19, Y+12	; 0x0c
    1a36:	8b 89       	ldd	r24, Y+19	; 0x13
    1a38:	9c 89       	ldd	r25, Y+20	; 0x14
    1a3a:	28 1b       	sub	r18, r24
    1a3c:	39 0b       	sbc	r19, r25
    1a3e:	3c 87       	std	Y+12, r19	; 0x0c
    1a40:	2b 87       	std	Y+11, r18	; 0x0b
    1a42:	ed 84       	ldd	r14, Y+13	; 0x0d
    1a44:	fe 84       	ldd	r15, Y+14	; 0x0e
    1a46:	0f 85       	ldd	r16, Y+15	; 0x0f
    1a48:	18 89       	ldd	r17, Y+16	; 0x10
    1a4a:	ad 88       	ldd	r10, Y+21	; 0x15
    1a4c:	be 88       	ldd	r11, Y+22	; 0x16
    1a4e:	cf 88       	ldd	r12, Y+23	; 0x17
    1a50:	d8 8c       	ldd	r13, Y+24	; 0x18
    1a52:	ea 14       	cp	r14, r10
    1a54:	fb 04       	cpc	r15, r11
    1a56:	0c 05       	cpc	r16, r12
    1a58:	1d 05       	cpc	r17, r13
    1a5a:	40 f4       	brcc	.+16     	; 0x1a6c <__divsf3+0xc6>
    1a5c:	ee 0c       	add	r14, r14
    1a5e:	ff 1c       	adc	r15, r15
    1a60:	00 1f       	adc	r16, r16
    1a62:	11 1f       	adc	r17, r17
    1a64:	21 50       	subi	r18, 0x01	; 1
    1a66:	30 40       	sbci	r19, 0x00	; 0
    1a68:	3c 87       	std	Y+12, r19	; 0x0c
    1a6a:	2b 87       	std	Y+11, r18	; 0x0b
    1a6c:	20 e0       	ldi	r18, 0x00	; 0
    1a6e:	30 e0       	ldi	r19, 0x00	; 0
    1a70:	40 e0       	ldi	r20, 0x00	; 0
    1a72:	50 e0       	ldi	r21, 0x00	; 0
    1a74:	80 e0       	ldi	r24, 0x00	; 0
    1a76:	90 e0       	ldi	r25, 0x00	; 0
    1a78:	a0 e0       	ldi	r26, 0x00	; 0
    1a7a:	b0 e4       	ldi	r27, 0x40	; 64
    1a7c:	60 e0       	ldi	r22, 0x00	; 0
    1a7e:	70 e0       	ldi	r23, 0x00	; 0
    1a80:	ea 14       	cp	r14, r10
    1a82:	fb 04       	cpc	r15, r11
    1a84:	0c 05       	cpc	r16, r12
    1a86:	1d 05       	cpc	r17, r13
    1a88:	40 f0       	brcs	.+16     	; 0x1a9a <__divsf3+0xf4>
    1a8a:	28 2b       	or	r18, r24
    1a8c:	39 2b       	or	r19, r25
    1a8e:	4a 2b       	or	r20, r26
    1a90:	5b 2b       	or	r21, r27
    1a92:	ea 18       	sub	r14, r10
    1a94:	fb 08       	sbc	r15, r11
    1a96:	0c 09       	sbc	r16, r12
    1a98:	1d 09       	sbc	r17, r13
    1a9a:	b6 95       	lsr	r27
    1a9c:	a7 95       	ror	r26
    1a9e:	97 95       	ror	r25
    1aa0:	87 95       	ror	r24
    1aa2:	ee 0c       	add	r14, r14
    1aa4:	ff 1c       	adc	r15, r15
    1aa6:	00 1f       	adc	r16, r16
    1aa8:	11 1f       	adc	r17, r17
    1aaa:	6f 5f       	subi	r22, 0xFF	; 255
    1aac:	7f 4f       	sbci	r23, 0xFF	; 255
    1aae:	6f 31       	cpi	r22, 0x1F	; 31
    1ab0:	71 05       	cpc	r23, r1
    1ab2:	31 f7       	brne	.-52     	; 0x1a80 <__divsf3+0xda>
    1ab4:	da 01       	movw	r26, r20
    1ab6:	c9 01       	movw	r24, r18
    1ab8:	8f 77       	andi	r24, 0x7F	; 127
    1aba:	90 70       	andi	r25, 0x00	; 0
    1abc:	a0 70       	andi	r26, 0x00	; 0
    1abe:	b0 70       	andi	r27, 0x00	; 0
    1ac0:	80 34       	cpi	r24, 0x40	; 64
    1ac2:	91 05       	cpc	r25, r1
    1ac4:	a1 05       	cpc	r26, r1
    1ac6:	b1 05       	cpc	r27, r1
    1ac8:	61 f4       	brne	.+24     	; 0x1ae2 <__divsf3+0x13c>
    1aca:	27 fd       	sbrc	r18, 7
    1acc:	0a c0       	rjmp	.+20     	; 0x1ae2 <__divsf3+0x13c>
    1ace:	e1 14       	cp	r14, r1
    1ad0:	f1 04       	cpc	r15, r1
    1ad2:	01 05       	cpc	r16, r1
    1ad4:	11 05       	cpc	r17, r1
    1ad6:	29 f0       	breq	.+10     	; 0x1ae2 <__divsf3+0x13c>
    1ad8:	20 5c       	subi	r18, 0xC0	; 192
    1ada:	3f 4f       	sbci	r19, 0xFF	; 255
    1adc:	4f 4f       	sbci	r20, 0xFF	; 255
    1ade:	5f 4f       	sbci	r21, 0xFF	; 255
    1ae0:	20 78       	andi	r18, 0x80	; 128
    1ae2:	2d 87       	std	Y+13, r18	; 0x0d
    1ae4:	3e 87       	std	Y+14, r19	; 0x0e
    1ae6:	4f 87       	std	Y+15, r20	; 0x0f
    1ae8:	58 8b       	std	Y+16, r21	; 0x10
    1aea:	be 01       	movw	r22, r28
    1aec:	67 5f       	subi	r22, 0xF7	; 247
    1aee:	7f 4f       	sbci	r23, 0xFF	; 255
    1af0:	cb 01       	movw	r24, r22
    1af2:	0e 94 10 0f 	call	0x1e20	; 0x1e20 <__pack_f>
    1af6:	68 96       	adiw	r28, 0x18	; 24
    1af8:	ea e0       	ldi	r30, 0x0A	; 10
    1afa:	0c 94 82 13 	jmp	0x2704	; 0x2704 <__epilogue_restores__+0x10>

00001afe <__gtsf2>:
    1afe:	a8 e1       	ldi	r26, 0x18	; 24
    1b00:	b0 e0       	ldi	r27, 0x00	; 0
    1b02:	e5 e8       	ldi	r30, 0x85	; 133
    1b04:	fd e0       	ldi	r31, 0x0D	; 13
    1b06:	0c 94 6a 13 	jmp	0x26d4	; 0x26d4 <__prologue_saves__+0x18>
    1b0a:	69 83       	std	Y+1, r22	; 0x01
    1b0c:	7a 83       	std	Y+2, r23	; 0x02
    1b0e:	8b 83       	std	Y+3, r24	; 0x03
    1b10:	9c 83       	std	Y+4, r25	; 0x04
    1b12:	2d 83       	std	Y+5, r18	; 0x05
    1b14:	3e 83       	std	Y+6, r19	; 0x06
    1b16:	4f 83       	std	Y+7, r20	; 0x07
    1b18:	58 87       	std	Y+8, r21	; 0x08
    1b1a:	89 e0       	ldi	r24, 0x09	; 9
    1b1c:	e8 2e       	mov	r14, r24
    1b1e:	f1 2c       	mov	r15, r1
    1b20:	ec 0e       	add	r14, r28
    1b22:	fd 1e       	adc	r15, r29
    1b24:	ce 01       	movw	r24, r28
    1b26:	01 96       	adiw	r24, 0x01	; 1
    1b28:	b7 01       	movw	r22, r14
    1b2a:	0e 94 e5 0f 	call	0x1fca	; 0x1fca <__unpack_f>
    1b2e:	8e 01       	movw	r16, r28
    1b30:	0f 5e       	subi	r16, 0xEF	; 239
    1b32:	1f 4f       	sbci	r17, 0xFF	; 255
    1b34:	ce 01       	movw	r24, r28
    1b36:	05 96       	adiw	r24, 0x05	; 5
    1b38:	b8 01       	movw	r22, r16
    1b3a:	0e 94 e5 0f 	call	0x1fca	; 0x1fca <__unpack_f>
    1b3e:	89 85       	ldd	r24, Y+9	; 0x09
    1b40:	82 30       	cpi	r24, 0x02	; 2
    1b42:	40 f0       	brcs	.+16     	; 0x1b54 <__gtsf2+0x56>
    1b44:	89 89       	ldd	r24, Y+17	; 0x11
    1b46:	82 30       	cpi	r24, 0x02	; 2
    1b48:	28 f0       	brcs	.+10     	; 0x1b54 <__gtsf2+0x56>
    1b4a:	c7 01       	movw	r24, r14
    1b4c:	b8 01       	movw	r22, r16
    1b4e:	0e 94 5d 10 	call	0x20ba	; 0x20ba <__fpcmp_parts_f>
    1b52:	01 c0       	rjmp	.+2      	; 0x1b56 <__gtsf2+0x58>
    1b54:	8f ef       	ldi	r24, 0xFF	; 255
    1b56:	68 96       	adiw	r28, 0x18	; 24
    1b58:	e6 e0       	ldi	r30, 0x06	; 6
    1b5a:	0c 94 86 13 	jmp	0x270c	; 0x270c <__epilogue_restores__+0x18>

00001b5e <__gesf2>:
    1b5e:	a8 e1       	ldi	r26, 0x18	; 24
    1b60:	b0 e0       	ldi	r27, 0x00	; 0
    1b62:	e5 eb       	ldi	r30, 0xB5	; 181
    1b64:	fd e0       	ldi	r31, 0x0D	; 13
    1b66:	0c 94 6a 13 	jmp	0x26d4	; 0x26d4 <__prologue_saves__+0x18>
    1b6a:	69 83       	std	Y+1, r22	; 0x01
    1b6c:	7a 83       	std	Y+2, r23	; 0x02
    1b6e:	8b 83       	std	Y+3, r24	; 0x03
    1b70:	9c 83       	std	Y+4, r25	; 0x04
    1b72:	2d 83       	std	Y+5, r18	; 0x05
    1b74:	3e 83       	std	Y+6, r19	; 0x06
    1b76:	4f 83       	std	Y+7, r20	; 0x07
    1b78:	58 87       	std	Y+8, r21	; 0x08
    1b7a:	89 e0       	ldi	r24, 0x09	; 9
    1b7c:	e8 2e       	mov	r14, r24
    1b7e:	f1 2c       	mov	r15, r1
    1b80:	ec 0e       	add	r14, r28
    1b82:	fd 1e       	adc	r15, r29
    1b84:	ce 01       	movw	r24, r28
    1b86:	01 96       	adiw	r24, 0x01	; 1
    1b88:	b7 01       	movw	r22, r14
    1b8a:	0e 94 e5 0f 	call	0x1fca	; 0x1fca <__unpack_f>
    1b8e:	8e 01       	movw	r16, r28
    1b90:	0f 5e       	subi	r16, 0xEF	; 239
    1b92:	1f 4f       	sbci	r17, 0xFF	; 255
    1b94:	ce 01       	movw	r24, r28
    1b96:	05 96       	adiw	r24, 0x05	; 5
    1b98:	b8 01       	movw	r22, r16
    1b9a:	0e 94 e5 0f 	call	0x1fca	; 0x1fca <__unpack_f>
    1b9e:	89 85       	ldd	r24, Y+9	; 0x09
    1ba0:	82 30       	cpi	r24, 0x02	; 2
    1ba2:	40 f0       	brcs	.+16     	; 0x1bb4 <__gesf2+0x56>
    1ba4:	89 89       	ldd	r24, Y+17	; 0x11
    1ba6:	82 30       	cpi	r24, 0x02	; 2
    1ba8:	28 f0       	brcs	.+10     	; 0x1bb4 <__gesf2+0x56>
    1baa:	c7 01       	movw	r24, r14
    1bac:	b8 01       	movw	r22, r16
    1bae:	0e 94 5d 10 	call	0x20ba	; 0x20ba <__fpcmp_parts_f>
    1bb2:	01 c0       	rjmp	.+2      	; 0x1bb6 <__gesf2+0x58>
    1bb4:	8f ef       	ldi	r24, 0xFF	; 255
    1bb6:	68 96       	adiw	r28, 0x18	; 24
    1bb8:	e6 e0       	ldi	r30, 0x06	; 6
    1bba:	0c 94 86 13 	jmp	0x270c	; 0x270c <__epilogue_restores__+0x18>

00001bbe <__ltsf2>:
    1bbe:	a8 e1       	ldi	r26, 0x18	; 24
    1bc0:	b0 e0       	ldi	r27, 0x00	; 0
    1bc2:	e5 ee       	ldi	r30, 0xE5	; 229
    1bc4:	fd e0       	ldi	r31, 0x0D	; 13
    1bc6:	0c 94 6a 13 	jmp	0x26d4	; 0x26d4 <__prologue_saves__+0x18>
    1bca:	69 83       	std	Y+1, r22	; 0x01
    1bcc:	7a 83       	std	Y+2, r23	; 0x02
    1bce:	8b 83       	std	Y+3, r24	; 0x03
    1bd0:	9c 83       	std	Y+4, r25	; 0x04
    1bd2:	2d 83       	std	Y+5, r18	; 0x05
    1bd4:	3e 83       	std	Y+6, r19	; 0x06
    1bd6:	4f 83       	std	Y+7, r20	; 0x07
    1bd8:	58 87       	std	Y+8, r21	; 0x08
    1bda:	89 e0       	ldi	r24, 0x09	; 9
    1bdc:	e8 2e       	mov	r14, r24
    1bde:	f1 2c       	mov	r15, r1
    1be0:	ec 0e       	add	r14, r28
    1be2:	fd 1e       	adc	r15, r29
    1be4:	ce 01       	movw	r24, r28
    1be6:	01 96       	adiw	r24, 0x01	; 1
    1be8:	b7 01       	movw	r22, r14
    1bea:	0e 94 e5 0f 	call	0x1fca	; 0x1fca <__unpack_f>
    1bee:	8e 01       	movw	r16, r28
    1bf0:	0f 5e       	subi	r16, 0xEF	; 239
    1bf2:	1f 4f       	sbci	r17, 0xFF	; 255
    1bf4:	ce 01       	movw	r24, r28
    1bf6:	05 96       	adiw	r24, 0x05	; 5
    1bf8:	b8 01       	movw	r22, r16
    1bfa:	0e 94 e5 0f 	call	0x1fca	; 0x1fca <__unpack_f>
    1bfe:	89 85       	ldd	r24, Y+9	; 0x09
    1c00:	82 30       	cpi	r24, 0x02	; 2
    1c02:	40 f0       	brcs	.+16     	; 0x1c14 <__ltsf2+0x56>
    1c04:	89 89       	ldd	r24, Y+17	; 0x11
    1c06:	82 30       	cpi	r24, 0x02	; 2
    1c08:	28 f0       	brcs	.+10     	; 0x1c14 <__ltsf2+0x56>
    1c0a:	c7 01       	movw	r24, r14
    1c0c:	b8 01       	movw	r22, r16
    1c0e:	0e 94 5d 10 	call	0x20ba	; 0x20ba <__fpcmp_parts_f>
    1c12:	01 c0       	rjmp	.+2      	; 0x1c16 <__ltsf2+0x58>
    1c14:	81 e0       	ldi	r24, 0x01	; 1
    1c16:	68 96       	adiw	r28, 0x18	; 24
    1c18:	e6 e0       	ldi	r30, 0x06	; 6
    1c1a:	0c 94 86 13 	jmp	0x270c	; 0x270c <__epilogue_restores__+0x18>

00001c1e <__floatsisf>:
    1c1e:	a8 e0       	ldi	r26, 0x08	; 8
    1c20:	b0 e0       	ldi	r27, 0x00	; 0
    1c22:	e5 e1       	ldi	r30, 0x15	; 21
    1c24:	fe e0       	ldi	r31, 0x0E	; 14
    1c26:	0c 94 67 13 	jmp	0x26ce	; 0x26ce <__prologue_saves__+0x12>
    1c2a:	9b 01       	movw	r18, r22
    1c2c:	ac 01       	movw	r20, r24
    1c2e:	83 e0       	ldi	r24, 0x03	; 3
    1c30:	89 83       	std	Y+1, r24	; 0x01
    1c32:	da 01       	movw	r26, r20
    1c34:	c9 01       	movw	r24, r18
    1c36:	88 27       	eor	r24, r24
    1c38:	b7 fd       	sbrc	r27, 7
    1c3a:	83 95       	inc	r24
    1c3c:	99 27       	eor	r25, r25
    1c3e:	aa 27       	eor	r26, r26
    1c40:	bb 27       	eor	r27, r27
    1c42:	b8 2e       	mov	r11, r24
    1c44:	21 15       	cp	r18, r1
    1c46:	31 05       	cpc	r19, r1
    1c48:	41 05       	cpc	r20, r1
    1c4a:	51 05       	cpc	r21, r1
    1c4c:	19 f4       	brne	.+6      	; 0x1c54 <__floatsisf+0x36>
    1c4e:	82 e0       	ldi	r24, 0x02	; 2
    1c50:	89 83       	std	Y+1, r24	; 0x01
    1c52:	3a c0       	rjmp	.+116    	; 0x1cc8 <__floatsisf+0xaa>
    1c54:	88 23       	and	r24, r24
    1c56:	a9 f0       	breq	.+42     	; 0x1c82 <__floatsisf+0x64>
    1c58:	20 30       	cpi	r18, 0x00	; 0
    1c5a:	80 e0       	ldi	r24, 0x00	; 0
    1c5c:	38 07       	cpc	r19, r24
    1c5e:	80 e0       	ldi	r24, 0x00	; 0
    1c60:	48 07       	cpc	r20, r24
    1c62:	80 e8       	ldi	r24, 0x80	; 128
    1c64:	58 07       	cpc	r21, r24
    1c66:	29 f4       	brne	.+10     	; 0x1c72 <__floatsisf+0x54>
    1c68:	60 e0       	ldi	r22, 0x00	; 0
    1c6a:	70 e0       	ldi	r23, 0x00	; 0
    1c6c:	80 e0       	ldi	r24, 0x00	; 0
    1c6e:	9f ec       	ldi	r25, 0xCF	; 207
    1c70:	30 c0       	rjmp	.+96     	; 0x1cd2 <__floatsisf+0xb4>
    1c72:	ee 24       	eor	r14, r14
    1c74:	ff 24       	eor	r15, r15
    1c76:	87 01       	movw	r16, r14
    1c78:	e2 1a       	sub	r14, r18
    1c7a:	f3 0a       	sbc	r15, r19
    1c7c:	04 0b       	sbc	r16, r20
    1c7e:	15 0b       	sbc	r17, r21
    1c80:	02 c0       	rjmp	.+4      	; 0x1c86 <__floatsisf+0x68>
    1c82:	79 01       	movw	r14, r18
    1c84:	8a 01       	movw	r16, r20
    1c86:	8e e1       	ldi	r24, 0x1E	; 30
    1c88:	c8 2e       	mov	r12, r24
    1c8a:	d1 2c       	mov	r13, r1
    1c8c:	dc 82       	std	Y+4, r13	; 0x04
    1c8e:	cb 82       	std	Y+3, r12	; 0x03
    1c90:	ed 82       	std	Y+5, r14	; 0x05
    1c92:	fe 82       	std	Y+6, r15	; 0x06
    1c94:	0f 83       	std	Y+7, r16	; 0x07
    1c96:	18 87       	std	Y+8, r17	; 0x08
    1c98:	c8 01       	movw	r24, r16
    1c9a:	b7 01       	movw	r22, r14
    1c9c:	0e 94 c1 0e 	call	0x1d82	; 0x1d82 <__clzsi2>
    1ca0:	01 97       	sbiw	r24, 0x01	; 1
    1ca2:	18 16       	cp	r1, r24
    1ca4:	19 06       	cpc	r1, r25
    1ca6:	84 f4       	brge	.+32     	; 0x1cc8 <__floatsisf+0xaa>
    1ca8:	08 2e       	mov	r0, r24
    1caa:	04 c0       	rjmp	.+8      	; 0x1cb4 <__floatsisf+0x96>
    1cac:	ee 0c       	add	r14, r14
    1cae:	ff 1c       	adc	r15, r15
    1cb0:	00 1f       	adc	r16, r16
    1cb2:	11 1f       	adc	r17, r17
    1cb4:	0a 94       	dec	r0
    1cb6:	d2 f7       	brpl	.-12     	; 0x1cac <__floatsisf+0x8e>
    1cb8:	ed 82       	std	Y+5, r14	; 0x05
    1cba:	fe 82       	std	Y+6, r15	; 0x06
    1cbc:	0f 83       	std	Y+7, r16	; 0x07
    1cbe:	18 87       	std	Y+8, r17	; 0x08
    1cc0:	c8 1a       	sub	r12, r24
    1cc2:	d9 0a       	sbc	r13, r25
    1cc4:	dc 82       	std	Y+4, r13	; 0x04
    1cc6:	cb 82       	std	Y+3, r12	; 0x03
    1cc8:	ba 82       	std	Y+2, r11	; 0x02
    1cca:	ce 01       	movw	r24, r28
    1ccc:	01 96       	adiw	r24, 0x01	; 1
    1cce:	0e 94 10 0f 	call	0x1e20	; 0x1e20 <__pack_f>
    1cd2:	28 96       	adiw	r28, 0x08	; 8
    1cd4:	e9 e0       	ldi	r30, 0x09	; 9
    1cd6:	0c 94 83 13 	jmp	0x2706	; 0x2706 <__epilogue_restores__+0x12>

00001cda <__fixsfsi>:
    1cda:	ac e0       	ldi	r26, 0x0C	; 12
    1cdc:	b0 e0       	ldi	r27, 0x00	; 0
    1cde:	e3 e7       	ldi	r30, 0x73	; 115
    1ce0:	fe e0       	ldi	r31, 0x0E	; 14
    1ce2:	0c 94 6e 13 	jmp	0x26dc	; 0x26dc <__prologue_saves__+0x20>
    1ce6:	69 83       	std	Y+1, r22	; 0x01
    1ce8:	7a 83       	std	Y+2, r23	; 0x02
    1cea:	8b 83       	std	Y+3, r24	; 0x03
    1cec:	9c 83       	std	Y+4, r25	; 0x04
    1cee:	ce 01       	movw	r24, r28
    1cf0:	01 96       	adiw	r24, 0x01	; 1
    1cf2:	be 01       	movw	r22, r28
    1cf4:	6b 5f       	subi	r22, 0xFB	; 251
    1cf6:	7f 4f       	sbci	r23, 0xFF	; 255
    1cf8:	0e 94 e5 0f 	call	0x1fca	; 0x1fca <__unpack_f>
    1cfc:	8d 81       	ldd	r24, Y+5	; 0x05
    1cfe:	82 30       	cpi	r24, 0x02	; 2
    1d00:	61 f1       	breq	.+88     	; 0x1d5a <__fixsfsi+0x80>
    1d02:	82 30       	cpi	r24, 0x02	; 2
    1d04:	50 f1       	brcs	.+84     	; 0x1d5a <__fixsfsi+0x80>
    1d06:	84 30       	cpi	r24, 0x04	; 4
    1d08:	21 f4       	brne	.+8      	; 0x1d12 <__fixsfsi+0x38>
    1d0a:	8e 81       	ldd	r24, Y+6	; 0x06
    1d0c:	88 23       	and	r24, r24
    1d0e:	51 f1       	breq	.+84     	; 0x1d64 <__fixsfsi+0x8a>
    1d10:	2e c0       	rjmp	.+92     	; 0x1d6e <__fixsfsi+0x94>
    1d12:	2f 81       	ldd	r18, Y+7	; 0x07
    1d14:	38 85       	ldd	r19, Y+8	; 0x08
    1d16:	37 fd       	sbrc	r19, 7
    1d18:	20 c0       	rjmp	.+64     	; 0x1d5a <__fixsfsi+0x80>
    1d1a:	6e 81       	ldd	r22, Y+6	; 0x06
    1d1c:	2f 31       	cpi	r18, 0x1F	; 31
    1d1e:	31 05       	cpc	r19, r1
    1d20:	1c f0       	brlt	.+6      	; 0x1d28 <__fixsfsi+0x4e>
    1d22:	66 23       	and	r22, r22
    1d24:	f9 f0       	breq	.+62     	; 0x1d64 <__fixsfsi+0x8a>
    1d26:	23 c0       	rjmp	.+70     	; 0x1d6e <__fixsfsi+0x94>
    1d28:	8e e1       	ldi	r24, 0x1E	; 30
    1d2a:	90 e0       	ldi	r25, 0x00	; 0
    1d2c:	82 1b       	sub	r24, r18
    1d2e:	93 0b       	sbc	r25, r19
    1d30:	29 85       	ldd	r18, Y+9	; 0x09
    1d32:	3a 85       	ldd	r19, Y+10	; 0x0a
    1d34:	4b 85       	ldd	r20, Y+11	; 0x0b
    1d36:	5c 85       	ldd	r21, Y+12	; 0x0c
    1d38:	04 c0       	rjmp	.+8      	; 0x1d42 <__fixsfsi+0x68>
    1d3a:	56 95       	lsr	r21
    1d3c:	47 95       	ror	r20
    1d3e:	37 95       	ror	r19
    1d40:	27 95       	ror	r18
    1d42:	8a 95       	dec	r24
    1d44:	d2 f7       	brpl	.-12     	; 0x1d3a <__fixsfsi+0x60>
    1d46:	66 23       	and	r22, r22
    1d48:	b1 f0       	breq	.+44     	; 0x1d76 <__fixsfsi+0x9c>
    1d4a:	50 95       	com	r21
    1d4c:	40 95       	com	r20
    1d4e:	30 95       	com	r19
    1d50:	21 95       	neg	r18
    1d52:	3f 4f       	sbci	r19, 0xFF	; 255
    1d54:	4f 4f       	sbci	r20, 0xFF	; 255
    1d56:	5f 4f       	sbci	r21, 0xFF	; 255
    1d58:	0e c0       	rjmp	.+28     	; 0x1d76 <__fixsfsi+0x9c>
    1d5a:	20 e0       	ldi	r18, 0x00	; 0
    1d5c:	30 e0       	ldi	r19, 0x00	; 0
    1d5e:	40 e0       	ldi	r20, 0x00	; 0
    1d60:	50 e0       	ldi	r21, 0x00	; 0
    1d62:	09 c0       	rjmp	.+18     	; 0x1d76 <__fixsfsi+0x9c>
    1d64:	2f ef       	ldi	r18, 0xFF	; 255
    1d66:	3f ef       	ldi	r19, 0xFF	; 255
    1d68:	4f ef       	ldi	r20, 0xFF	; 255
    1d6a:	5f e7       	ldi	r21, 0x7F	; 127
    1d6c:	04 c0       	rjmp	.+8      	; 0x1d76 <__fixsfsi+0x9c>
    1d6e:	20 e0       	ldi	r18, 0x00	; 0
    1d70:	30 e0       	ldi	r19, 0x00	; 0
    1d72:	40 e0       	ldi	r20, 0x00	; 0
    1d74:	50 e8       	ldi	r21, 0x80	; 128
    1d76:	b9 01       	movw	r22, r18
    1d78:	ca 01       	movw	r24, r20
    1d7a:	2c 96       	adiw	r28, 0x0c	; 12
    1d7c:	e2 e0       	ldi	r30, 0x02	; 2
    1d7e:	0c 94 8a 13 	jmp	0x2714	; 0x2714 <__epilogue_restores__+0x20>

00001d82 <__clzsi2>:
    1d82:	ef 92       	push	r14
    1d84:	ff 92       	push	r15
    1d86:	0f 93       	push	r16
    1d88:	1f 93       	push	r17
    1d8a:	7b 01       	movw	r14, r22
    1d8c:	8c 01       	movw	r16, r24
    1d8e:	80 e0       	ldi	r24, 0x00	; 0
    1d90:	e8 16       	cp	r14, r24
    1d92:	80 e0       	ldi	r24, 0x00	; 0
    1d94:	f8 06       	cpc	r15, r24
    1d96:	81 e0       	ldi	r24, 0x01	; 1
    1d98:	08 07       	cpc	r16, r24
    1d9a:	80 e0       	ldi	r24, 0x00	; 0
    1d9c:	18 07       	cpc	r17, r24
    1d9e:	88 f4       	brcc	.+34     	; 0x1dc2 <__clzsi2+0x40>
    1da0:	8f ef       	ldi	r24, 0xFF	; 255
    1da2:	e8 16       	cp	r14, r24
    1da4:	f1 04       	cpc	r15, r1
    1da6:	01 05       	cpc	r16, r1
    1da8:	11 05       	cpc	r17, r1
    1daa:	31 f0       	breq	.+12     	; 0x1db8 <__clzsi2+0x36>
    1dac:	28 f0       	brcs	.+10     	; 0x1db8 <__clzsi2+0x36>
    1dae:	88 e0       	ldi	r24, 0x08	; 8
    1db0:	90 e0       	ldi	r25, 0x00	; 0
    1db2:	a0 e0       	ldi	r26, 0x00	; 0
    1db4:	b0 e0       	ldi	r27, 0x00	; 0
    1db6:	17 c0       	rjmp	.+46     	; 0x1de6 <__clzsi2+0x64>
    1db8:	80 e0       	ldi	r24, 0x00	; 0
    1dba:	90 e0       	ldi	r25, 0x00	; 0
    1dbc:	a0 e0       	ldi	r26, 0x00	; 0
    1dbe:	b0 e0       	ldi	r27, 0x00	; 0
    1dc0:	12 c0       	rjmp	.+36     	; 0x1de6 <__clzsi2+0x64>
    1dc2:	80 e0       	ldi	r24, 0x00	; 0
    1dc4:	e8 16       	cp	r14, r24
    1dc6:	80 e0       	ldi	r24, 0x00	; 0
    1dc8:	f8 06       	cpc	r15, r24
    1dca:	80 e0       	ldi	r24, 0x00	; 0
    1dcc:	08 07       	cpc	r16, r24
    1dce:	81 e0       	ldi	r24, 0x01	; 1
    1dd0:	18 07       	cpc	r17, r24
    1dd2:	28 f0       	brcs	.+10     	; 0x1dde <__clzsi2+0x5c>
    1dd4:	88 e1       	ldi	r24, 0x18	; 24
    1dd6:	90 e0       	ldi	r25, 0x00	; 0
    1dd8:	a0 e0       	ldi	r26, 0x00	; 0
    1dda:	b0 e0       	ldi	r27, 0x00	; 0
    1ddc:	04 c0       	rjmp	.+8      	; 0x1de6 <__clzsi2+0x64>
    1dde:	80 e1       	ldi	r24, 0x10	; 16
    1de0:	90 e0       	ldi	r25, 0x00	; 0
    1de2:	a0 e0       	ldi	r26, 0x00	; 0
    1de4:	b0 e0       	ldi	r27, 0x00	; 0
    1de6:	20 e2       	ldi	r18, 0x20	; 32
    1de8:	30 e0       	ldi	r19, 0x00	; 0
    1dea:	40 e0       	ldi	r20, 0x00	; 0
    1dec:	50 e0       	ldi	r21, 0x00	; 0
    1dee:	28 1b       	sub	r18, r24
    1df0:	39 0b       	sbc	r19, r25
    1df2:	4a 0b       	sbc	r20, r26
    1df4:	5b 0b       	sbc	r21, r27
    1df6:	04 c0       	rjmp	.+8      	; 0x1e00 <__clzsi2+0x7e>
    1df8:	16 95       	lsr	r17
    1dfa:	07 95       	ror	r16
    1dfc:	f7 94       	ror	r15
    1dfe:	e7 94       	ror	r14
    1e00:	8a 95       	dec	r24
    1e02:	d2 f7       	brpl	.-12     	; 0x1df8 <__clzsi2+0x76>
    1e04:	f7 01       	movw	r30, r14
    1e06:	e2 5d       	subi	r30, 0xD2	; 210
    1e08:	fe 4f       	sbci	r31, 0xFE	; 254
    1e0a:	80 81       	ld	r24, Z
    1e0c:	28 1b       	sub	r18, r24
    1e0e:	31 09       	sbc	r19, r1
    1e10:	41 09       	sbc	r20, r1
    1e12:	51 09       	sbc	r21, r1
    1e14:	c9 01       	movw	r24, r18
    1e16:	1f 91       	pop	r17
    1e18:	0f 91       	pop	r16
    1e1a:	ff 90       	pop	r15
    1e1c:	ef 90       	pop	r14
    1e1e:	08 95       	ret

00001e20 <__pack_f>:
    1e20:	df 92       	push	r13
    1e22:	ef 92       	push	r14
    1e24:	ff 92       	push	r15
    1e26:	0f 93       	push	r16
    1e28:	1f 93       	push	r17
    1e2a:	fc 01       	movw	r30, r24
    1e2c:	e4 80       	ldd	r14, Z+4	; 0x04
    1e2e:	f5 80       	ldd	r15, Z+5	; 0x05
    1e30:	06 81       	ldd	r16, Z+6	; 0x06
    1e32:	17 81       	ldd	r17, Z+7	; 0x07
    1e34:	d1 80       	ldd	r13, Z+1	; 0x01
    1e36:	80 81       	ld	r24, Z
    1e38:	82 30       	cpi	r24, 0x02	; 2
    1e3a:	48 f4       	brcc	.+18     	; 0x1e4e <__pack_f+0x2e>
    1e3c:	80 e0       	ldi	r24, 0x00	; 0
    1e3e:	90 e0       	ldi	r25, 0x00	; 0
    1e40:	a0 e1       	ldi	r26, 0x10	; 16
    1e42:	b0 e0       	ldi	r27, 0x00	; 0
    1e44:	e8 2a       	or	r14, r24
    1e46:	f9 2a       	or	r15, r25
    1e48:	0a 2b       	or	r16, r26
    1e4a:	1b 2b       	or	r17, r27
    1e4c:	a5 c0       	rjmp	.+330    	; 0x1f98 <__pack_f+0x178>
    1e4e:	84 30       	cpi	r24, 0x04	; 4
    1e50:	09 f4       	brne	.+2      	; 0x1e54 <__pack_f+0x34>
    1e52:	9f c0       	rjmp	.+318    	; 0x1f92 <__pack_f+0x172>
    1e54:	82 30       	cpi	r24, 0x02	; 2
    1e56:	21 f4       	brne	.+8      	; 0x1e60 <__pack_f+0x40>
    1e58:	ee 24       	eor	r14, r14
    1e5a:	ff 24       	eor	r15, r15
    1e5c:	87 01       	movw	r16, r14
    1e5e:	05 c0       	rjmp	.+10     	; 0x1e6a <__pack_f+0x4a>
    1e60:	e1 14       	cp	r14, r1
    1e62:	f1 04       	cpc	r15, r1
    1e64:	01 05       	cpc	r16, r1
    1e66:	11 05       	cpc	r17, r1
    1e68:	19 f4       	brne	.+6      	; 0x1e70 <__pack_f+0x50>
    1e6a:	e0 e0       	ldi	r30, 0x00	; 0
    1e6c:	f0 e0       	ldi	r31, 0x00	; 0
    1e6e:	96 c0       	rjmp	.+300    	; 0x1f9c <__pack_f+0x17c>
    1e70:	62 81       	ldd	r22, Z+2	; 0x02
    1e72:	73 81       	ldd	r23, Z+3	; 0x03
    1e74:	9f ef       	ldi	r25, 0xFF	; 255
    1e76:	62 38       	cpi	r22, 0x82	; 130
    1e78:	79 07       	cpc	r23, r25
    1e7a:	0c f0       	brlt	.+2      	; 0x1e7e <__pack_f+0x5e>
    1e7c:	5b c0       	rjmp	.+182    	; 0x1f34 <__pack_f+0x114>
    1e7e:	22 e8       	ldi	r18, 0x82	; 130
    1e80:	3f ef       	ldi	r19, 0xFF	; 255
    1e82:	26 1b       	sub	r18, r22
    1e84:	37 0b       	sbc	r19, r23
    1e86:	2a 31       	cpi	r18, 0x1A	; 26
    1e88:	31 05       	cpc	r19, r1
    1e8a:	2c f0       	brlt	.+10     	; 0x1e96 <__pack_f+0x76>
    1e8c:	20 e0       	ldi	r18, 0x00	; 0
    1e8e:	30 e0       	ldi	r19, 0x00	; 0
    1e90:	40 e0       	ldi	r20, 0x00	; 0
    1e92:	50 e0       	ldi	r21, 0x00	; 0
    1e94:	2a c0       	rjmp	.+84     	; 0x1eea <__pack_f+0xca>
    1e96:	b8 01       	movw	r22, r16
    1e98:	a7 01       	movw	r20, r14
    1e9a:	02 2e       	mov	r0, r18
    1e9c:	04 c0       	rjmp	.+8      	; 0x1ea6 <__pack_f+0x86>
    1e9e:	76 95       	lsr	r23
    1ea0:	67 95       	ror	r22
    1ea2:	57 95       	ror	r21
    1ea4:	47 95       	ror	r20
    1ea6:	0a 94       	dec	r0
    1ea8:	d2 f7       	brpl	.-12     	; 0x1e9e <__pack_f+0x7e>
    1eaa:	81 e0       	ldi	r24, 0x01	; 1
    1eac:	90 e0       	ldi	r25, 0x00	; 0
    1eae:	a0 e0       	ldi	r26, 0x00	; 0
    1eb0:	b0 e0       	ldi	r27, 0x00	; 0
    1eb2:	04 c0       	rjmp	.+8      	; 0x1ebc <__pack_f+0x9c>
    1eb4:	88 0f       	add	r24, r24
    1eb6:	99 1f       	adc	r25, r25
    1eb8:	aa 1f       	adc	r26, r26
    1eba:	bb 1f       	adc	r27, r27
    1ebc:	2a 95       	dec	r18
    1ebe:	d2 f7       	brpl	.-12     	; 0x1eb4 <__pack_f+0x94>
    1ec0:	01 97       	sbiw	r24, 0x01	; 1
    1ec2:	a1 09       	sbc	r26, r1
    1ec4:	b1 09       	sbc	r27, r1
    1ec6:	8e 21       	and	r24, r14
    1ec8:	9f 21       	and	r25, r15
    1eca:	a0 23       	and	r26, r16
    1ecc:	b1 23       	and	r27, r17
    1ece:	00 97       	sbiw	r24, 0x00	; 0
    1ed0:	a1 05       	cpc	r26, r1
    1ed2:	b1 05       	cpc	r27, r1
    1ed4:	21 f0       	breq	.+8      	; 0x1ede <__pack_f+0xbe>
    1ed6:	81 e0       	ldi	r24, 0x01	; 1
    1ed8:	90 e0       	ldi	r25, 0x00	; 0
    1eda:	a0 e0       	ldi	r26, 0x00	; 0
    1edc:	b0 e0       	ldi	r27, 0x00	; 0
    1ede:	9a 01       	movw	r18, r20
    1ee0:	ab 01       	movw	r20, r22
    1ee2:	28 2b       	or	r18, r24
    1ee4:	39 2b       	or	r19, r25
    1ee6:	4a 2b       	or	r20, r26
    1ee8:	5b 2b       	or	r21, r27
    1eea:	da 01       	movw	r26, r20
    1eec:	c9 01       	movw	r24, r18
    1eee:	8f 77       	andi	r24, 0x7F	; 127
    1ef0:	90 70       	andi	r25, 0x00	; 0
    1ef2:	a0 70       	andi	r26, 0x00	; 0
    1ef4:	b0 70       	andi	r27, 0x00	; 0
    1ef6:	80 34       	cpi	r24, 0x40	; 64
    1ef8:	91 05       	cpc	r25, r1
    1efa:	a1 05       	cpc	r26, r1
    1efc:	b1 05       	cpc	r27, r1
    1efe:	39 f4       	brne	.+14     	; 0x1f0e <__pack_f+0xee>
    1f00:	27 ff       	sbrs	r18, 7
    1f02:	09 c0       	rjmp	.+18     	; 0x1f16 <__pack_f+0xf6>
    1f04:	20 5c       	subi	r18, 0xC0	; 192
    1f06:	3f 4f       	sbci	r19, 0xFF	; 255
    1f08:	4f 4f       	sbci	r20, 0xFF	; 255
    1f0a:	5f 4f       	sbci	r21, 0xFF	; 255
    1f0c:	04 c0       	rjmp	.+8      	; 0x1f16 <__pack_f+0xf6>
    1f0e:	21 5c       	subi	r18, 0xC1	; 193
    1f10:	3f 4f       	sbci	r19, 0xFF	; 255
    1f12:	4f 4f       	sbci	r20, 0xFF	; 255
    1f14:	5f 4f       	sbci	r21, 0xFF	; 255
    1f16:	e0 e0       	ldi	r30, 0x00	; 0
    1f18:	f0 e0       	ldi	r31, 0x00	; 0
    1f1a:	20 30       	cpi	r18, 0x00	; 0
    1f1c:	a0 e0       	ldi	r26, 0x00	; 0
    1f1e:	3a 07       	cpc	r19, r26
    1f20:	a0 e0       	ldi	r26, 0x00	; 0
    1f22:	4a 07       	cpc	r20, r26
    1f24:	a0 e4       	ldi	r26, 0x40	; 64
    1f26:	5a 07       	cpc	r21, r26
    1f28:	10 f0       	brcs	.+4      	; 0x1f2e <__pack_f+0x10e>
    1f2a:	e1 e0       	ldi	r30, 0x01	; 1
    1f2c:	f0 e0       	ldi	r31, 0x00	; 0
    1f2e:	79 01       	movw	r14, r18
    1f30:	8a 01       	movw	r16, r20
    1f32:	27 c0       	rjmp	.+78     	; 0x1f82 <__pack_f+0x162>
    1f34:	60 38       	cpi	r22, 0x80	; 128
    1f36:	71 05       	cpc	r23, r1
    1f38:	64 f5       	brge	.+88     	; 0x1f92 <__pack_f+0x172>
    1f3a:	fb 01       	movw	r30, r22
    1f3c:	e1 58       	subi	r30, 0x81	; 129
    1f3e:	ff 4f       	sbci	r31, 0xFF	; 255
    1f40:	d8 01       	movw	r26, r16
    1f42:	c7 01       	movw	r24, r14
    1f44:	8f 77       	andi	r24, 0x7F	; 127
    1f46:	90 70       	andi	r25, 0x00	; 0
    1f48:	a0 70       	andi	r26, 0x00	; 0
    1f4a:	b0 70       	andi	r27, 0x00	; 0
    1f4c:	80 34       	cpi	r24, 0x40	; 64
    1f4e:	91 05       	cpc	r25, r1
    1f50:	a1 05       	cpc	r26, r1
    1f52:	b1 05       	cpc	r27, r1
    1f54:	39 f4       	brne	.+14     	; 0x1f64 <__pack_f+0x144>
    1f56:	e7 fe       	sbrs	r14, 7
    1f58:	0d c0       	rjmp	.+26     	; 0x1f74 <__pack_f+0x154>
    1f5a:	80 e4       	ldi	r24, 0x40	; 64
    1f5c:	90 e0       	ldi	r25, 0x00	; 0
    1f5e:	a0 e0       	ldi	r26, 0x00	; 0
    1f60:	b0 e0       	ldi	r27, 0x00	; 0
    1f62:	04 c0       	rjmp	.+8      	; 0x1f6c <__pack_f+0x14c>
    1f64:	8f e3       	ldi	r24, 0x3F	; 63
    1f66:	90 e0       	ldi	r25, 0x00	; 0
    1f68:	a0 e0       	ldi	r26, 0x00	; 0
    1f6a:	b0 e0       	ldi	r27, 0x00	; 0
    1f6c:	e8 0e       	add	r14, r24
    1f6e:	f9 1e       	adc	r15, r25
    1f70:	0a 1f       	adc	r16, r26
    1f72:	1b 1f       	adc	r17, r27
    1f74:	17 ff       	sbrs	r17, 7
    1f76:	05 c0       	rjmp	.+10     	; 0x1f82 <__pack_f+0x162>
    1f78:	16 95       	lsr	r17
    1f7a:	07 95       	ror	r16
    1f7c:	f7 94       	ror	r15
    1f7e:	e7 94       	ror	r14
    1f80:	31 96       	adiw	r30, 0x01	; 1
    1f82:	87 e0       	ldi	r24, 0x07	; 7
    1f84:	16 95       	lsr	r17
    1f86:	07 95       	ror	r16
    1f88:	f7 94       	ror	r15
    1f8a:	e7 94       	ror	r14
    1f8c:	8a 95       	dec	r24
    1f8e:	d1 f7       	brne	.-12     	; 0x1f84 <__pack_f+0x164>
    1f90:	05 c0       	rjmp	.+10     	; 0x1f9c <__pack_f+0x17c>
    1f92:	ee 24       	eor	r14, r14
    1f94:	ff 24       	eor	r15, r15
    1f96:	87 01       	movw	r16, r14
    1f98:	ef ef       	ldi	r30, 0xFF	; 255
    1f9a:	f0 e0       	ldi	r31, 0x00	; 0
    1f9c:	6e 2f       	mov	r22, r30
    1f9e:	67 95       	ror	r22
    1fa0:	66 27       	eor	r22, r22
    1fa2:	67 95       	ror	r22
    1fa4:	90 2f       	mov	r25, r16
    1fa6:	9f 77       	andi	r25, 0x7F	; 127
    1fa8:	d7 94       	ror	r13
    1faa:	dd 24       	eor	r13, r13
    1fac:	d7 94       	ror	r13
    1fae:	8e 2f       	mov	r24, r30
    1fb0:	86 95       	lsr	r24
    1fb2:	49 2f       	mov	r20, r25
    1fb4:	46 2b       	or	r20, r22
    1fb6:	58 2f       	mov	r21, r24
    1fb8:	5d 29       	or	r21, r13
    1fba:	b7 01       	movw	r22, r14
    1fbc:	ca 01       	movw	r24, r20
    1fbe:	1f 91       	pop	r17
    1fc0:	0f 91       	pop	r16
    1fc2:	ff 90       	pop	r15
    1fc4:	ef 90       	pop	r14
    1fc6:	df 90       	pop	r13
    1fc8:	08 95       	ret

00001fca <__unpack_f>:
    1fca:	fc 01       	movw	r30, r24
    1fcc:	db 01       	movw	r26, r22
    1fce:	40 81       	ld	r20, Z
    1fd0:	51 81       	ldd	r21, Z+1	; 0x01
    1fd2:	22 81       	ldd	r18, Z+2	; 0x02
    1fd4:	62 2f       	mov	r22, r18
    1fd6:	6f 77       	andi	r22, 0x7F	; 127
    1fd8:	70 e0       	ldi	r23, 0x00	; 0
    1fda:	22 1f       	adc	r18, r18
    1fdc:	22 27       	eor	r18, r18
    1fde:	22 1f       	adc	r18, r18
    1fe0:	93 81       	ldd	r25, Z+3	; 0x03
    1fe2:	89 2f       	mov	r24, r25
    1fe4:	88 0f       	add	r24, r24
    1fe6:	82 2b       	or	r24, r18
    1fe8:	28 2f       	mov	r18, r24
    1fea:	30 e0       	ldi	r19, 0x00	; 0
    1fec:	99 1f       	adc	r25, r25
    1fee:	99 27       	eor	r25, r25
    1ff0:	99 1f       	adc	r25, r25
    1ff2:	11 96       	adiw	r26, 0x01	; 1
    1ff4:	9c 93       	st	X, r25
    1ff6:	11 97       	sbiw	r26, 0x01	; 1
    1ff8:	21 15       	cp	r18, r1
    1ffa:	31 05       	cpc	r19, r1
    1ffc:	a9 f5       	brne	.+106    	; 0x2068 <__unpack_f+0x9e>
    1ffe:	41 15       	cp	r20, r1
    2000:	51 05       	cpc	r21, r1
    2002:	61 05       	cpc	r22, r1
    2004:	71 05       	cpc	r23, r1
    2006:	11 f4       	brne	.+4      	; 0x200c <__unpack_f+0x42>
    2008:	82 e0       	ldi	r24, 0x02	; 2
    200a:	37 c0       	rjmp	.+110    	; 0x207a <__unpack_f+0xb0>
    200c:	82 e8       	ldi	r24, 0x82	; 130
    200e:	9f ef       	ldi	r25, 0xFF	; 255
    2010:	13 96       	adiw	r26, 0x03	; 3
    2012:	9c 93       	st	X, r25
    2014:	8e 93       	st	-X, r24
    2016:	12 97       	sbiw	r26, 0x02	; 2
    2018:	9a 01       	movw	r18, r20
    201a:	ab 01       	movw	r20, r22
    201c:	67 e0       	ldi	r22, 0x07	; 7
    201e:	22 0f       	add	r18, r18
    2020:	33 1f       	adc	r19, r19
    2022:	44 1f       	adc	r20, r20
    2024:	55 1f       	adc	r21, r21
    2026:	6a 95       	dec	r22
    2028:	d1 f7       	brne	.-12     	; 0x201e <__unpack_f+0x54>
    202a:	83 e0       	ldi	r24, 0x03	; 3
    202c:	8c 93       	st	X, r24
    202e:	0d c0       	rjmp	.+26     	; 0x204a <__unpack_f+0x80>
    2030:	22 0f       	add	r18, r18
    2032:	33 1f       	adc	r19, r19
    2034:	44 1f       	adc	r20, r20
    2036:	55 1f       	adc	r21, r21
    2038:	12 96       	adiw	r26, 0x02	; 2
    203a:	8d 91       	ld	r24, X+
    203c:	9c 91       	ld	r25, X
    203e:	13 97       	sbiw	r26, 0x03	; 3
    2040:	01 97       	sbiw	r24, 0x01	; 1
    2042:	13 96       	adiw	r26, 0x03	; 3
    2044:	9c 93       	st	X, r25
    2046:	8e 93       	st	-X, r24
    2048:	12 97       	sbiw	r26, 0x02	; 2
    204a:	20 30       	cpi	r18, 0x00	; 0
    204c:	80 e0       	ldi	r24, 0x00	; 0
    204e:	38 07       	cpc	r19, r24
    2050:	80 e0       	ldi	r24, 0x00	; 0
    2052:	48 07       	cpc	r20, r24
    2054:	80 e4       	ldi	r24, 0x40	; 64
    2056:	58 07       	cpc	r21, r24
    2058:	58 f3       	brcs	.-42     	; 0x2030 <__unpack_f+0x66>
    205a:	14 96       	adiw	r26, 0x04	; 4
    205c:	2d 93       	st	X+, r18
    205e:	3d 93       	st	X+, r19
    2060:	4d 93       	st	X+, r20
    2062:	5c 93       	st	X, r21
    2064:	17 97       	sbiw	r26, 0x07	; 7
    2066:	08 95       	ret
    2068:	2f 3f       	cpi	r18, 0xFF	; 255
    206a:	31 05       	cpc	r19, r1
    206c:	79 f4       	brne	.+30     	; 0x208c <__unpack_f+0xc2>
    206e:	41 15       	cp	r20, r1
    2070:	51 05       	cpc	r21, r1
    2072:	61 05       	cpc	r22, r1
    2074:	71 05       	cpc	r23, r1
    2076:	19 f4       	brne	.+6      	; 0x207e <__unpack_f+0xb4>
    2078:	84 e0       	ldi	r24, 0x04	; 4
    207a:	8c 93       	st	X, r24
    207c:	08 95       	ret
    207e:	64 ff       	sbrs	r22, 4
    2080:	03 c0       	rjmp	.+6      	; 0x2088 <__unpack_f+0xbe>
    2082:	81 e0       	ldi	r24, 0x01	; 1
    2084:	8c 93       	st	X, r24
    2086:	12 c0       	rjmp	.+36     	; 0x20ac <__unpack_f+0xe2>
    2088:	1c 92       	st	X, r1
    208a:	10 c0       	rjmp	.+32     	; 0x20ac <__unpack_f+0xe2>
    208c:	2f 57       	subi	r18, 0x7F	; 127
    208e:	30 40       	sbci	r19, 0x00	; 0
    2090:	13 96       	adiw	r26, 0x03	; 3
    2092:	3c 93       	st	X, r19
    2094:	2e 93       	st	-X, r18
    2096:	12 97       	sbiw	r26, 0x02	; 2
    2098:	83 e0       	ldi	r24, 0x03	; 3
    209a:	8c 93       	st	X, r24
    209c:	87 e0       	ldi	r24, 0x07	; 7
    209e:	44 0f       	add	r20, r20
    20a0:	55 1f       	adc	r21, r21
    20a2:	66 1f       	adc	r22, r22
    20a4:	77 1f       	adc	r23, r23
    20a6:	8a 95       	dec	r24
    20a8:	d1 f7       	brne	.-12     	; 0x209e <__unpack_f+0xd4>
    20aa:	70 64       	ori	r23, 0x40	; 64
    20ac:	14 96       	adiw	r26, 0x04	; 4
    20ae:	4d 93       	st	X+, r20
    20b0:	5d 93       	st	X+, r21
    20b2:	6d 93       	st	X+, r22
    20b4:	7c 93       	st	X, r23
    20b6:	17 97       	sbiw	r26, 0x07	; 7
    20b8:	08 95       	ret

000020ba <__fpcmp_parts_f>:
    20ba:	1f 93       	push	r17
    20bc:	dc 01       	movw	r26, r24
    20be:	fb 01       	movw	r30, r22
    20c0:	9c 91       	ld	r25, X
    20c2:	92 30       	cpi	r25, 0x02	; 2
    20c4:	08 f4       	brcc	.+2      	; 0x20c8 <__fpcmp_parts_f+0xe>
    20c6:	47 c0       	rjmp	.+142    	; 0x2156 <__fpcmp_parts_f+0x9c>
    20c8:	80 81       	ld	r24, Z
    20ca:	82 30       	cpi	r24, 0x02	; 2
    20cc:	08 f4       	brcc	.+2      	; 0x20d0 <__fpcmp_parts_f+0x16>
    20ce:	43 c0       	rjmp	.+134    	; 0x2156 <__fpcmp_parts_f+0x9c>
    20d0:	94 30       	cpi	r25, 0x04	; 4
    20d2:	51 f4       	brne	.+20     	; 0x20e8 <__fpcmp_parts_f+0x2e>
    20d4:	11 96       	adiw	r26, 0x01	; 1
    20d6:	1c 91       	ld	r17, X
    20d8:	84 30       	cpi	r24, 0x04	; 4
    20da:	99 f5       	brne	.+102    	; 0x2142 <__fpcmp_parts_f+0x88>
    20dc:	81 81       	ldd	r24, Z+1	; 0x01
    20de:	68 2f       	mov	r22, r24
    20e0:	70 e0       	ldi	r23, 0x00	; 0
    20e2:	61 1b       	sub	r22, r17
    20e4:	71 09       	sbc	r23, r1
    20e6:	3f c0       	rjmp	.+126    	; 0x2166 <__fpcmp_parts_f+0xac>
    20e8:	84 30       	cpi	r24, 0x04	; 4
    20ea:	21 f0       	breq	.+8      	; 0x20f4 <__fpcmp_parts_f+0x3a>
    20ec:	92 30       	cpi	r25, 0x02	; 2
    20ee:	31 f4       	brne	.+12     	; 0x20fc <__fpcmp_parts_f+0x42>
    20f0:	82 30       	cpi	r24, 0x02	; 2
    20f2:	b9 f1       	breq	.+110    	; 0x2162 <__fpcmp_parts_f+0xa8>
    20f4:	81 81       	ldd	r24, Z+1	; 0x01
    20f6:	88 23       	and	r24, r24
    20f8:	89 f1       	breq	.+98     	; 0x215c <__fpcmp_parts_f+0xa2>
    20fa:	2d c0       	rjmp	.+90     	; 0x2156 <__fpcmp_parts_f+0x9c>
    20fc:	11 96       	adiw	r26, 0x01	; 1
    20fe:	1c 91       	ld	r17, X
    2100:	11 97       	sbiw	r26, 0x01	; 1
    2102:	82 30       	cpi	r24, 0x02	; 2
    2104:	f1 f0       	breq	.+60     	; 0x2142 <__fpcmp_parts_f+0x88>
    2106:	81 81       	ldd	r24, Z+1	; 0x01
    2108:	18 17       	cp	r17, r24
    210a:	d9 f4       	brne	.+54     	; 0x2142 <__fpcmp_parts_f+0x88>
    210c:	12 96       	adiw	r26, 0x02	; 2
    210e:	2d 91       	ld	r18, X+
    2110:	3c 91       	ld	r19, X
    2112:	13 97       	sbiw	r26, 0x03	; 3
    2114:	82 81       	ldd	r24, Z+2	; 0x02
    2116:	93 81       	ldd	r25, Z+3	; 0x03
    2118:	82 17       	cp	r24, r18
    211a:	93 07       	cpc	r25, r19
    211c:	94 f0       	brlt	.+36     	; 0x2142 <__fpcmp_parts_f+0x88>
    211e:	28 17       	cp	r18, r24
    2120:	39 07       	cpc	r19, r25
    2122:	bc f0       	brlt	.+46     	; 0x2152 <__fpcmp_parts_f+0x98>
    2124:	14 96       	adiw	r26, 0x04	; 4
    2126:	8d 91       	ld	r24, X+
    2128:	9d 91       	ld	r25, X+
    212a:	0d 90       	ld	r0, X+
    212c:	bc 91       	ld	r27, X
    212e:	a0 2d       	mov	r26, r0
    2130:	24 81       	ldd	r18, Z+4	; 0x04
    2132:	35 81       	ldd	r19, Z+5	; 0x05
    2134:	46 81       	ldd	r20, Z+6	; 0x06
    2136:	57 81       	ldd	r21, Z+7	; 0x07
    2138:	28 17       	cp	r18, r24
    213a:	39 07       	cpc	r19, r25
    213c:	4a 07       	cpc	r20, r26
    213e:	5b 07       	cpc	r21, r27
    2140:	18 f4       	brcc	.+6      	; 0x2148 <__fpcmp_parts_f+0x8e>
    2142:	11 23       	and	r17, r17
    2144:	41 f0       	breq	.+16     	; 0x2156 <__fpcmp_parts_f+0x9c>
    2146:	0a c0       	rjmp	.+20     	; 0x215c <__fpcmp_parts_f+0xa2>
    2148:	82 17       	cp	r24, r18
    214a:	93 07       	cpc	r25, r19
    214c:	a4 07       	cpc	r26, r20
    214e:	b5 07       	cpc	r27, r21
    2150:	40 f4       	brcc	.+16     	; 0x2162 <__fpcmp_parts_f+0xa8>
    2152:	11 23       	and	r17, r17
    2154:	19 f0       	breq	.+6      	; 0x215c <__fpcmp_parts_f+0xa2>
    2156:	61 e0       	ldi	r22, 0x01	; 1
    2158:	70 e0       	ldi	r23, 0x00	; 0
    215a:	05 c0       	rjmp	.+10     	; 0x2166 <__fpcmp_parts_f+0xac>
    215c:	6f ef       	ldi	r22, 0xFF	; 255
    215e:	7f ef       	ldi	r23, 0xFF	; 255
    2160:	02 c0       	rjmp	.+4      	; 0x2166 <__fpcmp_parts_f+0xac>
    2162:	60 e0       	ldi	r22, 0x00	; 0
    2164:	70 e0       	ldi	r23, 0x00	; 0
    2166:	cb 01       	movw	r24, r22
    2168:	1f 91       	pop	r17
    216a:	08 95       	ret

0000216c <putchar>:
    216c:	60 91 4c 02 	lds	r22, 0x024C
    2170:	70 91 4d 02 	lds	r23, 0x024D
    2174:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <fputc>
    2178:	08 95       	ret

0000217a <sprintf>:
    217a:	ae e0       	ldi	r26, 0x0E	; 14
    217c:	b0 e0       	ldi	r27, 0x00	; 0
    217e:	e3 ec       	ldi	r30, 0xC3	; 195
    2180:	f0 e1       	ldi	r31, 0x10	; 16
    2182:	0c 94 6c 13 	jmp	0x26d8	; 0x26d8 <__prologue_saves__+0x1c>
    2186:	0d 89       	ldd	r16, Y+21	; 0x15
    2188:	1e 89       	ldd	r17, Y+22	; 0x16
    218a:	86 e0       	ldi	r24, 0x06	; 6
    218c:	8c 83       	std	Y+4, r24	; 0x04
    218e:	1a 83       	std	Y+2, r17	; 0x02
    2190:	09 83       	std	Y+1, r16	; 0x01
    2192:	8f ef       	ldi	r24, 0xFF	; 255
    2194:	9f e7       	ldi	r25, 0x7F	; 127
    2196:	9e 83       	std	Y+6, r25	; 0x06
    2198:	8d 83       	std	Y+5, r24	; 0x05
    219a:	9e 01       	movw	r18, r28
    219c:	27 5e       	subi	r18, 0xE7	; 231
    219e:	3f 4f       	sbci	r19, 0xFF	; 255
    21a0:	ce 01       	movw	r24, r28
    21a2:	01 96       	adiw	r24, 0x01	; 1
    21a4:	6f 89       	ldd	r22, Y+23	; 0x17
    21a6:	78 8d       	ldd	r23, Y+24	; 0x18
    21a8:	a9 01       	movw	r20, r18
    21aa:	0e 94 e1 10 	call	0x21c2	; 0x21c2 <vfprintf>
    21ae:	2f 81       	ldd	r18, Y+7	; 0x07
    21b0:	38 85       	ldd	r19, Y+8	; 0x08
    21b2:	02 0f       	add	r16, r18
    21b4:	13 1f       	adc	r17, r19
    21b6:	f8 01       	movw	r30, r16
    21b8:	10 82       	st	Z, r1
    21ba:	2e 96       	adiw	r28, 0x0e	; 14
    21bc:	e4 e0       	ldi	r30, 0x04	; 4
    21be:	0c 94 88 13 	jmp	0x2710	; 0x2710 <__epilogue_restores__+0x1c>

000021c2 <vfprintf>:
    21c2:	ab e0       	ldi	r26, 0x0B	; 11
    21c4:	b0 e0       	ldi	r27, 0x00	; 0
    21c6:	e7 ee       	ldi	r30, 0xE7	; 231
    21c8:	f0 e1       	ldi	r31, 0x10	; 16
    21ca:	0c 94 5e 13 	jmp	0x26bc	; 0x26bc <__prologue_saves__>
    21ce:	3c 01       	movw	r6, r24
    21d0:	2b 01       	movw	r4, r22
    21d2:	5a 01       	movw	r10, r20
    21d4:	fc 01       	movw	r30, r24
    21d6:	17 82       	std	Z+7, r1	; 0x07
    21d8:	16 82       	std	Z+6, r1	; 0x06
    21da:	83 81       	ldd	r24, Z+3	; 0x03
    21dc:	81 fd       	sbrc	r24, 1
    21de:	03 c0       	rjmp	.+6      	; 0x21e6 <vfprintf+0x24>
    21e0:	6f ef       	ldi	r22, 0xFF	; 255
    21e2:	7f ef       	ldi	r23, 0xFF	; 255
    21e4:	c6 c1       	rjmp	.+908    	; 0x2572 <vfprintf+0x3b0>
    21e6:	9a e0       	ldi	r25, 0x0A	; 10
    21e8:	89 2e       	mov	r8, r25
    21ea:	1e 01       	movw	r2, r28
    21ec:	08 94       	sec
    21ee:	21 1c       	adc	r2, r1
    21f0:	31 1c       	adc	r3, r1
    21f2:	f3 01       	movw	r30, r6
    21f4:	23 81       	ldd	r18, Z+3	; 0x03
    21f6:	f2 01       	movw	r30, r4
    21f8:	23 fd       	sbrc	r18, 3
    21fa:	85 91       	lpm	r24, Z+
    21fc:	23 ff       	sbrs	r18, 3
    21fe:	81 91       	ld	r24, Z+
    2200:	2f 01       	movw	r4, r30
    2202:	88 23       	and	r24, r24
    2204:	09 f4       	brne	.+2      	; 0x2208 <vfprintf+0x46>
    2206:	b2 c1       	rjmp	.+868    	; 0x256c <vfprintf+0x3aa>
    2208:	85 32       	cpi	r24, 0x25	; 37
    220a:	39 f4       	brne	.+14     	; 0x221a <vfprintf+0x58>
    220c:	23 fd       	sbrc	r18, 3
    220e:	85 91       	lpm	r24, Z+
    2210:	23 ff       	sbrs	r18, 3
    2212:	81 91       	ld	r24, Z+
    2214:	2f 01       	movw	r4, r30
    2216:	85 32       	cpi	r24, 0x25	; 37
    2218:	29 f4       	brne	.+10     	; 0x2224 <vfprintf+0x62>
    221a:	90 e0       	ldi	r25, 0x00	; 0
    221c:	b3 01       	movw	r22, r6
    221e:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <fputc>
    2222:	e7 cf       	rjmp	.-50     	; 0x21f2 <vfprintf+0x30>
    2224:	98 2f       	mov	r25, r24
    2226:	ff 24       	eor	r15, r15
    2228:	ee 24       	eor	r14, r14
    222a:	99 24       	eor	r9, r9
    222c:	ff e1       	ldi	r31, 0x1F	; 31
    222e:	ff 15       	cp	r31, r15
    2230:	d0 f0       	brcs	.+52     	; 0x2266 <vfprintf+0xa4>
    2232:	9b 32       	cpi	r25, 0x2B	; 43
    2234:	69 f0       	breq	.+26     	; 0x2250 <vfprintf+0x8e>
    2236:	9c 32       	cpi	r25, 0x2C	; 44
    2238:	28 f4       	brcc	.+10     	; 0x2244 <vfprintf+0x82>
    223a:	90 32       	cpi	r25, 0x20	; 32
    223c:	59 f0       	breq	.+22     	; 0x2254 <vfprintf+0x92>
    223e:	93 32       	cpi	r25, 0x23	; 35
    2240:	91 f4       	brne	.+36     	; 0x2266 <vfprintf+0xa4>
    2242:	0e c0       	rjmp	.+28     	; 0x2260 <vfprintf+0x9e>
    2244:	9d 32       	cpi	r25, 0x2D	; 45
    2246:	49 f0       	breq	.+18     	; 0x225a <vfprintf+0x98>
    2248:	90 33       	cpi	r25, 0x30	; 48
    224a:	69 f4       	brne	.+26     	; 0x2266 <vfprintf+0xa4>
    224c:	41 e0       	ldi	r20, 0x01	; 1
    224e:	24 c0       	rjmp	.+72     	; 0x2298 <vfprintf+0xd6>
    2250:	52 e0       	ldi	r21, 0x02	; 2
    2252:	f5 2a       	or	r15, r21
    2254:	84 e0       	ldi	r24, 0x04	; 4
    2256:	f8 2a       	or	r15, r24
    2258:	28 c0       	rjmp	.+80     	; 0x22aa <vfprintf+0xe8>
    225a:	98 e0       	ldi	r25, 0x08	; 8
    225c:	f9 2a       	or	r15, r25
    225e:	25 c0       	rjmp	.+74     	; 0x22aa <vfprintf+0xe8>
    2260:	e0 e1       	ldi	r30, 0x10	; 16
    2262:	fe 2a       	or	r15, r30
    2264:	22 c0       	rjmp	.+68     	; 0x22aa <vfprintf+0xe8>
    2266:	f7 fc       	sbrc	r15, 7
    2268:	29 c0       	rjmp	.+82     	; 0x22bc <vfprintf+0xfa>
    226a:	89 2f       	mov	r24, r25
    226c:	80 53       	subi	r24, 0x30	; 48
    226e:	8a 30       	cpi	r24, 0x0A	; 10
    2270:	70 f4       	brcc	.+28     	; 0x228e <vfprintf+0xcc>
    2272:	f6 fe       	sbrs	r15, 6
    2274:	05 c0       	rjmp	.+10     	; 0x2280 <vfprintf+0xbe>
    2276:	98 9c       	mul	r9, r8
    2278:	90 2c       	mov	r9, r0
    227a:	11 24       	eor	r1, r1
    227c:	98 0e       	add	r9, r24
    227e:	15 c0       	rjmp	.+42     	; 0x22aa <vfprintf+0xe8>
    2280:	e8 9c       	mul	r14, r8
    2282:	e0 2c       	mov	r14, r0
    2284:	11 24       	eor	r1, r1
    2286:	e8 0e       	add	r14, r24
    2288:	f0 e2       	ldi	r31, 0x20	; 32
    228a:	ff 2a       	or	r15, r31
    228c:	0e c0       	rjmp	.+28     	; 0x22aa <vfprintf+0xe8>
    228e:	9e 32       	cpi	r25, 0x2E	; 46
    2290:	29 f4       	brne	.+10     	; 0x229c <vfprintf+0xda>
    2292:	f6 fc       	sbrc	r15, 6
    2294:	6b c1       	rjmp	.+726    	; 0x256c <vfprintf+0x3aa>
    2296:	40 e4       	ldi	r20, 0x40	; 64
    2298:	f4 2a       	or	r15, r20
    229a:	07 c0       	rjmp	.+14     	; 0x22aa <vfprintf+0xe8>
    229c:	9c 36       	cpi	r25, 0x6C	; 108
    229e:	19 f4       	brne	.+6      	; 0x22a6 <vfprintf+0xe4>
    22a0:	50 e8       	ldi	r21, 0x80	; 128
    22a2:	f5 2a       	or	r15, r21
    22a4:	02 c0       	rjmp	.+4      	; 0x22aa <vfprintf+0xe8>
    22a6:	98 36       	cpi	r25, 0x68	; 104
    22a8:	49 f4       	brne	.+18     	; 0x22bc <vfprintf+0xfa>
    22aa:	f2 01       	movw	r30, r4
    22ac:	23 fd       	sbrc	r18, 3
    22ae:	95 91       	lpm	r25, Z+
    22b0:	23 ff       	sbrs	r18, 3
    22b2:	91 91       	ld	r25, Z+
    22b4:	2f 01       	movw	r4, r30
    22b6:	99 23       	and	r25, r25
    22b8:	09 f0       	breq	.+2      	; 0x22bc <vfprintf+0xfa>
    22ba:	b8 cf       	rjmp	.-144    	; 0x222c <vfprintf+0x6a>
    22bc:	89 2f       	mov	r24, r25
    22be:	85 54       	subi	r24, 0x45	; 69
    22c0:	83 30       	cpi	r24, 0x03	; 3
    22c2:	18 f0       	brcs	.+6      	; 0x22ca <vfprintf+0x108>
    22c4:	80 52       	subi	r24, 0x20	; 32
    22c6:	83 30       	cpi	r24, 0x03	; 3
    22c8:	38 f4       	brcc	.+14     	; 0x22d8 <vfprintf+0x116>
    22ca:	44 e0       	ldi	r20, 0x04	; 4
    22cc:	50 e0       	ldi	r21, 0x00	; 0
    22ce:	a4 0e       	add	r10, r20
    22d0:	b5 1e       	adc	r11, r21
    22d2:	5f e3       	ldi	r21, 0x3F	; 63
    22d4:	59 83       	std	Y+1, r21	; 0x01
    22d6:	0f c0       	rjmp	.+30     	; 0x22f6 <vfprintf+0x134>
    22d8:	93 36       	cpi	r25, 0x63	; 99
    22da:	31 f0       	breq	.+12     	; 0x22e8 <vfprintf+0x126>
    22dc:	93 37       	cpi	r25, 0x73	; 115
    22de:	79 f0       	breq	.+30     	; 0x22fe <vfprintf+0x13c>
    22e0:	93 35       	cpi	r25, 0x53	; 83
    22e2:	09 f0       	breq	.+2      	; 0x22e6 <vfprintf+0x124>
    22e4:	56 c0       	rjmp	.+172    	; 0x2392 <vfprintf+0x1d0>
    22e6:	20 c0       	rjmp	.+64     	; 0x2328 <vfprintf+0x166>
    22e8:	f5 01       	movw	r30, r10
    22ea:	80 81       	ld	r24, Z
    22ec:	89 83       	std	Y+1, r24	; 0x01
    22ee:	42 e0       	ldi	r20, 0x02	; 2
    22f0:	50 e0       	ldi	r21, 0x00	; 0
    22f2:	a4 0e       	add	r10, r20
    22f4:	b5 1e       	adc	r11, r21
    22f6:	61 01       	movw	r12, r2
    22f8:	01 e0       	ldi	r16, 0x01	; 1
    22fa:	10 e0       	ldi	r17, 0x00	; 0
    22fc:	12 c0       	rjmp	.+36     	; 0x2322 <vfprintf+0x160>
    22fe:	f5 01       	movw	r30, r10
    2300:	c0 80       	ld	r12, Z
    2302:	d1 80       	ldd	r13, Z+1	; 0x01
    2304:	f6 fc       	sbrc	r15, 6
    2306:	03 c0       	rjmp	.+6      	; 0x230e <vfprintf+0x14c>
    2308:	6f ef       	ldi	r22, 0xFF	; 255
    230a:	7f ef       	ldi	r23, 0xFF	; 255
    230c:	02 c0       	rjmp	.+4      	; 0x2312 <vfprintf+0x150>
    230e:	69 2d       	mov	r22, r9
    2310:	70 e0       	ldi	r23, 0x00	; 0
    2312:	42 e0       	ldi	r20, 0x02	; 2
    2314:	50 e0       	ldi	r21, 0x00	; 0
    2316:	a4 0e       	add	r10, r20
    2318:	b5 1e       	adc	r11, r21
    231a:	c6 01       	movw	r24, r12
    231c:	0e 94 c9 12 	call	0x2592	; 0x2592 <strnlen>
    2320:	8c 01       	movw	r16, r24
    2322:	5f e7       	ldi	r21, 0x7F	; 127
    2324:	f5 22       	and	r15, r21
    2326:	14 c0       	rjmp	.+40     	; 0x2350 <vfprintf+0x18e>
    2328:	f5 01       	movw	r30, r10
    232a:	c0 80       	ld	r12, Z
    232c:	d1 80       	ldd	r13, Z+1	; 0x01
    232e:	f6 fc       	sbrc	r15, 6
    2330:	03 c0       	rjmp	.+6      	; 0x2338 <vfprintf+0x176>
    2332:	6f ef       	ldi	r22, 0xFF	; 255
    2334:	7f ef       	ldi	r23, 0xFF	; 255
    2336:	02 c0       	rjmp	.+4      	; 0x233c <vfprintf+0x17a>
    2338:	69 2d       	mov	r22, r9
    233a:	70 e0       	ldi	r23, 0x00	; 0
    233c:	42 e0       	ldi	r20, 0x02	; 2
    233e:	50 e0       	ldi	r21, 0x00	; 0
    2340:	a4 0e       	add	r10, r20
    2342:	b5 1e       	adc	r11, r21
    2344:	c6 01       	movw	r24, r12
    2346:	0e 94 be 12 	call	0x257c	; 0x257c <strnlen_P>
    234a:	8c 01       	movw	r16, r24
    234c:	50 e8       	ldi	r21, 0x80	; 128
    234e:	f5 2a       	or	r15, r21
    2350:	f3 fe       	sbrs	r15, 3
    2352:	07 c0       	rjmp	.+14     	; 0x2362 <vfprintf+0x1a0>
    2354:	1a c0       	rjmp	.+52     	; 0x238a <vfprintf+0x1c8>
    2356:	80 e2       	ldi	r24, 0x20	; 32
    2358:	90 e0       	ldi	r25, 0x00	; 0
    235a:	b3 01       	movw	r22, r6
    235c:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <fputc>
    2360:	ea 94       	dec	r14
    2362:	8e 2d       	mov	r24, r14
    2364:	90 e0       	ldi	r25, 0x00	; 0
    2366:	08 17       	cp	r16, r24
    2368:	19 07       	cpc	r17, r25
    236a:	a8 f3       	brcs	.-22     	; 0x2356 <vfprintf+0x194>
    236c:	0e c0       	rjmp	.+28     	; 0x238a <vfprintf+0x1c8>
    236e:	f6 01       	movw	r30, r12
    2370:	f7 fc       	sbrc	r15, 7
    2372:	85 91       	lpm	r24, Z+
    2374:	f7 fe       	sbrs	r15, 7
    2376:	81 91       	ld	r24, Z+
    2378:	6f 01       	movw	r12, r30
    237a:	90 e0       	ldi	r25, 0x00	; 0
    237c:	b3 01       	movw	r22, r6
    237e:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <fputc>
    2382:	e1 10       	cpse	r14, r1
    2384:	ea 94       	dec	r14
    2386:	01 50       	subi	r16, 0x01	; 1
    2388:	10 40       	sbci	r17, 0x00	; 0
    238a:	01 15       	cp	r16, r1
    238c:	11 05       	cpc	r17, r1
    238e:	79 f7       	brne	.-34     	; 0x236e <vfprintf+0x1ac>
    2390:	ea c0       	rjmp	.+468    	; 0x2566 <vfprintf+0x3a4>
    2392:	94 36       	cpi	r25, 0x64	; 100
    2394:	11 f0       	breq	.+4      	; 0x239a <vfprintf+0x1d8>
    2396:	99 36       	cpi	r25, 0x69	; 105
    2398:	69 f5       	brne	.+90     	; 0x23f4 <vfprintf+0x232>
    239a:	f7 fe       	sbrs	r15, 7
    239c:	08 c0       	rjmp	.+16     	; 0x23ae <vfprintf+0x1ec>
    239e:	f5 01       	movw	r30, r10
    23a0:	20 81       	ld	r18, Z
    23a2:	31 81       	ldd	r19, Z+1	; 0x01
    23a4:	42 81       	ldd	r20, Z+2	; 0x02
    23a6:	53 81       	ldd	r21, Z+3	; 0x03
    23a8:	84 e0       	ldi	r24, 0x04	; 4
    23aa:	90 e0       	ldi	r25, 0x00	; 0
    23ac:	0a c0       	rjmp	.+20     	; 0x23c2 <vfprintf+0x200>
    23ae:	f5 01       	movw	r30, r10
    23b0:	80 81       	ld	r24, Z
    23b2:	91 81       	ldd	r25, Z+1	; 0x01
    23b4:	9c 01       	movw	r18, r24
    23b6:	44 27       	eor	r20, r20
    23b8:	37 fd       	sbrc	r19, 7
    23ba:	40 95       	com	r20
    23bc:	54 2f       	mov	r21, r20
    23be:	82 e0       	ldi	r24, 0x02	; 2
    23c0:	90 e0       	ldi	r25, 0x00	; 0
    23c2:	a8 0e       	add	r10, r24
    23c4:	b9 1e       	adc	r11, r25
    23c6:	9f e6       	ldi	r25, 0x6F	; 111
    23c8:	f9 22       	and	r15, r25
    23ca:	57 ff       	sbrs	r21, 7
    23cc:	09 c0       	rjmp	.+18     	; 0x23e0 <vfprintf+0x21e>
    23ce:	50 95       	com	r21
    23d0:	40 95       	com	r20
    23d2:	30 95       	com	r19
    23d4:	21 95       	neg	r18
    23d6:	3f 4f       	sbci	r19, 0xFF	; 255
    23d8:	4f 4f       	sbci	r20, 0xFF	; 255
    23da:	5f 4f       	sbci	r21, 0xFF	; 255
    23dc:	e0 e8       	ldi	r30, 0x80	; 128
    23de:	fe 2a       	or	r15, r30
    23e0:	ca 01       	movw	r24, r20
    23e2:	b9 01       	movw	r22, r18
    23e4:	a1 01       	movw	r20, r2
    23e6:	2a e0       	ldi	r18, 0x0A	; 10
    23e8:	30 e0       	ldi	r19, 0x00	; 0
    23ea:	0e 94 00 13 	call	0x2600	; 0x2600 <__ultoa_invert>
    23ee:	d8 2e       	mov	r13, r24
    23f0:	d2 18       	sub	r13, r2
    23f2:	40 c0       	rjmp	.+128    	; 0x2474 <vfprintf+0x2b2>
    23f4:	95 37       	cpi	r25, 0x75	; 117
    23f6:	29 f4       	brne	.+10     	; 0x2402 <vfprintf+0x240>
    23f8:	1f 2d       	mov	r17, r15
    23fa:	1f 7e       	andi	r17, 0xEF	; 239
    23fc:	2a e0       	ldi	r18, 0x0A	; 10
    23fe:	30 e0       	ldi	r19, 0x00	; 0
    2400:	1d c0       	rjmp	.+58     	; 0x243c <vfprintf+0x27a>
    2402:	1f 2d       	mov	r17, r15
    2404:	19 7f       	andi	r17, 0xF9	; 249
    2406:	9f 36       	cpi	r25, 0x6F	; 111
    2408:	61 f0       	breq	.+24     	; 0x2422 <vfprintf+0x260>
    240a:	90 37       	cpi	r25, 0x70	; 112
    240c:	20 f4       	brcc	.+8      	; 0x2416 <vfprintf+0x254>
    240e:	98 35       	cpi	r25, 0x58	; 88
    2410:	09 f0       	breq	.+2      	; 0x2414 <vfprintf+0x252>
    2412:	ac c0       	rjmp	.+344    	; 0x256c <vfprintf+0x3aa>
    2414:	0f c0       	rjmp	.+30     	; 0x2434 <vfprintf+0x272>
    2416:	90 37       	cpi	r25, 0x70	; 112
    2418:	39 f0       	breq	.+14     	; 0x2428 <vfprintf+0x266>
    241a:	98 37       	cpi	r25, 0x78	; 120
    241c:	09 f0       	breq	.+2      	; 0x2420 <vfprintf+0x25e>
    241e:	a6 c0       	rjmp	.+332    	; 0x256c <vfprintf+0x3aa>
    2420:	04 c0       	rjmp	.+8      	; 0x242a <vfprintf+0x268>
    2422:	28 e0       	ldi	r18, 0x08	; 8
    2424:	30 e0       	ldi	r19, 0x00	; 0
    2426:	0a c0       	rjmp	.+20     	; 0x243c <vfprintf+0x27a>
    2428:	10 61       	ori	r17, 0x10	; 16
    242a:	14 fd       	sbrc	r17, 4
    242c:	14 60       	ori	r17, 0x04	; 4
    242e:	20 e1       	ldi	r18, 0x10	; 16
    2430:	30 e0       	ldi	r19, 0x00	; 0
    2432:	04 c0       	rjmp	.+8      	; 0x243c <vfprintf+0x27a>
    2434:	14 fd       	sbrc	r17, 4
    2436:	16 60       	ori	r17, 0x06	; 6
    2438:	20 e1       	ldi	r18, 0x10	; 16
    243a:	32 e0       	ldi	r19, 0x02	; 2
    243c:	17 ff       	sbrs	r17, 7
    243e:	08 c0       	rjmp	.+16     	; 0x2450 <vfprintf+0x28e>
    2440:	f5 01       	movw	r30, r10
    2442:	60 81       	ld	r22, Z
    2444:	71 81       	ldd	r23, Z+1	; 0x01
    2446:	82 81       	ldd	r24, Z+2	; 0x02
    2448:	93 81       	ldd	r25, Z+3	; 0x03
    244a:	44 e0       	ldi	r20, 0x04	; 4
    244c:	50 e0       	ldi	r21, 0x00	; 0
    244e:	08 c0       	rjmp	.+16     	; 0x2460 <vfprintf+0x29e>
    2450:	f5 01       	movw	r30, r10
    2452:	80 81       	ld	r24, Z
    2454:	91 81       	ldd	r25, Z+1	; 0x01
    2456:	bc 01       	movw	r22, r24
    2458:	80 e0       	ldi	r24, 0x00	; 0
    245a:	90 e0       	ldi	r25, 0x00	; 0
    245c:	42 e0       	ldi	r20, 0x02	; 2
    245e:	50 e0       	ldi	r21, 0x00	; 0
    2460:	a4 0e       	add	r10, r20
    2462:	b5 1e       	adc	r11, r21
    2464:	a1 01       	movw	r20, r2
    2466:	0e 94 00 13 	call	0x2600	; 0x2600 <__ultoa_invert>
    246a:	d8 2e       	mov	r13, r24
    246c:	d2 18       	sub	r13, r2
    246e:	8f e7       	ldi	r24, 0x7F	; 127
    2470:	f8 2e       	mov	r15, r24
    2472:	f1 22       	and	r15, r17
    2474:	f6 fe       	sbrs	r15, 6
    2476:	0b c0       	rjmp	.+22     	; 0x248e <vfprintf+0x2cc>
    2478:	5e ef       	ldi	r21, 0xFE	; 254
    247a:	f5 22       	and	r15, r21
    247c:	d9 14       	cp	r13, r9
    247e:	38 f4       	brcc	.+14     	; 0x248e <vfprintf+0x2cc>
    2480:	f4 fe       	sbrs	r15, 4
    2482:	07 c0       	rjmp	.+14     	; 0x2492 <vfprintf+0x2d0>
    2484:	f2 fc       	sbrc	r15, 2
    2486:	05 c0       	rjmp	.+10     	; 0x2492 <vfprintf+0x2d0>
    2488:	8f ee       	ldi	r24, 0xEF	; 239
    248a:	f8 22       	and	r15, r24
    248c:	02 c0       	rjmp	.+4      	; 0x2492 <vfprintf+0x2d0>
    248e:	1d 2d       	mov	r17, r13
    2490:	01 c0       	rjmp	.+2      	; 0x2494 <vfprintf+0x2d2>
    2492:	19 2d       	mov	r17, r9
    2494:	f4 fe       	sbrs	r15, 4
    2496:	0d c0       	rjmp	.+26     	; 0x24b2 <vfprintf+0x2f0>
    2498:	fe 01       	movw	r30, r28
    249a:	ed 0d       	add	r30, r13
    249c:	f1 1d       	adc	r31, r1
    249e:	80 81       	ld	r24, Z
    24a0:	80 33       	cpi	r24, 0x30	; 48
    24a2:	19 f4       	brne	.+6      	; 0x24aa <vfprintf+0x2e8>
    24a4:	99 ee       	ldi	r25, 0xE9	; 233
    24a6:	f9 22       	and	r15, r25
    24a8:	08 c0       	rjmp	.+16     	; 0x24ba <vfprintf+0x2f8>
    24aa:	1f 5f       	subi	r17, 0xFF	; 255
    24ac:	f2 fe       	sbrs	r15, 2
    24ae:	05 c0       	rjmp	.+10     	; 0x24ba <vfprintf+0x2f8>
    24b0:	03 c0       	rjmp	.+6      	; 0x24b8 <vfprintf+0x2f6>
    24b2:	8f 2d       	mov	r24, r15
    24b4:	86 78       	andi	r24, 0x86	; 134
    24b6:	09 f0       	breq	.+2      	; 0x24ba <vfprintf+0x2f8>
    24b8:	1f 5f       	subi	r17, 0xFF	; 255
    24ba:	0f 2d       	mov	r16, r15
    24bc:	f3 fc       	sbrc	r15, 3
    24be:	14 c0       	rjmp	.+40     	; 0x24e8 <vfprintf+0x326>
    24c0:	f0 fe       	sbrs	r15, 0
    24c2:	0f c0       	rjmp	.+30     	; 0x24e2 <vfprintf+0x320>
    24c4:	1e 15       	cp	r17, r14
    24c6:	10 f0       	brcs	.+4      	; 0x24cc <vfprintf+0x30a>
    24c8:	9d 2c       	mov	r9, r13
    24ca:	0b c0       	rjmp	.+22     	; 0x24e2 <vfprintf+0x320>
    24cc:	9d 2c       	mov	r9, r13
    24ce:	9e 0c       	add	r9, r14
    24d0:	91 1a       	sub	r9, r17
    24d2:	1e 2d       	mov	r17, r14
    24d4:	06 c0       	rjmp	.+12     	; 0x24e2 <vfprintf+0x320>
    24d6:	80 e2       	ldi	r24, 0x20	; 32
    24d8:	90 e0       	ldi	r25, 0x00	; 0
    24da:	b3 01       	movw	r22, r6
    24dc:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <fputc>
    24e0:	1f 5f       	subi	r17, 0xFF	; 255
    24e2:	1e 15       	cp	r17, r14
    24e4:	c0 f3       	brcs	.-16     	; 0x24d6 <vfprintf+0x314>
    24e6:	04 c0       	rjmp	.+8      	; 0x24f0 <vfprintf+0x32e>
    24e8:	1e 15       	cp	r17, r14
    24ea:	10 f4       	brcc	.+4      	; 0x24f0 <vfprintf+0x32e>
    24ec:	e1 1a       	sub	r14, r17
    24ee:	01 c0       	rjmp	.+2      	; 0x24f2 <vfprintf+0x330>
    24f0:	ee 24       	eor	r14, r14
    24f2:	04 ff       	sbrs	r16, 4
    24f4:	0f c0       	rjmp	.+30     	; 0x2514 <vfprintf+0x352>
    24f6:	80 e3       	ldi	r24, 0x30	; 48
    24f8:	90 e0       	ldi	r25, 0x00	; 0
    24fa:	b3 01       	movw	r22, r6
    24fc:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <fputc>
    2500:	02 ff       	sbrs	r16, 2
    2502:	1d c0       	rjmp	.+58     	; 0x253e <vfprintf+0x37c>
    2504:	01 fd       	sbrc	r16, 1
    2506:	03 c0       	rjmp	.+6      	; 0x250e <vfprintf+0x34c>
    2508:	88 e7       	ldi	r24, 0x78	; 120
    250a:	90 e0       	ldi	r25, 0x00	; 0
    250c:	0e c0       	rjmp	.+28     	; 0x252a <vfprintf+0x368>
    250e:	88 e5       	ldi	r24, 0x58	; 88
    2510:	90 e0       	ldi	r25, 0x00	; 0
    2512:	0b c0       	rjmp	.+22     	; 0x252a <vfprintf+0x368>
    2514:	80 2f       	mov	r24, r16
    2516:	86 78       	andi	r24, 0x86	; 134
    2518:	91 f0       	breq	.+36     	; 0x253e <vfprintf+0x37c>
    251a:	01 ff       	sbrs	r16, 1
    251c:	02 c0       	rjmp	.+4      	; 0x2522 <vfprintf+0x360>
    251e:	8b e2       	ldi	r24, 0x2B	; 43
    2520:	01 c0       	rjmp	.+2      	; 0x2524 <vfprintf+0x362>
    2522:	80 e2       	ldi	r24, 0x20	; 32
    2524:	f7 fc       	sbrc	r15, 7
    2526:	8d e2       	ldi	r24, 0x2D	; 45
    2528:	90 e0       	ldi	r25, 0x00	; 0
    252a:	b3 01       	movw	r22, r6
    252c:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <fputc>
    2530:	06 c0       	rjmp	.+12     	; 0x253e <vfprintf+0x37c>
    2532:	80 e3       	ldi	r24, 0x30	; 48
    2534:	90 e0       	ldi	r25, 0x00	; 0
    2536:	b3 01       	movw	r22, r6
    2538:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <fputc>
    253c:	9a 94       	dec	r9
    253e:	d9 14       	cp	r13, r9
    2540:	c0 f3       	brcs	.-16     	; 0x2532 <vfprintf+0x370>
    2542:	da 94       	dec	r13
    2544:	f1 01       	movw	r30, r2
    2546:	ed 0d       	add	r30, r13
    2548:	f1 1d       	adc	r31, r1
    254a:	80 81       	ld	r24, Z
    254c:	90 e0       	ldi	r25, 0x00	; 0
    254e:	b3 01       	movw	r22, r6
    2550:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <fputc>
    2554:	dd 20       	and	r13, r13
    2556:	a9 f7       	brne	.-22     	; 0x2542 <vfprintf+0x380>
    2558:	06 c0       	rjmp	.+12     	; 0x2566 <vfprintf+0x3a4>
    255a:	80 e2       	ldi	r24, 0x20	; 32
    255c:	90 e0       	ldi	r25, 0x00	; 0
    255e:	b3 01       	movw	r22, r6
    2560:	0e 94 d4 12 	call	0x25a8	; 0x25a8 <fputc>
    2564:	ea 94       	dec	r14
    2566:	ee 20       	and	r14, r14
    2568:	c1 f7       	brne	.-16     	; 0x255a <vfprintf+0x398>
    256a:	43 ce       	rjmp	.-890    	; 0x21f2 <vfprintf+0x30>
    256c:	f3 01       	movw	r30, r6
    256e:	66 81       	ldd	r22, Z+6	; 0x06
    2570:	77 81       	ldd	r23, Z+7	; 0x07
    2572:	cb 01       	movw	r24, r22
    2574:	2b 96       	adiw	r28, 0x0b	; 11
    2576:	e2 e1       	ldi	r30, 0x12	; 18
    2578:	0c 94 7a 13 	jmp	0x26f4	; 0x26f4 <__epilogue_restores__>

0000257c <strnlen_P>:
    257c:	fc 01       	movw	r30, r24
    257e:	05 90       	lpm	r0, Z+
    2580:	61 50       	subi	r22, 0x01	; 1
    2582:	70 40       	sbci	r23, 0x00	; 0
    2584:	01 10       	cpse	r0, r1
    2586:	d8 f7       	brcc	.-10     	; 0x257e <strnlen_P+0x2>
    2588:	80 95       	com	r24
    258a:	90 95       	com	r25
    258c:	8e 0f       	add	r24, r30
    258e:	9f 1f       	adc	r25, r31
    2590:	08 95       	ret

00002592 <strnlen>:
    2592:	fc 01       	movw	r30, r24
    2594:	61 50       	subi	r22, 0x01	; 1
    2596:	70 40       	sbci	r23, 0x00	; 0
    2598:	01 90       	ld	r0, Z+
    259a:	01 10       	cpse	r0, r1
    259c:	d8 f7       	brcc	.-10     	; 0x2594 <strnlen+0x2>
    259e:	80 95       	com	r24
    25a0:	90 95       	com	r25
    25a2:	8e 0f       	add	r24, r30
    25a4:	9f 1f       	adc	r25, r31
    25a6:	08 95       	ret

000025a8 <fputc>:
    25a8:	0f 93       	push	r16
    25aa:	1f 93       	push	r17
    25ac:	cf 93       	push	r28
    25ae:	df 93       	push	r29
    25b0:	8c 01       	movw	r16, r24
    25b2:	eb 01       	movw	r28, r22
    25b4:	8b 81       	ldd	r24, Y+3	; 0x03
    25b6:	81 ff       	sbrs	r24, 1
    25b8:	1b c0       	rjmp	.+54     	; 0x25f0 <fputc+0x48>
    25ba:	82 ff       	sbrs	r24, 2
    25bc:	0d c0       	rjmp	.+26     	; 0x25d8 <fputc+0x30>
    25be:	2e 81       	ldd	r18, Y+6	; 0x06
    25c0:	3f 81       	ldd	r19, Y+7	; 0x07
    25c2:	8c 81       	ldd	r24, Y+4	; 0x04
    25c4:	9d 81       	ldd	r25, Y+5	; 0x05
    25c6:	28 17       	cp	r18, r24
    25c8:	39 07       	cpc	r19, r25
    25ca:	64 f4       	brge	.+24     	; 0x25e4 <fputc+0x3c>
    25cc:	e8 81       	ld	r30, Y
    25ce:	f9 81       	ldd	r31, Y+1	; 0x01
    25d0:	01 93       	st	Z+, r16
    25d2:	f9 83       	std	Y+1, r31	; 0x01
    25d4:	e8 83       	st	Y, r30
    25d6:	06 c0       	rjmp	.+12     	; 0x25e4 <fputc+0x3c>
    25d8:	e8 85       	ldd	r30, Y+8	; 0x08
    25da:	f9 85       	ldd	r31, Y+9	; 0x09
    25dc:	80 2f       	mov	r24, r16
    25de:	09 95       	icall
    25e0:	89 2b       	or	r24, r25
    25e2:	31 f4       	brne	.+12     	; 0x25f0 <fputc+0x48>
    25e4:	8e 81       	ldd	r24, Y+6	; 0x06
    25e6:	9f 81       	ldd	r25, Y+7	; 0x07
    25e8:	01 96       	adiw	r24, 0x01	; 1
    25ea:	9f 83       	std	Y+7, r25	; 0x07
    25ec:	8e 83       	std	Y+6, r24	; 0x06
    25ee:	02 c0       	rjmp	.+4      	; 0x25f4 <fputc+0x4c>
    25f0:	0f ef       	ldi	r16, 0xFF	; 255
    25f2:	1f ef       	ldi	r17, 0xFF	; 255
    25f4:	c8 01       	movw	r24, r16
    25f6:	df 91       	pop	r29
    25f8:	cf 91       	pop	r28
    25fa:	1f 91       	pop	r17
    25fc:	0f 91       	pop	r16
    25fe:	08 95       	ret

00002600 <__ultoa_invert>:
    2600:	fa 01       	movw	r30, r20
    2602:	aa 27       	eor	r26, r26
    2604:	28 30       	cpi	r18, 0x08	; 8
    2606:	51 f1       	breq	.+84     	; 0x265c <__ultoa_invert+0x5c>
    2608:	20 31       	cpi	r18, 0x10	; 16
    260a:	81 f1       	breq	.+96     	; 0x266c <__ultoa_invert+0x6c>
    260c:	e8 94       	clt
    260e:	6f 93       	push	r22
    2610:	6e 7f       	andi	r22, 0xFE	; 254
    2612:	6e 5f       	subi	r22, 0xFE	; 254
    2614:	7f 4f       	sbci	r23, 0xFF	; 255
    2616:	8f 4f       	sbci	r24, 0xFF	; 255
    2618:	9f 4f       	sbci	r25, 0xFF	; 255
    261a:	af 4f       	sbci	r26, 0xFF	; 255
    261c:	b1 e0       	ldi	r27, 0x01	; 1
    261e:	3e d0       	rcall	.+124    	; 0x269c <__ultoa_invert+0x9c>
    2620:	b4 e0       	ldi	r27, 0x04	; 4
    2622:	3c d0       	rcall	.+120    	; 0x269c <__ultoa_invert+0x9c>
    2624:	67 0f       	add	r22, r23
    2626:	78 1f       	adc	r23, r24
    2628:	89 1f       	adc	r24, r25
    262a:	9a 1f       	adc	r25, r26
    262c:	a1 1d       	adc	r26, r1
    262e:	68 0f       	add	r22, r24
    2630:	79 1f       	adc	r23, r25
    2632:	8a 1f       	adc	r24, r26
    2634:	91 1d       	adc	r25, r1
    2636:	a1 1d       	adc	r26, r1
    2638:	6a 0f       	add	r22, r26
    263a:	71 1d       	adc	r23, r1
    263c:	81 1d       	adc	r24, r1
    263e:	91 1d       	adc	r25, r1
    2640:	a1 1d       	adc	r26, r1
    2642:	20 d0       	rcall	.+64     	; 0x2684 <__ultoa_invert+0x84>
    2644:	09 f4       	brne	.+2      	; 0x2648 <__ultoa_invert+0x48>
    2646:	68 94       	set
    2648:	3f 91       	pop	r19
    264a:	2a e0       	ldi	r18, 0x0A	; 10
    264c:	26 9f       	mul	r18, r22
    264e:	11 24       	eor	r1, r1
    2650:	30 19       	sub	r19, r0
    2652:	30 5d       	subi	r19, 0xD0	; 208
    2654:	31 93       	st	Z+, r19
    2656:	de f6       	brtc	.-74     	; 0x260e <__ultoa_invert+0xe>
    2658:	cf 01       	movw	r24, r30
    265a:	08 95       	ret
    265c:	46 2f       	mov	r20, r22
    265e:	47 70       	andi	r20, 0x07	; 7
    2660:	40 5d       	subi	r20, 0xD0	; 208
    2662:	41 93       	st	Z+, r20
    2664:	b3 e0       	ldi	r27, 0x03	; 3
    2666:	0f d0       	rcall	.+30     	; 0x2686 <__ultoa_invert+0x86>
    2668:	c9 f7       	brne	.-14     	; 0x265c <__ultoa_invert+0x5c>
    266a:	f6 cf       	rjmp	.-20     	; 0x2658 <__ultoa_invert+0x58>
    266c:	46 2f       	mov	r20, r22
    266e:	4f 70       	andi	r20, 0x0F	; 15
    2670:	40 5d       	subi	r20, 0xD0	; 208
    2672:	4a 33       	cpi	r20, 0x3A	; 58
    2674:	18 f0       	brcs	.+6      	; 0x267c <__ultoa_invert+0x7c>
    2676:	49 5d       	subi	r20, 0xD9	; 217
    2678:	31 fd       	sbrc	r19, 1
    267a:	40 52       	subi	r20, 0x20	; 32
    267c:	41 93       	st	Z+, r20
    267e:	02 d0       	rcall	.+4      	; 0x2684 <__ultoa_invert+0x84>
    2680:	a9 f7       	brne	.-22     	; 0x266c <__ultoa_invert+0x6c>
    2682:	ea cf       	rjmp	.-44     	; 0x2658 <__ultoa_invert+0x58>
    2684:	b4 e0       	ldi	r27, 0x04	; 4
    2686:	a6 95       	lsr	r26
    2688:	97 95       	ror	r25
    268a:	87 95       	ror	r24
    268c:	77 95       	ror	r23
    268e:	67 95       	ror	r22
    2690:	ba 95       	dec	r27
    2692:	c9 f7       	brne	.-14     	; 0x2686 <__ultoa_invert+0x86>
    2694:	00 97       	sbiw	r24, 0x00	; 0
    2696:	61 05       	cpc	r22, r1
    2698:	71 05       	cpc	r23, r1
    269a:	08 95       	ret
    269c:	9b 01       	movw	r18, r22
    269e:	ac 01       	movw	r20, r24
    26a0:	0a 2e       	mov	r0, r26
    26a2:	06 94       	lsr	r0
    26a4:	57 95       	ror	r21
    26a6:	47 95       	ror	r20
    26a8:	37 95       	ror	r19
    26aa:	27 95       	ror	r18
    26ac:	ba 95       	dec	r27
    26ae:	c9 f7       	brne	.-14     	; 0x26a2 <__ultoa_invert+0xa2>
    26b0:	62 0f       	add	r22, r18
    26b2:	73 1f       	adc	r23, r19
    26b4:	84 1f       	adc	r24, r20
    26b6:	95 1f       	adc	r25, r21
    26b8:	a0 1d       	adc	r26, r0
    26ba:	08 95       	ret

000026bc <__prologue_saves__>:
    26bc:	2f 92       	push	r2
    26be:	3f 92       	push	r3
    26c0:	4f 92       	push	r4
    26c2:	5f 92       	push	r5
    26c4:	6f 92       	push	r6
    26c6:	7f 92       	push	r7
    26c8:	8f 92       	push	r8
    26ca:	9f 92       	push	r9
    26cc:	af 92       	push	r10
    26ce:	bf 92       	push	r11
    26d0:	cf 92       	push	r12
    26d2:	df 92       	push	r13
    26d4:	ef 92       	push	r14
    26d6:	ff 92       	push	r15
    26d8:	0f 93       	push	r16
    26da:	1f 93       	push	r17
    26dc:	cf 93       	push	r28
    26de:	df 93       	push	r29
    26e0:	cd b7       	in	r28, 0x3d	; 61
    26e2:	de b7       	in	r29, 0x3e	; 62
    26e4:	ca 1b       	sub	r28, r26
    26e6:	db 0b       	sbc	r29, r27
    26e8:	0f b6       	in	r0, 0x3f	; 63
    26ea:	f8 94       	cli
    26ec:	de bf       	out	0x3e, r29	; 62
    26ee:	0f be       	out	0x3f, r0	; 63
    26f0:	cd bf       	out	0x3d, r28	; 61
    26f2:	09 94       	ijmp

000026f4 <__epilogue_restores__>:
    26f4:	2a 88       	ldd	r2, Y+18	; 0x12
    26f6:	39 88       	ldd	r3, Y+17	; 0x11
    26f8:	48 88       	ldd	r4, Y+16	; 0x10
    26fa:	5f 84       	ldd	r5, Y+15	; 0x0f
    26fc:	6e 84       	ldd	r6, Y+14	; 0x0e
    26fe:	7d 84       	ldd	r7, Y+13	; 0x0d
    2700:	8c 84       	ldd	r8, Y+12	; 0x0c
    2702:	9b 84       	ldd	r9, Y+11	; 0x0b
    2704:	aa 84       	ldd	r10, Y+10	; 0x0a
    2706:	b9 84       	ldd	r11, Y+9	; 0x09
    2708:	c8 84       	ldd	r12, Y+8	; 0x08
    270a:	df 80       	ldd	r13, Y+7	; 0x07
    270c:	ee 80       	ldd	r14, Y+6	; 0x06
    270e:	fd 80       	ldd	r15, Y+5	; 0x05
    2710:	0c 81       	ldd	r16, Y+4	; 0x04
    2712:	1b 81       	ldd	r17, Y+3	; 0x03
    2714:	aa 81       	ldd	r26, Y+2	; 0x02
    2716:	b9 81       	ldd	r27, Y+1	; 0x01
    2718:	ce 0f       	add	r28, r30
    271a:	d1 1d       	adc	r29, r1
    271c:	0f b6       	in	r0, 0x3f	; 63
    271e:	f8 94       	cli
    2720:	de bf       	out	0x3e, r29	; 62
    2722:	0f be       	out	0x3f, r0	; 63
    2724:	cd bf       	out	0x3d, r28	; 61
    2726:	ed 01       	movw	r28, r26
    2728:	08 95       	ret

0000272a <_exit>:
    272a:	f8 94       	cli

0000272c <__stop_program>:
    272c:	ff cf       	rjmp	.-2      	; 0x272c <__stop_program>
