<stg><name>doHist_Pipeline_VITIS_LOOP_12_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idxHist = alloca i32 1

]]></Node>
<StgValue><ssdm name="idxHist"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %histo, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i9 0, i9 %idxHist

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0 %idxHist_1 = load i9 %idxHist

]]></Node>
<StgValue><ssdm name="idxHist_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %icmp_ln12 = icmp_eq  i9 %idxHist_1, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %add_ln12 = add i9 %idxHist_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln12 = br i1 %icmp_ln12, void %.split2, void %.preheader.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="9">
<![CDATA[
.split2:0 %zext_ln12 = zext i9 %idxHist_1

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:1 %specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln12"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:2 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:3 %histo_addr = getelementptr i32 %histo, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="histo_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split2:4 %store_ln15 = store i32 0, i8 %histo_addr

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split2:5 %store_ln12 = store i9 %add_ln12, i9 %idxHist

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
.split2:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0">
<![CDATA[
.preheader.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="27" name="histo" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="histo"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="29" from="StgValue_28" to="idxHist" fromId="28" toId="4">
</dataflow>
<dataflow id="31" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="30" toId="5">
</dataflow>
<dataflow id="32" from="histo" to="specinterface_ln0" fromId="27" toId="5">
</dataflow>
<dataflow id="34" from="empty_2" to="specinterface_ln0" fromId="33" toId="5">
</dataflow>
<dataflow id="36" from="StgValue_35" to="specinterface_ln0" fromId="35" toId="5">
</dataflow>
<dataflow id="37" from="StgValue_35" to="specinterface_ln0" fromId="35" toId="5">
</dataflow>
<dataflow id="39" from="empty_1" to="specinterface_ln0" fromId="38" toId="5">
</dataflow>
<dataflow id="41" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="5">
</dataflow>
<dataflow id="42" from="StgValue_35" to="specinterface_ln0" fromId="35" toId="5">
</dataflow>
<dataflow id="43" from="empty_1" to="specinterface_ln0" fromId="38" toId="5">
</dataflow>
<dataflow id="44" from="empty_1" to="specinterface_ln0" fromId="38" toId="5">
</dataflow>
<dataflow id="45" from="empty_1" to="specinterface_ln0" fromId="38" toId="5">
</dataflow>
<dataflow id="46" from="StgValue_35" to="specinterface_ln0" fromId="35" toId="5">
</dataflow>
<dataflow id="47" from="StgValue_35" to="specinterface_ln0" fromId="35" toId="5">
</dataflow>
<dataflow id="48" from="StgValue_35" to="specinterface_ln0" fromId="35" toId="5">
</dataflow>
<dataflow id="49" from="StgValue_35" to="specinterface_ln0" fromId="35" toId="5">
</dataflow>
<dataflow id="50" from="empty_1" to="specinterface_ln0" fromId="38" toId="5">
</dataflow>
<dataflow id="51" from="empty_1" to="specinterface_ln0" fromId="38" toId="5">
</dataflow>
<dataflow id="53" from="StgValue_52" to="store_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="54" from="idxHist" to="store_ln0" fromId="4" toId="6">
</dataflow>
<dataflow id="55" from="idxHist" to="idxHist_1" fromId="4" toId="8">
</dataflow>
<dataflow id="56" from="idxHist_1" to="icmp_ln12" fromId="8" toId="9">
</dataflow>
<dataflow id="58" from="StgValue_57" to="icmp_ln12" fromId="57" toId="9">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="59" toId="10">
</dataflow>
<dataflow id="62" from="StgValue_61" to="empty" fromId="61" toId="10">
</dataflow>
<dataflow id="63" from="StgValue_61" to="empty" fromId="61" toId="10">
</dataflow>
<dataflow id="64" from="StgValue_61" to="empty" fromId="61" toId="10">
</dataflow>
<dataflow id="65" from="idxHist_1" to="add_ln12" fromId="8" toId="11">
</dataflow>
<dataflow id="67" from="StgValue_66" to="add_ln12" fromId="66" toId="11">
</dataflow>
<dataflow id="68" from="icmp_ln12" to="br_ln12" fromId="9" toId="12">
</dataflow>
<dataflow id="69" from="idxHist_1" to="zext_ln12" fromId="8" toId="13">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecPipeline" to="specpipeline_ln12" fromId="70" toId="14">
</dataflow>
<dataflow id="72" from="StgValue_40" to="specpipeline_ln12" fromId="40" toId="14">
</dataflow>
<dataflow id="73" from="StgValue_35" to="specpipeline_ln12" fromId="35" toId="14">
</dataflow>
<dataflow id="74" from="StgValue_35" to="specpipeline_ln12" fromId="35" toId="14">
</dataflow>
<dataflow id="75" from="StgValue_35" to="specpipeline_ln12" fromId="35" toId="14">
</dataflow>
<dataflow id="76" from="empty_1" to="specpipeline_ln12" fromId="38" toId="14">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecLoopName" to="specloopname_ln12" fromId="77" toId="15">
</dataflow>
<dataflow id="80" from="empty_7" to="specloopname_ln12" fromId="79" toId="15">
</dataflow>
<dataflow id="81" from="histo" to="histo_addr" fromId="27" toId="16">
</dataflow>
<dataflow id="83" from="StgValue_82" to="histo_addr" fromId="82" toId="16">
</dataflow>
<dataflow id="84" from="zext_ln12" to="histo_addr" fromId="13" toId="16">
</dataflow>
<dataflow id="85" from="StgValue_35" to="store_ln15" fromId="35" toId="17">
</dataflow>
<dataflow id="86" from="histo_addr" to="store_ln15" fromId="16" toId="17">
</dataflow>
<dataflow id="87" from="add_ln12" to="store_ln12" fromId="11" toId="18">
</dataflow>
<dataflow id="88" from="idxHist" to="store_ln12" fromId="4" toId="18">
</dataflow>
<dataflow id="89" from="icmp_ln12" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
