// Seed: 3244531875
module module_0 (
    input tri0 id_0
);
  tri1 id_2, id_3, id_4, id_5, id_6, id_7;
  assign id_4 = (1);
  wire id_8;
  parameter id_9 = 1;
  assign module_1._id_11 = 0;
  assign id_7 = 1;
  parameter id_10 = 1;
  assign id_3 = {id_4 - id_10, id_2, id_5} & id_7 ^ -1'd0;
endmodule
module module_1 #(
    parameter id_11 = 32'd1,
    parameter id_18 = 32'd2,
    parameter id_30 = 32'd60,
    parameter id_6  = 32'd63
) (
    input wor id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri0 id_3,
    output tri0 id_4,
    input uwire id_5,
    input wand _id_6,
    input tri1 id_7,
    output tri1 id_8,
    input tri id_9,
    output wand id_10,
    input uwire _id_11,
    input wire id_12,
    input supply1 id_13,
    output supply0 id_14
);
  uwire id_16;
  logic id_17;
  logic _id_18 = id_16, id_19, id_20, id_21;
  wire [-1 : id_6] id_22;
  assign id_16 = 1;
  wire id_23;
  assign id_19 = -1;
  wire id_24;
  wire id_25;
  logic [id_18 : 1] id_26;
  reg id_27, id_28, id_29, _id_30;
  localparam id_31 = "";
  wire [1 : id_30] id_32;
  wire id_33;
  logic [-1 'h0 : 1] id_34 = -1;
  logic id_35;
  ;
  and primCall (
      id_2,
      id_3,
      id_27,
      id_24,
      id_32,
      id_9,
      id_1,
      id_29,
      id_28,
      id_12,
      id_20,
      id_35,
      id_17,
      id_33,
      id_26,
      id_23,
      id_34,
      id_22,
      id_31,
      id_19,
      id_7
  );
  wire id_36;
  module_0 modCall_1 (id_5);
  always_ff id_28 <= id_9;
  assign id_35[id_11] = -1;
endmodule
