{
    "Error Size": 2,
    "Error Specification": [
        {
            "Error Type": "DID",
            "Original Code": "#pragma HLS RESOURCE variable=fir2dim_input core=RAM_1P_BRAM",
            "Faulty Code": "#pragma HLS array_partition variable=fir2dim_input dim=3 type=complete"
        },
        {
            "Error Type": "RAMB",
            "Original Code": "#pragma HLS INTERFACE bram port=fir2dim_input",
            "Faulty Code": "#pragma HLS INTERFACE m_axi port=fir2dim_input depth=SIZE"
        }
    ]
}