INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Cctrl/Cctrl.srcs/sources_1/new/cpu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vteacher/Cctrl/Cctrl.srcs/sim_1/new/tb_cpu_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_ctrl
