(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "top")
(DATE "123")
(VENDOR "ProASIC3")
(PROGRAM "Synplify")
(VERSION "mapact, Build 2172R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "top")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_26/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_26/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_26/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_26/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_26/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_26/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_26/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_26/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n11_s/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n11_s/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n11/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_26/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_26/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10_s/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10_s/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n11/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_4/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNI5VQKC2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNI5VQKC2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/C  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_28/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_28/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  r_m2_0_a2_0/B  r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI6LTPDI\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI6LTPDI\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_36/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_36/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_41/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_41/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4GLF\[11\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4GLF\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_23/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_23/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_11/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_11/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_17/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_17/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[1\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_24/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_24/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[2\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/B  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I70_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I70_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_2/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_6_2_0_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_6_2_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/A  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I72_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I72_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[2\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/B  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_12/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_12/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I24_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I24_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNI5VQKC2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNI5VQKC2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_fifo_re/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_13/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_13/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/A  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_27/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_27/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_78/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_78/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_19/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_19/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_2/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_19/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_19/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_77/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_77/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_79/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_79/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n11/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_4/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m2/B  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m3/A  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m2/B  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m3/A  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[1\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/S  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_3/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_7/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_7/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_40/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_40/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_0_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_0_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_0_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_0_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I20_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I20_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I44_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I44_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I72_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I72_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_6_2_0_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_6_2_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_40/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_40/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_4_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_4_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_4/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_40/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_40/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_1_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_1_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/C  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_25/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_25/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_80/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_80/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDM9Q5\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDM9Q5\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_81/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_2/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_17/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_17/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI6LTPDI\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI6LTPDI\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4GLF\[11\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4GLF\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4GLF\[11\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4GLF\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_15/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_15/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_e_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/S  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4GLF\[11\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4GLF\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBINT2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBINT2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_13/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_13/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_15/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_15/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/B  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_49/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_49/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1_0/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I93_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I93_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_15/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_15/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I72_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I72_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4GLF\[11\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4GLF\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_4/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_4/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/A  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_58/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_58/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_47/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_47/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I70_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I70_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I20_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I20_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4GLF\[11\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4GLF\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/B  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0_0/C  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e/A  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/A  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[1\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2_0/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/C  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I24_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I24_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I44_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I44_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_7/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I3_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I3_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBINT2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBINT2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_4/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[2\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5_0/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e/A  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/A  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/S  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  r_m2_0_a2_0/A  r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI6LTPDI\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI6LTPDI\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I20_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I20_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNITI421\[11\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNITI421\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/C  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_a0_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_24/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_24/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_77/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_77/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_79/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_79/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2_0/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/C  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_a3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I72_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I72_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/C  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_2/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_4/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_19/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_19/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I48_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I48_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_un1_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2_1/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/C  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_a1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_a1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/C  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_15/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_15/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_14/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_14/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_19/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_19/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I20_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I20_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I44_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I44_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e/A  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/A  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_8/A  MEM_COMMAND_CONTROLLER/fifo_/INV_8/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_12/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_12/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I1_P0N_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I1_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_8/A  MEM_COMMAND_CONTROLLER/fifo_/INV_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_44/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_44/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_8/A  MEM_COMMAND_CONTROLLER/fifo_/INV_8/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_46/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_46/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_23/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_23/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIA3K32\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIA3K32\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_5/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_5/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_7/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_7/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m24/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2_1/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/C  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS_0\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I20_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I20_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNITF4E1\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNITF4E1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_6/A  MEM_COMMAND_CONTROLLER/fifo_/INV_6/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIA3K32\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIA3K32\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_20/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_20/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_80/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_80/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIA3K32\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIA3K32\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_20/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_20/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_4/A  MEM_COMMAND_CONTROLLER/fifo_/INV_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_6_2_0_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_6_2_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_6/A  MEM_COMMAND_CONTROLLER/fifo_/INV_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_76/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_76/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I1_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I1_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_6_2_0_1/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_6_2_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/A  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I3_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I3_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4GLF\[11\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4GLF\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I15_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I15_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_un1_Y_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_un1_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_48/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_48/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[1\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/C  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I19_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I39_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/A  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1_0/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_30/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_30/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_21/A  MEM_COMMAND_CONTROLLER/fifo_/INV_21/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_7_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_7/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/A  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_21/A  MEM_COMMAND_CONTROLLER/fifo_/INV_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_54/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_54/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_41/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_41/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I28_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I28_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I48_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I48_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_67/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_67/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_61/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_61/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_a0_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_a0_1/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIC8S6\[10\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIC8S6\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I28_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I28_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I48_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I48_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_53/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_1_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_2_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_1/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_1/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_18/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_18/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I45_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_30/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_30/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_22/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_22/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_11/A  MEM_COMMAND_CONTROLLER/fifo_/INV_11/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I59_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a4_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/S  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/B  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_6_2_0_1/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_6_2_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/A  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I15_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I15_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I24_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I24_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_a0_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_a0_1/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIC8S6\[10\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIC8S6\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_95/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_95/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_46/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_46/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_7/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_63/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_63/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_46/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_46/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_o3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_o3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I28_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I28_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_31/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_31/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_o3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_o3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_17/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_17/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_78/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_78/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_17/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_17/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I28_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I28_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0_2/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_14/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_14/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_46/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_46/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_14/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_14/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_94/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_94/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIU1AC\[12\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIU1AC\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0_0/C  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_G0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_G0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_13/A  MEM_COMMAND_CONTROLLER/fifo_/INV_13/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_81/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_94/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_94/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0_1/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0_1/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_1_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_2_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m4/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0_2/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I81_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m28/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_13/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_13/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_67/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_67/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_61/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_61/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m4/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a3_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a3_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_6/A  MEM_COMMAND_CONTROLLER/fifo_/INV_6/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_0/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[1\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS_0\[12\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0_2/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0_2/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I28_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I28_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I71_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_2/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_o2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_G0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_G0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_19/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_19/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_77/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_77/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_67/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_67/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_61/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_61/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m4/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0_1/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0_1/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m11_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_67/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_67/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_43/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_43/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_un1_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_un1_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_0/A  MEM_COMMAND_CONTROLLER/fifo_/INV_0/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_57/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_57/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_19/A  MEM_COMMAND_CONTROLLER/fifo_/INV_19/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_12/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIC8S6\[10\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIC8S6\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_62/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_62/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_51/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_51/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_0/A  MEM_COMMAND_CONTROLLER/fifo_/INV_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_39/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_39/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_1/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_17/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNITFV3\[9\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNITFV3\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIU1AC\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIU1AC\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIC8S6\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIC8S6\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_50/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_25/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_25/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_90/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_90/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_89/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_89/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_25/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_25/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_8/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_25/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_25/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNITFV3\[9\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNITFV3\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIU1AC\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIU1AC\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQKRN\[9\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQKRN\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_4/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_6/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_6/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_41/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_2_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI86B4\[12\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI86B4\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIU1AC\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIU1AC\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIJ8PO2\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIJ8PO2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m28/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m28/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIEPCD\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIEPCD\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI7UPQ\[6\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI7UPQ\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_8/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_28/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m4/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIJ8PO2\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIJ8PO2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_22/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_22/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_G0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_G0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_21/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_28/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_38/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_20/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_20/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_80/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_80/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I48_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I48_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I48_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I48_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQKRN\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQKRN\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_4/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_6/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_6/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_41/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_64/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_64/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_59/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_21/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_28/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_59/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_2_RNO_0/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_2_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_2/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIJ8PO2\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIJ8PO2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_22/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_22/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_74/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_74/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_2_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_2_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_2/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIHA9SB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIHA9SB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3MQAG\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3MQAG\[3\]/Y  r_SEND_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIEPCD\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIEPCD\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI7UPQ\[6\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI7UPQ\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m4/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m4/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_a3_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_70/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_70/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_64/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_64/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_59/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI17NJ\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI17NJ\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNII3411\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNII3411\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_25/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_25/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_80/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_80/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_8/A  MEM_COMMAND_CONTROLLER/fifo_/INV_8/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_4/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_0/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_23/A  MEM_COMMAND_CONTROLLER/fifo_/INV_23/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/Y  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/C  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_23/A  MEM_COMMAND_CONTROLLER/fifo_/INV_23/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_45/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_45/Y  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/A  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_8/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_8/A  MEM_COMMAND_CONTROLLER/fifo_/INV_8/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_46/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_46/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_4/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_0/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/NOR2A_0/A  MEM_COMMAND_CONTROLLER/fifo_/NOR2A_0/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_1/A  MEM_COMMAND_CONTROLLER/fifo_/INV_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/Y  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/C  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m4/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m4/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m26/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a2_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI17NJ\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI17NJ\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNII3411\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNII3411\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m28/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m28/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_7_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_7/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_6/A  MEM_COMMAND_CONTROLLER/fifo_/INV_6/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_4/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m29/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m29/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI86B4\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI86B4\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIU1AC\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIU1AC\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_6/A  MEM_COMMAND_CONTROLLER/fifo_/INV_6/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_8/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_8/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_11/A  MEM_COMMAND_CONTROLLER/fifo_/INV_11/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_15/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_15/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV/Q  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_2_RNO_0/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_2_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_2/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_16/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_16/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_4/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_6/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_6/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_2_RNO/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_2_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_2/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a0_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/o_RX_Feature_DV_10/B  MEM_COMMAND_CONTROLLER/o_RX_Feature_DV_10/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB6TT6\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB6TT6\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_53/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_53/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_18/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_74/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_74/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI86B4\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI86B4\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIU1AC\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIU1AC\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_17/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_48/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_16/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_16/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_57/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_57/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_18/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_74/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_74/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_76/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_76/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_4/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_6/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_6/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I93_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I93_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBINT2\[1\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBINT2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m28/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNID81I\[1\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNID81I\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I1_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I1_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_17/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_17/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_78/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_78/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_19/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_19/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_28/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_28/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_0/A  MEM_COMMAND_CONTROLLER/fifo_/INV_0/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_76/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_76/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[11\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_41/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_64/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_64/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_28/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_28/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_75/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_75/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_27/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_27/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_78/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_78/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIBG9J\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIBG9J\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_6/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_6/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIIDA3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIIDA3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI6LJK\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI6LJK\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI7UPQ\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI7UPQ\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_15/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_15/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_13/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_13/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_28/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_28/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_75/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_75/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_76/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_76/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBINT2\[1\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBINT2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFK9J\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFK9J\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_6/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_6/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_24/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_24/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_77/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_77/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_79/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_79/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIBG9J\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIBG9J\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_6/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_6/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_2/C  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_2/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[16\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[15\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[14\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[13\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[11\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[10\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[9\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[8\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDM9Q5\[0\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDM9Q5\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m28/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_un1_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_un1_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/o_RX_Feature_DV_10/A  MEM_COMMAND_CONTROLLER/o_RX_Feature_DV_10/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_un1_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_un1_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFK9J\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFK9J\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_6/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_6/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIKQU23/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m29/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m29/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNII3411\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNII3411\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI7UPQ\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI7UPQ\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIA3K32\[3\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIA3K32\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIIQ5MB\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIIQ5MB\[0\]/Y  r_SEND_sm\[6\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBINT2\[1\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBINT2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m29/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m29/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_0/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m29/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m29/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNITF4E1\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNITF4E1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_61/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_61/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_1_sqmuxa_1_0_a2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_1_sqmuxa_1_0_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_1/C  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_1/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_6/A  MEM_COMMAND_CONTROLLER/fifo_/INV_6/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_1_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_1_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_0/C  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_0/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_1_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_1_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_0/C  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_0/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_1_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_1_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_0/C  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_0/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_1_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_1_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_0/C  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_0/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_1_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_1_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_0/C  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_0/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNII3411\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNII3411\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_27/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_27/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_61/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_61/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI5CP3\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI5CP3\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI6LJK\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI6LJK\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_6/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI5CP3\[1\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI5CP3\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI6LJK\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI6LJK\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI5CP3\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI5CP3\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI6LJK\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI6LJK\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_a5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_a5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI5CP3\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI5CP3\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI6LJK\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI6LJK\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_12/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIIDA3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIIDA3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI6LJK\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI6LJK\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_1_sqmuxa_3_0_a2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_1_sqmuxa_3_0_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_2/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_2/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_20/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_57/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_57/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_4/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_a1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_a1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_21/A  MEM_COMMAND_CONTROLLER/fifo_/INV_21/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_65/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_65/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[10\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_4/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_23/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_75/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_75/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_11/A  MEM_COMMAND_CONTROLLER/fifo_/INV_11/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_75/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_75/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[9\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNITFV3\[9\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNITFV3\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I2_P0N_a0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDM9Q5\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDM9Q5\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_71/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_71/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_42/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_42/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_18/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_18/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/C  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_95/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_95/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_13/A  MEM_COMMAND_CONTROLLER/fifo_/INV_13/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_15/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_15/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_13/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_13/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a0_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_98/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_98/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_23/A  MEM_COMMAND_CONTROLLER/fifo_/INV_23/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/Y  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/C  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_15/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_15/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_62/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_62/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_51/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_51/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_a1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_a1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/NOR2A_0/A  MEM_COMMAND_CONTROLLER/fifo_/NOR2A_0/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_1/A  MEM_COMMAND_CONTROLLER/fifo_/INV_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/Y  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/C  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_81/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_13/A  MEM_COMMAND_CONTROLLER/fifo_/INV_13/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBINT2\[1\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBINT2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_we/CLK  MEM_COMMAND_CONTROLLER/r_fifo_we/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/B  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_G0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m24/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m24/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a3_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a2_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_24/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_24/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_62/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_62/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_51/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_51/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_un1_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_un1_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4GLF\[11\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4GLF\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_1/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_1/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI6LJK\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI6LJK\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_21/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNID81I\[1\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNID81I\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I1_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I1_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_80/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_91_RNIADS61/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_91_RNIADS61/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/C  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNITI421\[11\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNITI421\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_16/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_16/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_91/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_91/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_91_RNIADS61/C  MEM_COMMAND_CONTROLLER/fifo_/AND2_91_RNIADS61/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/C  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_0\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/Y  r_Addr_Data\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_0\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a4\[6\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a4\[6\]/Y  r_Addr_Data\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_0\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_0\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_a4\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_a4\[3\]/Y  r_Addr_Data\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_54_RNIKGJ34/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_54_RNIKGJ34/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48_RNIIC5S4/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48_RNIIC5S4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_22_RNIVRC65/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_22_RNIVRC65/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_6/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_6/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a2_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I1_P0N_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I1_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_6/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_4/A  MEM_COMMAND_CONTROLLER/fifo_/INV_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_8/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_8/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_P0N_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I4_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_28/A  MEM_COMMAND_CONTROLLER/fifo_/INV_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_71/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_71/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_42/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_42/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m7_e/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_72_RNIJCIQ4/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_72_RNIJCIQ4/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_4/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_4/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_50_RNI77A44/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_50_RNI77A44/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_24/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_24/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_18/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNI78FK/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNI78FK/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_91_RNIADS61/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_91_RNIADS61/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/C  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_i_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_25/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_25/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_71/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_71/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_42/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_42/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_46/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_46/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_a2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_10/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_50/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_93/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_93/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNI78FK/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNI78FK/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI5CP3\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI5CP3\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIK79H\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIK79H\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_2/C  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_2/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_3/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_56/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_56/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_17/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_4/A  MEM_COMMAND_CONTROLLER/fifo_/INV_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I26_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m10/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_38/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_38/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_43/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_43/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a3_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a3_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a3_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4GLF\[11\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4GLF\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_21/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDM9Q5\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDM9Q5\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_44/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_44/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_a3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIR59G1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_70/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_70/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_4/A  MEM_COMMAND_CONTROLLER/fifo_/INV_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_94/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_94/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_19/A  MEM_COMMAND_CONTROLLER/fifo_/INV_19/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_12/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m22/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_39/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_39/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_51/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_51/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1_0/S  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_3/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I30_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I50_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_a3_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_8/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_a3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I22_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I46_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_2_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_2_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_2_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_2_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_2_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_2_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_2_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_2_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_2_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_2_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_12/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_12/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNITF4E1\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNITF4E1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I0_CO1_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0_a2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0_a2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0\[1\]/Y  r_SEND_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_43/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_43/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_54/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_54/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/C  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_51/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_51/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_43/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_43/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/C  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_20/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_54/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_54/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/C  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_5/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_5/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_9/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_2_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_2_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[6\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_2_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_2_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_2_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_2_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_36/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_43/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_43/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/C  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_49/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_49/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_6/A  MEM_COMMAND_CONTROLLER/fifo_/INV_6/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_a5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_a5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_33/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_49/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_49/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_6/A  MEM_COMMAND_CONTROLLER/fifo_/INV_6/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_66/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_66/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m16/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIJ8PO2\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIJ8PO2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_31/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_31/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_19/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_19/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_58/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_58/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/C  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_19/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_19/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_43/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_43/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/C  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_35/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_35/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_54/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_54/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/C  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a4_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_a4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I31_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I51_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNITI421\[11\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNITI421\[11\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_P0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_33/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_33/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_13/A  MEM_COMMAND_CONTROLLER/fifo_/INV_13/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_22/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_22/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_35/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_35/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_75/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_75/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_58/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_58/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_51/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/C  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIK79H\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIK79H\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_2/C  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_2/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_58/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_58/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_54_RNIKGJ34/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_54_RNIKGJ34/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_23/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_23/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_28/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_28/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_22/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_22/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_19/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_19/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_6/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_58/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_58/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_47/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_47/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_13/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_13/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_17/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_8/A  MEM_COMMAND_CONTROLLER/fifo_/INV_8/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_37/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[6\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_35/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0_a3/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m7_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m8/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4S9C1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_41/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_41/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_53/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_53/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_78/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_78/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_75/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_75/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2_1\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2_1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/Y  r_Addr_Data\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2_1\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2_1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a4\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a4\[5\]/Y  r_Addr_Data\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2_1\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2_1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a4\[6\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a4\[6\]/Y  r_Addr_Data\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2_1\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2_1\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_a4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_a4\[3\]/Y  r_Addr_Data\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_18/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_18/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_74/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_74/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_4/A  MEM_COMMAND_CONTROLLER/fifo_/INV_4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_29/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[5\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_23/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_75/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_75/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NOR2A_0/B  MEM_COMMAND_CONTROLLER/fifo_/NOR2A_0/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_1/A  MEM_COMMAND_CONTROLLER/fifo_/INV_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/Y  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/C  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_23/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_23/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_58/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_58/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_47/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_47/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_o3/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_i_o3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_19/A  MEM_COMMAND_CONTROLLER/fifo_/INV_19/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_12/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_3/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_3/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_6/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_9/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I9_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_1_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_1_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_1_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_1_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_1_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_16/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_16/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_m2\[0\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_m2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_14/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I18_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_1_sqmuxa_3_0_a2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_1_sqmuxa_3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_96/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_96/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_45/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_45/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_21/A  MEM_COMMAND_CONTROLLER/fifo_/INV_21/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_38/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_38/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_45/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_45/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_21/A  MEM_COMMAND_CONTROLLER/fifo_/INV_21/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m14/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNISNMN1\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_33/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_49/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_49/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_un1_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I33_un1_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_42/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_42/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_45/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_45/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_21/A  MEM_COMMAND_CONTROLLER/fifo_/INV_21/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_40/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_40/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_44/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_44/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_36/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_36/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_12/A  MEM_COMMAND_CONTROLLER/fifo_/INV_12/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_0/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_8/A  MEM_COMMAND_CONTROLLER/fifo_/INV_8/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n11_s/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n11_s/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n11/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_42/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_42/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_92/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_21/A  MEM_COMMAND_CONTROLLER/fifo_/INV_21/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[6\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_100/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_100/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_66/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_66/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_92/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_21/A  MEM_COMMAND_CONTROLLER/fifo_/INV_21/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_100/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_100/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_0/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_100/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_100/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_23/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_23/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m18/Y  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/A  MEM_COMMAND_CONTROLLER/un1_current_command.num_bytes_v\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_35/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_35/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_47/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_47/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_13/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_13/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDM9Q5\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDM9Q5\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_46/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_46/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_13/A  MEM_COMMAND_CONTROLLER/fifo_/INV_13/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_3/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_3/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_37/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_67/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_67/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_4/A  MEM_COMMAND_CONTROLLER/fifo_/INV_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_7_i_m\[8\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_7_i_m\[8\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv\[8\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv\[8\]/Y  r_Addr_Data\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_G0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I7_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I23_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_4/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I56_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[9\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[8\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_7_i_m\[9\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_7_i_m\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[9\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[9\]/Y  r_Addr_Data\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_1_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[14\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_1_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[13\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[13\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes27_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_1_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[15\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[15\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_34/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_8/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/Y  r_SEND_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_G0N_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I6_G0N_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_2\[12\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_2\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI17684\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI17684\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i_o2\[15\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i_o2\[15\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/Y  r_Addr_Data\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I5_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I25_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I49_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I63_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_38/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_11/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_11/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_17/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_17/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_G0N/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_G0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I52_Y_0_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_6/A  MEM_COMMAND_CONTROLLER/fifo_/INV_6/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_9/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_9/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_19/A  MEM_COMMAND_CONTROLLER/fifo_/INV_19/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_12/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_P0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I8_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I21_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_9/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_0_a2_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_0_a2_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI11R3U\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI11R3U\[7\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_13/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_13/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_15/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_15/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_39/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_42/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/C  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_6/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIJ8PO2\[11\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIJ8PO2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_2\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_2\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[2\]/Y  r_Command\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_2\[14\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_2\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_16/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_16/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_0_m2\[0\]/S  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_0_m2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/Y  r_RECEIVE_sm\[0\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_1\[13\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_1\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/Y  MEM_COMMAND_CONTROLLER/r_transfer_size_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9GJ47\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9GJ47\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9GJ47\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9GJ47\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9GJ47\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9GJ47\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9GJ47\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9GJ47\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9GJ47\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9GJ47\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9GJ47\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9GJ47\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_7_m\[11\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_7_m\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv\[11\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv\[11\]/Y  r_Addr_Data\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_7_m\[10\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_7_m\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[10\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[10\]/Y  r_Addr_Data\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_27/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI17684\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI17684\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBJ2K4\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBJ2K4\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I3_P0N/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I3_P0N/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I32_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_1_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_1_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRF31A\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRF31A\[7\]/Y  r_RECEIVE_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I11_G0N_5_tz/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIBVPI\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNILPGS\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI2C4N2\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI2HOM3\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI2HOM3\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_29/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_29/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[9\]/CLK  r_Addr_Data\[9\]/Q  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_1/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_1/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_a2\[13\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_a2\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_SEND_2_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_SEND_2_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI1RCP6/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI1RCP6/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[8\]/CLK  r_Addr_Data\[8\]/Q  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_2/C  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_2/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/A  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m2_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBINT2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBINT2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_32/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_32/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_46/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_46/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_a2\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_a2\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1L8S8\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1L8S8\[1\]/Y  r_RECEIVE_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_1_sqmuxa_1_0_a2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_1_sqmuxa_1_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIIQ5MB\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIIQ5MB\[0\]/Y  r_SEND_sm\[6\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_26/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_26/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_0\[0\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[0\]/Y  r_Command\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_0\[1\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[1\]/Y  r_Command\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_0\[3\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[3\]/Y  r_Command\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_un1_Y_s/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_un1_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I27_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I47_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[10\]/CLK  r_Addr_Data\[10\]/Q  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_2/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_2/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/A  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10_s/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10_s/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/C  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_43/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_43/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_54/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_54/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_54_RNIKGJ34/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_54_RNIKGJ34/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48_RNIIC5S4/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48_RNIIC5S4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_22_RNIVRC65/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_22_RNIVRC65/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_6/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_6/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_2\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_2\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/Y  r_Command\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_2\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_2\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[5\]/Y  r_Command\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_2\[6\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_2\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[6\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[6\]/Y  r_Command\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_2\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_2\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[7\]/Y  r_Command\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[11\]/CLK  r_Addr_Data\[11\]/Q  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_1/A  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_1/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_12_m12_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIMJ8K1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_36/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_36/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_48/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_48/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0_2\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0_2\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_36/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_36/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_41/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_41/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0_a2\[12\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0_a2\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I14_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I29_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I53_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I17_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I79_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_12/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_12/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIA3K32\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIA3K32\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_37/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_37/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_42/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_42/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_1_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_e_0_0/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8S8I1\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_34/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_34/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_38/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_38/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_11/A  MEM_COMMAND_CONTROLLER/fifo_/INV_11/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBVIKF\[1\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBVIKF\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_35/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_35/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_75/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_75/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_54_RNIKGJ34/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_54_RNIKGJ34/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48_RNIIC5S4/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48_RNIIC5S4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_22_RNIVRC65/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_22_RNIVRC65/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_6/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_6/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_22/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_22/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_23/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_23/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIND911\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIND911\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_35/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_35/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_7/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_22/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28_2/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29_1/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28_2/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29_1/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28_2/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29_1/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/C  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28_2/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29_1/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28_2/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29_1/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNI5VQKC2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNI5VQKC2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_11/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_21/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_21/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_28/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_28/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_29/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_71/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_71/Y  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/B  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_66/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_66/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_1/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_11/A  MEM_COMMAND_CONTROLLER/fifo_/INV_11/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_11/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_11/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_12/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_12/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNITDAP\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNITDAP\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_16/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_16/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_17/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_17/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/Q  un1_w_fifo_count_14_0_I_33/B  un1_w_fifo_count_14_0_I_33/Y  un1_w_fifo_count_14_0_I_39/C  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa_0/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_22/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_22/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_23/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_23/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIND911\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIND911\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIUGS4\[12\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIUGS4\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIKPR8\[1\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIKPR8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I35_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_un1_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I80_Y_s/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_17/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_17/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_13/A  MEM_COMMAND_CONTROLLER/fifo_/INV_13/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_86/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_86/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_45/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_45/Y  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/A  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I16_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I61_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_15/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_15/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_30/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_30/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIN9V3\[3\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIN9V3\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI9EU7\[0\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI9EU7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI1VD3\[10\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI1VD3\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIK4D7\[2\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIK4D7\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[2\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28_2/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29_1/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[5\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[6\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[6\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDM9Q5\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDM9Q5\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_30/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_30/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/r_Master_CM_DV_7/B  MEM_COMMAND_CONTROLLER/r_Master_CM_DV_7/Y  r_Master_CM_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/Q  un1_w_fifo_count_14_0_I_33/B  un1_w_fifo_count_14_0_I_33/Y  un1_w_fifo_count_14_0_I_39/C  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVK8FO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVK8FO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMM3DP\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMM3DP\[1\]/Y  r_UART_en/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/S  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_16/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_20/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_21/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_21/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_24/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_0/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m4_0_a3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m1_e_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m3_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[15\]/CLK  r_Addr_Data\[15\]/Q  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_2/A  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_2/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/A  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0\[1\]/Y  r_SEND_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/Y  r_SEND_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI17684\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI17684\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRF31A\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRF31A\[7\]/Y  r_RECEIVE_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/A  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/A  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/A  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/A  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/A  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIN9V3\[3\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIN9V3\[3\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI9EU7\[0\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI9EU7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/Q  un1_w_fifo_count_14_0_I_11/B  un1_w_fifo_count_14_0_I_11/Y  un1_w_fifo_count_14_0_I_17/C  un1_w_fifo_count_14_0_I_17/Y  un1_w_fifo_count_14_0_I_20/B  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3MQAG\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3MQAG\[3\]/Y  r_SEND_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_command\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command_RNI75QG\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_command_RNI75QG\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/S  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_9/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_9/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[0\]/CLK  r_Command_prev\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/C  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa_0/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_19/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_19/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_20/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_20/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/C  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_3/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_3/Y  r_Mem_Power/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_14/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_14/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_19/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_19/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_41/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_41/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/S  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/Q  un1_w_fifo_count_14_0_I_27/B  un1_w_fifo_count_14_0_I_27/Y  un1_w_fifo_count_14_0_I_29/B  un1_w_fifo_count_14_0_I_29/Y  un1_w_fifo_count_14_0_I_32/A  un1_w_fifo_count_14_0_I_32/Y  un1_w_fifo_count_14_0_I_44/C  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2_1/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_3_sqmuxa/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_3_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2_1/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_command\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_command\[5\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command_RNI75QG\[0\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNI75QG\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_77/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_77/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_32/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_command\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_command\[3\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command_RNI97QG\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_command_RNI97QG\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNIOKK11\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNIOKK11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/B  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]/Q  un1_w_fifo_count_14_0_I_35/B  un1_w_fifo_count_14_0_I_35/Y  un1_w_fifo_count_14_0_I_37/C  un1_w_fifo_count_14_0_I_37/Y  un1_w_fifo_count_14_0_I_42/A  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_31/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_31/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_32/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/Q  un1_w_fifo_count_14_0_I_33/B  un1_w_fifo_count_14_0_I_33/Y  un1_w_fifo_count_14_0_I_39/C  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVK8FO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVK8FO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns\[4\]/Y  r_fifo_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_4/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_4/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIUGS4\[12\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIUGS4\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIKPR8\[1\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIKPR8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_13/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_13/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_14/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_14/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_14/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_14/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI1VD3\[10\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI1VD3\[10\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIK4D7\[2\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIK4D7\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_1_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_88/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_88/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I90_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_4_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_4_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[1\]/CLK  r_TRANSFER_SIZE\[1\]/Q  un1_w_fifo_count_14_0_I_33/A  un1_w_fifo_count_14_0_I_33/Y  un1_w_fifo_count_14_0_I_39/C  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[9\]/CLK  r_Addr_Data\[9\]/Q  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_1/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_1/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_iv_0_0_o2\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_iv_0_0_o2\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_29/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_29/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_29/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_29/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_18/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_19/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_19/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_20/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_20/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_40/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_40/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_43/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[0\]/CLK  r_TRANSFER_SIZE\[0\]/Q  un1_w_fifo_count_14_0_I_35/A  un1_w_fifo_count_14_0_I_35/Y  un1_w_fifo_count_14_0_I_37/C  un1_w_fifo_count_14_0_I_37/Y  un1_w_fifo_count_14_0_I_42/A  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_88/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_88/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_87/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_87/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_command\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_command\[4\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command_RNI97QG\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNI97QG\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNIOKK11\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNIOKK11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/B  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJUBH\[1\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJUBH\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4RN21\[0\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4RN21\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_tz/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_tz/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/Q  un1_w_fifo_count_14_0_I_33/B  un1_w_fifo_count_14_0_I_33/Y  un1_w_fifo_count_14_0_I_39/C  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVK8FO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVK8FO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNICUVST\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNICUVST\[1\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_21/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_21/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_22/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_22/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_23/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_23/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIND911\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIND911\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIUGS4\[12\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIUGS4\[12\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIKPR8\[1\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIKPR8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[13\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[13\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[15\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[15\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJUBH\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIJUBH\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4RN21\[0\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4RN21\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un20_0_0_i_a3_i\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un20_0_0_i_a3_i\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_17/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_2_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_2_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_52/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_52/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_87/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_87/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_22/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_22/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/A  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_2/C  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_2/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/S  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[9\]/CLK  r_Addr_Data\[9\]/Q  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_1/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_1/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/N_873_i_i_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/N_873_i_i_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/A  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[6\]/CLK  r_Command_prev\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[14\]/CLK  r_Addr_Data\[14\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_iv_0_0_o2\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_iv_0_0_o2\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[14\]/CLK  r_Addr_Data\[14\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_iv_0_0_o2\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_iv_0_0_o2\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[14\]/CLK  r_Addr_Data\[14\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_iv_0_0_o2\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_iv_0_0_o2\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_3_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_3_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]/Q  un1_w_fifo_count_14_0_I_34/A  un1_w_fifo_count_14_0_I_34/Y  un1_w_fifo_count_14_0_I_38/C  un1_w_fifo_count_14_0_I_38/Y  un1_w_fifo_count_14_0_I_42/C  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_8/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_9/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_9/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHOAN\[4\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHOAN\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6R614/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6R614/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVK8FO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVK8FO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMM3DP\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMM3DP\[1\]/Y  r_UART_en/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/S  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBINT2\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBINT2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_7/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/Q  un1_w_fifo_count_14_0_I_28/B  un1_w_fifo_count_14_0_I_28/Y  un1_w_fifo_count_14_0_I_29/C  un1_w_fifo_count_14_0_I_29/Y  un1_w_fifo_count_14_0_I_32/A  un1_w_fifo_count_14_0_I_32/Y  un1_w_fifo_count_14_0_I_44/C  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/Q  un1_w_fifo_count_14_0_I_37/B  un1_w_fifo_count_14_0_I_37/Y  un1_w_fifo_count_14_0_I_42/A  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_33/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_33/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/Q  un1_w_fifo_count_14_0_I_13/B  un1_w_fifo_count_14_0_I_13/Y  un1_w_fifo_count_14_0_I_15/C  un1_w_fifo_count_14_0_I_15/Y  un1_w_fifo_count_14_0_I_20/A  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_3_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_3_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29_1/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_19/A  MEM_COMMAND_CONTROLLER/fifo_/INV_19/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_77/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_77/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[2\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_89/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_89/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_21/A  MEM_COMMAND_CONTROLLER/fifo_/INV_21/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_24/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_24/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_2/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Master_CM_DV/CLK  r_Master_CM_DV/Q  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/B  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_2/C  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_2/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_3/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_7/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_7/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7_RNI1OAG4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_72_RNIJCIQ4/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_72_RNIJCIQ4/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_15/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_15/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_16/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_16/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_17/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_17/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_89/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_89/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_21/A  MEM_COMMAND_CONTROLLER/fifo_/INV_21/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[9\]/CLK  r_TRANSFER_SIZE\[9\]/Q  un1_w_fifo_count_14_0_I_11/A  un1_w_fifo_count_14_0_I_11/Y  un1_w_fifo_count_14_0_I_17/C  un1_w_fifo_count_14_0_I_17/Y  un1_w_fifo_count_14_0_I_20/B  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[3\]/CLK  r_Command_prev\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/C  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_15/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_15/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_16/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_16/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_17/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_17/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_1/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_1/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_6/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6C9P3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIFODDO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIFODDO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/Y  r_RECEIVE_sm\[0\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/S  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/N_873_i_i_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/N_873_i_i_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/A  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[7\]/CLK  r_Command_prev\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_13/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_13/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_29/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_29/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/Q  un1_w_fifo_count_14_0_I_33/B  un1_w_fifo_count_14_0_I_33/Y  un1_w_fifo_count_14_0_I_39/C  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIFODDO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIFODDO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/Y  r_RECEIVE_sm\[0\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIKPR8\[1\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIKPR8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m6_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I55_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[13\]/CLK  r_Addr_Data\[13\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_iv_0_0_o2\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_iv_0_0_o2\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_74/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_74/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_11/A  MEM_COMMAND_CONTROLLER/fifo_/INV_11/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[1\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29_1/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[3\]/Q  un1_w_fifo_count_14_0_I_38/A  un1_w_fifo_count_14_0_I_38/Y  un1_w_fifo_count_14_0_I_42/C  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/NOR2A_0/A  MEM_COMMAND_CONTROLLER/fifo_/NOR2A_0/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_1/A  MEM_COMMAND_CONTROLLER/fifo_/INV_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_2/Y  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/C  MEM_COMMAND_CONTROLLER/fifo_/OR3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/S  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_3_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_3_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2_1/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_5/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_8/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_3_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_3_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[6\]/CLK  r_TRANSFER_SIZE\[6\]/Q  un1_w_fifo_count_14_0_I_27/A  un1_w_fifo_count_14_0_I_27/Y  un1_w_fifo_count_14_0_I_29/B  un1_w_fifo_count_14_0_I_29/Y  un1_w_fifo_count_14_0_I_32/A  un1_w_fifo_count_14_0_I_32/Y  un1_w_fifo_count_14_0_I_44/C  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[5\]/Q  un1_w_fifo_count_14_0_I_26/B  un1_w_fifo_count_14_0_I_26/Y  un1_w_fifo_count_14_0_I_29/A  un1_w_fifo_count_14_0_I_29/Y  un1_w_fifo_count_14_0_I_32/A  un1_w_fifo_count_14_0_I_32/Y  un1_w_fifo_count_14_0_I_44/C  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_23/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_23/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_25/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_44/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]/Q  un1_w_fifo_count_14_0_I_39/A  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_8/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_9/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_9/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHOAN\[4\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHOAN\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_tz/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_tz/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_0_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_0_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_12/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_40/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_5/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_5/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_7/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_7/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_8/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/C  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_a2_0_1\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_a2_0_1\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_2\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_2\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_9/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_9/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHOAN\[4\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHOAN\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/Q  un1_w_fifo_count_14_0_I_36/B  un1_w_fifo_count_14_0_I_36/Y  un1_w_fifo_count_14_0_I_41/C  un1_w_fifo_count_14_0_I_41/Y  un1_w_fifo_count_14_0_I_43/B  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_2/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/Q  un1_w_fifo_count_14_0_I_12/A  un1_w_fifo_count_14_0_I_12/Y  un1_w_fifo_count_14_0_I_16/C  un1_w_fifo_count_14_0_I_16/Y  un1_w_fifo_count_14_0_I_20/C  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDM9Q5\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIDM9Q5\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_63/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa_0/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_o2/C  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[2\]/CLK  r_TRANSFER_SIZE\[2\]/Q  un1_w_fifo_count_14_0_I_34/B  un1_w_fifo_count_14_0_I_34/Y  un1_w_fifo_count_14_0_I_38/C  un1_w_fifo_count_14_0_I_38/Y  un1_w_fifo_count_14_0_I_42/C  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI27I26\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/Q  un1_w_fifo_count_14_0_I_15/B  un1_w_fifo_count_14_0_I_15/Y  un1_w_fifo_count_14_0_I_20/A  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_47/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[6\]/CLK  r_Command_prev\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_0_1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_0_1\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/C  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un20_0_0_i_a3_i\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un20_0_0_i_a3_i\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv15_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv15_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv15/B  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv15/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNI5VQKC2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNI5VQKC2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIA3K32\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIA3K32\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_59/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_66/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_8/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_8/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_9/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_9/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHOAN\[4\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHOAN\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I91_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_76/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_76/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_command\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_command\[7\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command_RNIOKK11\[6\]/C  MEM_COMMAND_CONTROLLER/r_UART_command_RNIOKK11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/B  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_43/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_43/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_5/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_5/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_9/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_96/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_96/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_45/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_45/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_28/A  MEM_COMMAND_CONTROLLER/fifo_/INV_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_0_1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_0_1\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/C  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI9EU7\[0\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI9EU7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[8\]/CLK  r_TRANSFER_SIZE\[8\]/Q  un1_w_fifo_count_14_0_I_13/A  un1_w_fifo_count_14_0_I_13/Y  un1_w_fifo_count_14_0_I_15/C  un1_w_fifo_count_14_0_I_15/Y  un1_w_fifo_count_14_0_I_20/A  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_49/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_9/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_28/A  MEM_COMMAND_CONTROLLER/fifo_/INV_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_10/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_30/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_34/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_34/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_5/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_8/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_29/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_29/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_31/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_31/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_32/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_32/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_46/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_46/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_33/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_33/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_49/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_49/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_34/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_34/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_35/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_35/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_47/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_47/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_36/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_36/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_48/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_48/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_37/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_37/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_42/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_42/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_38/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_38/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_43/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_43/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_39/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_39/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_51/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_51/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_40/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_40/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_44/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_44/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_41/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_41/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_53/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_53/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes29/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_15/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_9/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_28/A  MEM_COMMAND_CONTROLLER/fifo_/INV_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIK4D7\[2\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIK4D7\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_47/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_47/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_9/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_28/A  MEM_COMMAND_CONTROLLER/fifo_/INV_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6R614/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6R614/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI70E24\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI70E24\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/Y  r_RECEIVE_sm\[0\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_command\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_command\[2\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/C  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIK4D7\[2\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIK4D7\[2\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_49/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_49/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_0/A  MEM_COMMAND_CONTROLLER/fifo_/INV_0/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_57/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_57/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[2\]/CLK  r_TRANSFER_SIZE\[2\]/Q  un1_w_fifo_count_14_0_I_39/B  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_78/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_78/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_5/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_5/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_9/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_80/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_35/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_35/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_7/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIBO6KE\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIODQ8S\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Master_CM_DV_4_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Master_CM_DV_4_sqmuxa/Y  MEM_COMMAND_CONTROLLER/un1_r_Master_CM_DV_2_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/un1_r_Master_CM_DV_2_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/Y  r_RX_Feature_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/Y  r_Addr_Data\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[7\]/CLK  r_Command_prev\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_0_1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_0_1\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/C  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/Q  un1_w_fifo_count_14_0_I_16/A  un1_w_fifo_count_14_0_I_16/Y  un1_w_fifo_count_14_0_I_20/C  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_47/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_47/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_56/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_56/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_28/A  MEM_COMMAND_CONTROLLER/fifo_/INV_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_51/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_51/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48_RNIIC5S4/C  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48_RNIIC5S4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_22_RNIVRC65/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_22_RNIVRC65/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_6/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_6/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_5/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_8/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_44/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_44/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_56/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_56/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_19/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_28/A  MEM_COMMAND_CONTROLLER/fifo_/INV_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/Q  un1_w_fifo_count_14_0_I_17/A  un1_w_fifo_count_14_0_I_17/Y  un1_w_fifo_count_14_0_I_20/B  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_19/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_19/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/B  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_18/A  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_18/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_21/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/C  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte62_0_I_45/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv15/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv15/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNI5VQKC2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNI5VQKC2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_5/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_5/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNISGBJ\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNISGBJ\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[5\]/CLK  r_TRANSFER_SIZE\[5\]/Q  un1_w_fifo_count_14_0_I_26/A  un1_w_fifo_count_14_0_I_26/Y  un1_w_fifo_count_14_0_I_29/A  un1_w_fifo_count_14_0_I_29/Y  un1_w_fifo_count_14_0_I_32/A  un1_w_fifo_count_14_0_I_32/Y  un1_w_fifo_count_14_0_I_44/C  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_0_a2\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_0_a2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNITC8L4\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNITC8L4\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI11R3U\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI11R3U\[7\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I77_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_42/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_42/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_92/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_22/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_22/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_28/A  MEM_COMMAND_CONTROLLER/fifo_/INV_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_44/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_44/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_56/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_56/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_22/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_22/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_28/A  MEM_COMMAND_CONTROLLER/fifo_/INV_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_m\[23\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_m\[23\]/Y  r_Addr_Data\[23\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[20\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[20\]/Y  r_Addr_Data\[20\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[22\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[22\]/Y  r_Addr_Data\[22\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[21\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[21\]/Y  r_Addr_Data\[21\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[18\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[18\]/Y  r_Addr_Data\[18\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[17\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[17\]/Y  r_Addr_Data\[17\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[16\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[16\]/Y  r_Addr_Data\[16\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_m\[19\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_m\[19\]/Y  r_Addr_Data\[19\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_8/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIKPR8\[1\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIKPR8\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/C  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_3/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_9/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_9/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_44/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_44/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_14/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_0/A  MEM_COMMAND_CONTROLLER/fifo_/INV_0/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_57/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_57/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_4/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_9/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_9/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_command\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_command\[6\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command_RNIOKK11\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_command_RNIOKK11\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/B  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_93/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_93/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_35/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_35/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_7/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/Q  un1_w_fifo_count_14_0_I_14/B  un1_w_fifo_count_14_0_I_14/Y  un1_w_fifo_count_14_0_I_19/C  un1_w_fifo_count_14_0_I_19/Y  un1_w_fifo_count_14_0_I_21/B  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_43/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_43/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_66/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_66/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_50/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[6\]/CLK  r_TRANSFER_SIZE\[6\]/Q  un1_w_fifo_count_14_0_I_28/A  un1_w_fifo_count_14_0_I_28/Y  un1_w_fifo_count_14_0_I_29/C  un1_w_fifo_count_14_0_I_29/Y  un1_w_fifo_count_14_0_I_32/A  un1_w_fifo_count_14_0_I_32/Y  un1_w_fifo_count_14_0_I_44/C  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/Q  un1_w_fifo_count_14_0_I_33/B  un1_w_fifo_count_14_0_I_33/Y  un1_w_fifo_count_14_0_I_39/C  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_i_i_o2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_i_i_o2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/S  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48_RNIIC5S4/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48_RNIIC5S4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_22_RNIVRC65/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_22_RNIVRC65/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_6/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_6/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/Q  un1_w_fifo_count_14_0_I_30/B  un1_w_fifo_count_14_0_I_30/Y  un1_w_fifo_count_14_0_I_32/B  un1_w_fifo_count_14_0_I_32/Y  un1_w_fifo_count_14_0_I_44/C  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28_2/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa_0/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[1\]/CLK  r_TRANSFER_SIZE\[1\]/Q  un1_w_fifo_count_14_0_I_37/A  un1_w_fifo_count_14_0_I_37/Y  un1_w_fifo_count_14_0_I_42/A  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[3\]/CLK  r_TRANSFER_SIZE\[3\]/Q  un1_w_fifo_count_14_0_I_38/B  un1_w_fifo_count_14_0_I_38/Y  un1_w_fifo_count_14_0_I_42/C  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_6/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_6/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_7/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_7/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4RN21\[0\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4RN21\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un20_0_0_i_a3_i\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/un20_0_0_i_a3_i\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[13\]/CLK  r_Addr_Data\[13\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/N_873_i_i_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/N_873_i_i_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/A  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_command\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_command\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/B  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_4/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_9/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_9/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/Q  un1_w_fifo_count_14_0_I_33/B  un1_w_fifo_count_14_0_I_33/Y  un1_w_fifo_count_14_0_I_39/C  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_i_i_o2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_i_i_o2\[1\]/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_7_0/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_7_0/Y  r_SPI_en/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[10\]/CLK  r_TRANSFER_SIZE\[10\]/Q  un1_w_fifo_count_14_0_I_12/B  un1_w_fifo_count_14_0_I_12/Y  un1_w_fifo_count_14_0_I_16/C  un1_w_fifo_count_14_0_I_16/Y  un1_w_fifo_count_14_0_I_20/C  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_8/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_6/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_6/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_7/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_7/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_11/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_3_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_3_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2_1/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/Q  un1_w_fifo_count_14_0_I_33/B  un1_w_fifo_count_14_0_I_33/Y  un1_w_fifo_count_14_0_I_39/C  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_i_i_o2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_i_i_o2\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/Y  r_fifo_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_8/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_0_a2\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_0_a2\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/Y  r_Command\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_7\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_7\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_o2_2_1\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_o2_2_1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_54_RNIKGJ34/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_54_RNIKGJ34/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48_RNIIC5S4/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_48_RNIIC5S4/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_22_RNIVRC65/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_22_RNIVRC65/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI9EU7\[0\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI9EU7\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNIHC7O\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/C  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI2C5O/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI2C5O/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[14\]/CLK  r_Addr_Data\[14\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/N_873_i_i_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/N_873_i_i_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/A  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_7/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_7/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_0/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/S  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte13/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_0_sqmuxa_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[4\]/CLK  r_TRANSFER_SIZE\[4\]/Q  un1_w_fifo_count_14_0_I_36/A  un1_w_fifo_count_14_0_I_36/Y  un1_w_fifo_count_14_0_I_41/C  un1_w_fifo_count_14_0_I_41/Y  un1_w_fifo_count_14_0_I_43/B  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I15_un1_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I15_un1_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I78_Y_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/Y  r_RX_Feature_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/Y  r_RX_Feature_Byte\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/Y  r_RX_Feature_Byte\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/Y  r_RX_Feature_Byte\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/Y  r_RX_Feature_Byte\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/Y  r_RX_Feature_Byte\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/Y  r_RX_Feature_Byte\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/Y  r_RX_Feature_Byte\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4RN21\[0\]/A  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI4RN21\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/B  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE_RNI8O063\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIDB6I/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIDB6I/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]_RNIHDC41/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]_RNIHDC41/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_6\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_6\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_o2_2_1\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_o2_2_1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_fifo_sm_0_sqmuxa_0_0_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_fifo_sm_0_sqmuxa_0_0_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_4_RNIPK2Q3/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_50_RNI77A44/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_50_RNI77A44/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/C  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41_0/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41_0/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_8/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_5/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_5/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_3/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_9/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte50lto12_9/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_3\[13\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_3\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_o2\[13\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_o2\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_0\[13\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte14/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_Byte63_257/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_25/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_0/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[10\]/CLK  r_TRANSFER_SIZE\[10\]/Q  un1_w_fifo_count_14_0_I_17/B  un1_w_fifo_count_14_0_I_17/Y  un1_w_fifo_count_14_0_I_20/B  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/Y  r_fifo_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI17684\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI17684\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_11/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_11/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_12/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_12/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNITDAP\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNITDAP\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_o2_1\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_o2_1\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_7\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_7\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_o2_2_1\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_o2_2_1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I92_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIUBIGM1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIDB6I/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]_RNIDB6I/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]_RNIHDC41/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]_RNIHDC41/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[9\]/CLK  r_TRANSFER_SIZE\[9\]/Q  un1_w_fifo_count_14_0_I_15/A  un1_w_fifo_count_14_0_I_15/Y  un1_w_fifo_count_14_0_I_20/A  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[11\]/CLK  r_TRANSFER_SIZE\[11\]/Q  un1_w_fifo_count_14_0_I_16/B  un1_w_fifo_count_14_0_I_16/Y  un1_w_fifo_count_14_0_I_20/C  un1_w_fifo_count_14_0_I_20/Y  un1_w_fifo_count_14_0_I_21/A  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/A  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_1/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_1/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_5/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_5/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNISGBJ\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNISGBJ\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]_RNINM9T/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]_RNINM9T/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]_RNIIHJQ1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]_RNIIHJQ1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_o2\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_o2\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIV22U5\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIV22U5\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIHA9SB\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIHA9SB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3MQAG\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3MQAG\[3\]/Y  r_SEND_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_fifo_sm_0_sqmuxa_0_0_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_fifo_sm_0_sqmuxa_0_0_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_tz/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_tz/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNILNJ52\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_15/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_15/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/Q  un1_w_fifo_count_14_0_I_31/B  un1_w_fifo_count_14_0_I_31/Y  un1_w_fifo_count_14_0_I_32/C  un1_w_fifo_count_14_0_I_32/Y  un1_w_fifo_count_14_0_I_44/C  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIE3J92\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_11/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI1DJ72\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_13/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_13/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_55/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_44/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_44/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNISQIB2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_65/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_64/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_68/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[3\]/CLK  r_Command_prev\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/A  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_16/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_16/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_17/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_17/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_81/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4_0\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4_0\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]_RNINM9T/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]_RNINM9T/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]_RNIIHJQ1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]_RNIIHJQ1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIGMF04_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_30/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_30/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI17684\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI17684\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/Y  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_a2_0\[4\]/C  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_a2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_0_a2_3\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_0_a2_3\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_23/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_23/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIND911\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIND911\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_31/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/Q  un1_w_fifo_count_14_0_I_23/A  un1_w_fifo_count_14_0_I_23/Y  un1_w_fifo_count_14_0_I_25/B  un1_w_fifo_count_14_0_I_25/Y  un1_w_fifo_count_14_0_I_44/A  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVMIA1\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVMIA1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDQO52\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDQO52\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[12\]/CLK  r_TRANSFER_SIZE\[12\]/Q  un1_w_fifo_count_14_0_I_14/A  un1_w_fifo_count_14_0_I_14/Y  un1_w_fifo_count_14_0_I_19/C  un1_w_fifo_count_14_0_I_19/Y  un1_w_fifo_count_14_0_I_21/B  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_53/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/Q  un1_w_fifo_count_14_0_I_4/A  un1_w_fifo_count_14_0_I_4/Y  un1_w_fifo_count_14_0_I_6/C  un1_w_fifo_count_14_0_I_6/Y  un1_w_fifo_count_14_0_I_8/B  un1_w_fifo_count_14_0_I_8/Y  un1_w_fifo_count_14_0_I_45/A  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAC4M5\[1\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAC4M5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI39U96\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI39U96\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_3/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_3/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_2/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_2/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[9\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_a2_0\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_a2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns\[4\]/Y  r_fifo_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[7\]/CLK  r_TRANSFER_SIZE\[7\]/Q  un1_w_fifo_count_14_0_I_30/A  un1_w_fifo_count_14_0_I_30/Y  un1_w_fifo_count_14_0_I_32/B  un1_w_fifo_count_14_0_I_32/Y  un1_w_fifo_count_14_0_I_44/C  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[7\]/CLK  r_TRANSFER_SIZE\[7\]/Q  un1_w_fifo_count_14_0_I_22/B  un1_w_fifo_count_14_0_I_22/Y  un1_w_fifo_count_14_0_I_25/A  un1_w_fifo_count_14_0_I_25/Y  un1_w_fifo_count_14_0_I_44/A  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_13/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_we/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_23/A  MEM_COMMAND_CONTROLLER/fifo_/INV_23/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_71/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_71/Y  MEM_COMMAND_CONTROLLER/fifo_/\XNOR2_RDIFF\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XNOR2_RDIFF\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_1/C  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_1/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/Q  un1_w_fifo_count_14_0_I_2/A  un1_w_fifo_count_14_0_I_2/Y  un1_w_fifo_count_14_0_I_6/B  un1_w_fifo_count_14_0_I_6/Y  un1_w_fifo_count_14_0_I_8/B  un1_w_fifo_count_14_0_I_8/Y  un1_w_fifo_count_14_0_I_45/A  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_77/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_77/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_7/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Master_CM_DV_0/CLK  r_Master_CM_DV_0/Q  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/B  MEM_COMMAND_CONTROLLER/UART_Master/o_CM_Ready_0/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_1/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_1/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[6\]/CLK  r_TRANSFER_SIZE\[6\]/Q  un1_w_fifo_count_14_0_I_23/B  un1_w_fifo_count_14_0_I_23/Y  un1_w_fifo_count_14_0_I_25/B  un1_w_fifo_count_14_0_I_25/Y  un1_w_fifo_count_14_0_I_44/A  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_32/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_4_3/C  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_4_3/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_84/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_84/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_6/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[10\]/CLK  r_TRANSFER_SIZE\[10\]/Q  un1_w_fifo_count_14_0_I_4/B  un1_w_fifo_count_14_0_I_4/Y  un1_w_fifo_count_14_0_I_6/C  un1_w_fifo_count_14_0_I_6/Y  un1_w_fifo_count_14_0_I_8/B  un1_w_fifo_count_14_0_I_8/Y  un1_w_fifo_count_14_0_I_45/A  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/Q  un1_w_fifo_count_14_0_I_22/A  un1_w_fifo_count_14_0_I_22/Y  un1_w_fifo_count_14_0_I_25/A  un1_w_fifo_count_14_0_I_25/Y  un1_w_fifo_count_14_0_I_44/A  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un20_0_0_i_a3_i\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un20_0_0_i_a3_i\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv15_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv15_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_SEND_2_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_SEND_2_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI1RCP6/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI1RCP6/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_61/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_61/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_6/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/Q  un1_w_fifo_count_14_0_I_33/B  un1_w_fifo_count_14_0_I_33/Y  un1_w_fifo_count_14_0_I_39/C  un1_w_fifo_count_14_0_I_39/Y  un1_w_fifo_count_14_0_I_42/B  un1_w_fifo_count_14_0_I_42/Y  un1_w_fifo_count_14_0_I_43/A  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAHBLK\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAHBLK\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI11R3U\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI11R3U\[7\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m2_e_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[9\]/CLK  r_TRANSFER_SIZE\[9\]/Q  un1_w_fifo_count_14_0_I_2/B  un1_w_fifo_count_14_0_I_2/Y  un1_w_fifo_count_14_0_I_6/B  un1_w_fifo_count_14_0_I_6/Y  un1_w_fifo_count_14_0_I_8/B  un1_w_fifo_count_14_0_I_8/Y  un1_w_fifo_count_14_0_I_45/A  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_16/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_16/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_6/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[3\]/Q  un1_w_fifo_count_14_0_I_41/A  un1_w_fifo_count_14_0_I_41/Y  un1_w_fifo_count_14_0_I_43/B  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_84/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_84/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/C  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVMIA1\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVMIA1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDQO52\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDQO52\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/Q  un1_w_fifo_count_14_0_I_3/A  un1_w_fifo_count_14_0_I_3/Y  un1_w_fifo_count_14_0_I_7/B  un1_w_fifo_count_14_0_I_7/Y  un1_w_fifo_count_14_0_I_8/A  un1_w_fifo_count_14_0_I_8/Y  un1_w_fifo_count_14_0_I_45/A  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I100_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/C  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_1\[13\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_1\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_TX_Count_13_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m2/A  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m3/A  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_13/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_13/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_14/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_14/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/Q  un1_w_fifo_count_14_0_I_5/A  un1_w_fifo_count_14_0_I_5/Y  un1_w_fifo_count_14_0_I_7/A  un1_w_fifo_count_14_0_I_7/Y  un1_w_fifo_count_14_0_I_8/A  un1_w_fifo_count_14_0_I_8/Y  un1_w_fifo_count_14_0_I_45/A  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Command_prev_6_sqmuxa_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_6_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/A  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_16/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_16/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_82/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_82/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_36/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIBBFP\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIBBFP\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_82/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_82/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_27/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_4/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_46/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_46/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_23/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_23/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_18/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_2_sqmuxa_0_a2_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_2_sqmuxa_0_a2_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_3_0\[13\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_3_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_3\[13\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_3\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_o2\[13\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_o2\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_0\[13\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_26/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[11\]/CLK  r_TRANSFER_SIZE\[11\]/Q  un1_w_fifo_count_14_0_I_3/B  un1_w_fifo_count_14_0_I_3/Y  un1_w_fifo_count_14_0_I_7/B  un1_w_fifo_count_14_0_I_7/Y  un1_w_fifo_count_14_0_I_8/A  un1_w_fifo_count_14_0_I_8/Y  un1_w_fifo_count_14_0_I_45/A  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_27/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_4_0\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_4_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_12/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_12/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNITDAP\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNITDAP\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[12\]/CLK  r_TRANSFER_SIZE\[12\]/Q  un1_w_fifo_count_14_0_I_5/B  un1_w_fifo_count_14_0_I_5/Y  un1_w_fifo_count_14_0_I_7/A  un1_w_fifo_count_14_0_I_7/Y  un1_w_fifo_count_14_0_I_8/A  un1_w_fifo_count_14_0_I_8/Y  un1_w_fifo_count_14_0_I_45/A  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_13/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_13/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_14/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_14/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55_RNI3OS85/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_88/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_88/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_87/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_87/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_78/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_78/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_55/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_82/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_82/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_78/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_78/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/Q  un1_w_fifo_count_14_0_I_40/A  un1_w_fifo_count_14_0_I_40/Y  un1_w_fifo_count_14_0_I_43/C  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[5\]/Q  un1_w_fifo_count_14_0_I_24/A  un1_w_fifo_count_14_0_I_24/Y  un1_w_fifo_count_14_0_I_25/C  un1_w_fifo_count_14_0_I_25/Y  un1_w_fifo_count_14_0_I_44/A  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_31/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I96_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_SEND_2_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_SEND_2_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI1RCP6/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI1RCP6/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIBBFP\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIBBFP\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_17/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_17/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVMIA1\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVMIA1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDQO52\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDQO52\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_19/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_19/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_20/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_20/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[0\]/CLK  r_Command_prev\[0\]/Q  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/C  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SPI_en/CLK  r_SPI_en/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/A  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Master_CM_DV_4_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Master_CM_DV_4_sqmuxa/Y  MEM_COMMAND_CONTROLLER/un1_r_Master_CM_DV_2_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/un1_r_Master_CM_DV_2_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/Y  r_RX_Feature_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[5\]/CLK  r_TRANSFER_SIZE\[5\]/Q  un1_w_fifo_count_14_0_I_24/B  un1_w_fifo_count_14_0_I_24/Y  un1_w_fifo_count_14_0_I_25/C  un1_w_fifo_count_14_0_I_25/Y  un1_w_fifo_count_14_0_I_44/A  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_54_RNIKGJ34/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_54_RNIKGJ34/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2671\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2671\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4CE2\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4CE2\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4_0\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4_0\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/C  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI1RCP6/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI1RCP6/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[7\]/CLK  r_TRANSFER_SIZE\[7\]/Q  un1_w_fifo_count_14_0_I_31/A  un1_w_fifo_count_14_0_I_31/Y  un1_w_fifo_count_14_0_I_32/C  un1_w_fifo_count_14_0_I_32/Y  un1_w_fifo_count_14_0_I_44/C  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO/A  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_1\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_1\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_5\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_5\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/Y  r_fifo_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/C  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/C  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/C  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/C  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/C  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/C  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/C  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/C  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_56_0_a2/B  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_56_0_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Master_CM_DV_2_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/un1_r_Master_CM_DV_2_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/Y  r_RX_Feature_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_6_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_Command_prev_6_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[0\]/Y  r_Command_prev\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/Q  un1_w_fifo_count_14_0_I_1/A  un1_w_fifo_count_14_0_I_1/Y  un1_w_fifo_count_14_0_I_6/A  un1_w_fifo_count_14_0_I_6/Y  un1_w_fifo_count_14_0_I_8/B  un1_w_fifo_count_14_0_I_8/Y  un1_w_fifo_count_14_0_I_45/A  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_current_command.command_2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_5/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_5/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_28/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_5\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_5\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/Y  r_fifo_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I95_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_10/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[5\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_9/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_o2_1\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_o2_1\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_o2_i_a2_2\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_o2_i_a2_2\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_a2_2\[14\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_a2_2\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_0\[14\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_0\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c6/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/Q  un1_w_fifo_count_14_0_I_19/A  un1_w_fifo_count_14_0_I_19/Y  un1_w_fifo_count_14_0_I_21/B  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[0\]/CLK  r_SEND_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_7\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_7\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_o2_2_1\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_o2_2_1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNISGBJ\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNISGBJ\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNILLJH4\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[9\]/CLK  r_Addr_Data\[9\]/Q  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_1/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_1/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/N_873_i_i_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/N_873_i_i_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_3\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_3\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_5\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_5\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/Y  r_fifo_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c4/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_4_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_4_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_4/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_11/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[2\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_14/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_14/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_63/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_63/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_13/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_13/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_m5_2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIO375M4\[0\]/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_20/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_20/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[9\]/Y  r_Addr_Data\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[0\]/Y  r_Command_prev\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv\[8\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv\[8\]/Y  r_Addr_Data\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_26/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_26/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_0/A  MEM_COMMAND_CONTROLLER/fifo_/INV_0/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_57/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_57/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/A  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Master_CM_DV_4_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Master_CM_DV_4_sqmuxa/Y  MEM_COMMAND_CONTROLLER/un1_r_Master_CM_DV_2_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/un1_r_Master_CM_DV_2_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/Y  r_RX_Feature_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_51/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_51/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_0/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[8\]/CLK  r_TRANSFER_SIZE\[8\]/Q  un1_w_fifo_count_14_0_I_1/B  un1_w_fifo_count_14_0_I_1/Y  un1_w_fifo_count_14_0_I_6/A  un1_w_fifo_count_14_0_I_6/Y  un1_w_fifo_count_14_0_I_8/B  un1_w_fifo_count_14_0_I_8/Y  un1_w_fifo_count_14_0_I_45/A  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[0\]/CLK  r_RECEIVE_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_o2_1\[14\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_o2_1\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_7\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_7\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_o2_2_1\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_o2_2_1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_4_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_4_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_0\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_0\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_1\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_1\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_5\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_5\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_a2_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_a2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns\[4\]/Y  r_fifo_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[4\]/CLK  r_TRANSFER_SIZE\[4\]/Q  un1_w_fifo_count_14_0_I_40/B  un1_w_fifo_count_14_0_I_40/Y  un1_w_fifo_count_14_0_I_43/C  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_o4_0_o2\[10\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_o4_0_o2\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_o4_0_o2\[10\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_o4_0_o2\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_7_m\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_7_m\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[10\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[10\]/Y  r_Addr_Data\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_o4_0_o2\[10\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_o4_0_o2\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_7_m\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_7_m\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv\[11\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv\[11\]/Y  r_Addr_Data\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_39/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_39/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_7/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_50/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_50/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_50_RNI77A44/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_50_RNI77A44/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_24/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_24/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/Y  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_a2_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_a2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_0_a2_3\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_0_a2_3\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I94_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_100/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_100/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_17/A  MEM_COMMAND_CONTROLLER/fifo_/INV_17/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_0/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_0/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHOAN\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIHOAN\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/Q  un1_w_fifo_count_14_0_I_18/A  un1_w_fifo_count_14_0_I_18/Y  un1_w_fifo_count_14_0_I_21/C  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIKB2P1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIKB2P1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_o2_1\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_o2_1\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_o2_i_a2_2\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_o2_i_a2_2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2_1\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2_1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/Y  r_Addr_Data\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_22/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_22/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_22_RNIVRC65/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_22_RNIVRC65/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_6/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_6/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[3\]/CLK  r_TRANSFER_SIZE\[3\]/Q  un1_w_fifo_count_14_0_I_41/B  un1_w_fifo_count_14_0_I_41/Y  un1_w_fifo_count_14_0_I_43/B  un1_w_fifo_count_14_0_I_43/Y  un1_w_fifo_count_14_0_I_44/B  un1_w_fifo_count_14_0_I_44/Y  un1_w_fifo_count_14_0_I_45/B  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIKD303\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIKD303\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIOHUS8/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIOHUS8/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/Y  r_SEND_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_4_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_4_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_0\[13\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]_RNIIHJQ1/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]_RNIIHJQ1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[4\]/CLK  r_SEND_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_6\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_6\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_o2_2_1\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_o2_2_1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un20_0_0_i_a3_i\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un20_0_0_i_a3_i\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I99_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/C  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI2C5O/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI2C5O/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO/C  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI16PU\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI16PU\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1BIT1\[9\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1BIT1\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un20_0_0_i_a3_i\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un20_0_0_i_a3_i\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_58/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_58/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[6\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_23/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_23/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_o4_0_o2\[10\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_o4_0_o2\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0_a2\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0_a2\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_1/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_o4_0_o2\[10\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_o4_0_o2\[10\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_7_i_m\[8\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_7_i_m\[8\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv\[8\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv\[8\]/Y  r_Addr_Data\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_o4_0_o2\[10\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_o4_0_o2\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_7_i_m\[9\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_7_i_m\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[9\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[9\]/Y  r_Addr_Data\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI2HOM3\[12\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI2HOM3\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_29/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_29/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_8/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_3_1/C  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_3_1/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]_RNIHDC41/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]_RNIHDC41/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_o2/A  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIC16R\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIC16R\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4UUP1\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4UUP1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_o2/A  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRVOU\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRVOU\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIP2IT1\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIP2IT1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_o2/A  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un20_0_0_i_a3_i\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un20_0_0_i_a3_i\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv15_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv15_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[9\]/CLK  r_Addr_Data\[9\]/Q  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_1/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_1/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_iv_0_0_o2\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_iv_0_0_o2\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_5_1\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_5_1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0_2\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0_2\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_o2/B  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_1_i_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_2_sqmuxa_0_a2_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_2_sqmuxa_0_a2_0_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_o4_0_o2\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_o4_0_o2\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIU85T3\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m3/B  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_4_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_4_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_1_2\[12\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_1_2\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_2\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_2\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[9\]/CLK  r_Addr_Data\[9\]/Q  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_1/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_1/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_iv_0_0_o2\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_iv_0_0_o2\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIC16R\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIC16R\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4UUP1\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4UUP1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDQO52\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDQO52\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]_RNIHDC41/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]_RNIHDC41/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]_RNIIHJQ1/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]_RNIIHJQ1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_3\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_3\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_5\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_5\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/Y  r_fifo_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[11\]/CLK  r_TRANSFER_SIZE\[11\]/Q  un1_w_fifo_count_14_0_I_19/B  un1_w_fifo_count_14_0_I_19/Y  un1_w_fifo_count_14_0_I_21/B  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_14/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_14/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_1\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_1\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_a2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIKD303\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIKD303\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIOHUS8/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIOHUS8/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/Y  r_SEND_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIAL4K3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1L8S8\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1L8S8\[1\]/Y  r_RECEIVE_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_34/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_4_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_4_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_1_2\[12\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_1_2\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_ns_0_0_0_a2_0_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_SEND_sm_ns_0_0_0_a2_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI16PU\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI16PU\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1BIT1\[9\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1BIT1\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVMIA1\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVMIA1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDQO52\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDQO52\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_77/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_77/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_13/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_13/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_17/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_TRANSFER_SIZE\[12\]/CLK  r_TRANSFER_SIZE\[12\]/Q  un1_w_fifo_count_14_0_I_18/B  un1_w_fifo_count_14_0_I_18/Y  un1_w_fifo_count_14_0_I_21/C  un1_w_fifo_count_14_0_I_21/Y  un1_w_fifo_count_14_0_I_45/C  un1_w_fifo_count_14_0_I_45/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDQO52\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDQO52\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRVOU\[5\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIRVOU\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIP2IT1\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIP2IT1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_0_a2_3\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_0_a2_3\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_o2_1\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_o2_1\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_o4_0_o2\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_o4_0_o2\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_0_3/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_0_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_0_3/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_0_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_0_3/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_0_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_0_3/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_0_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_0_3/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_0_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_2_sqmuxa_0_a2_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_2_sqmuxa_0_a2_0_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_o2_2_1\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_o2_2_1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_n1_0_i_a2_1_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_n1_0_i_a2_1_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_0/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_0/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[9\]/CLK  r_Addr_Data\[9\]/Q  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_1/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_1/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_iv_0_0_o2\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_iv_0_0_o2\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2_1\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2_1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/Y  r_Addr_Data\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_RNO/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n4_tz/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n4_tz/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[9\]/CLK  r_Addr_Data\[9\]/Q  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_1/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1_1/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_15_i_0_o2_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_iv_0_0_o2\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_iv_0_0_o2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_1_2\[12\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_1_2\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_2\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_2\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_2_sqmuxa_0_a2_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_2_sqmuxa_0_a2_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_2\[13\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_2\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_o2\[13\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_o2\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_0\[13\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_6_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_Command_prev_6_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_i_a2\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_i_a2\[4\]/Y  r_Command_prev\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_32/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Master_CM_DV/CLK  r_Master_CM_DV/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/S  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_52/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_52/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_13/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_13/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[9\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_17/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/Y  r_Command\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[1\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[1\]/Y  r_Command\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[2\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[2\]/Y  r_Command\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[3\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[3\]/Y  r_Command\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[5\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[5\]/Y  r_Command\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[6\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[6\]/Y  r_Command\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[7\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[7\]/Y  r_Command\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNITC8L4\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNITC8L4\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI11R3U\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI11R3U\[7\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_33/B  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_33/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_34/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_34/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv15_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv15_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv15/B  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv15/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNI5VQKC2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNI5VQKC2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I98_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_o2_1\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_o2_1\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_o2_i_a2_2\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_o2_i_a2_2\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i_o2\[15\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i_o2\[15\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/Y  r_Addr_Data\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_6_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_Command_prev_6_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[1\]/Y  r_Command\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIND911\[9\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIND911\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_1\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_1\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_1_tz\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_1_tz\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_3\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_3\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_5\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_5\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/Y  r_fifo_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[4\]/CLK  r_RECEIVE_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_2_sqmuxa_0_a2_0_o2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_2_sqmuxa_0_a2_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_3_0\[13\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_3_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_3\[13\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_3\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_o2\[13\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_o2\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_0\[13\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINSLC1\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI30JV6\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[8\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI95RQ\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI95RQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_command\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command_RNI75QG\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_command_RNI75QG\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI25VL2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI25VL2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_1\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_1\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIV22U5\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIV22U5\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIHA9SB\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIHA9SB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3MQAG\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3MQAG\[3\]/Y  r_SEND_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB6TT6\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB6TT6\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_6_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_Command_prev_6_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[1\]/Y  r_Command_prev\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI95RQ\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI95RQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y_0/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/C  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I101_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_45_RNITOLF3/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVMIA1\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVMIA1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDQO52\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDQO52\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBVIKF\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBVIKF\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[0\]/CLK  r_SEND_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_i_a2_i_i_a2_0\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_i_a2_i_i_a2_0\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_o2\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_o2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_0\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/Y  r_Addr_Data\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2671\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2671\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4CE2\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4CE2\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4_0\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4_0\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI17684\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI17684\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Master_CM_DV_4_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Master_CM_DV_4_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_Master_CM_DV_7/C  MEM_COMMAND_CONTROLLER/r_Master_CM_DV_7/Y  r_Master_CM_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIOHUS8/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIOHUS8/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/Y  r_SEND_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_33/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_33/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_34/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_34/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4UUP1\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4UUP1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge_RNO/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Master_CM_DV_4_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Master_CM_DV_4_sqmuxa/Y  MEM_COMMAND_CONTROLLER/r_Master_CM_DV_7/C  MEM_COMMAND_CONTROLLER/r_Master_CM_DV_7/Y  r_Master_CM_DV_0/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAHBLK\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAHBLK\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI11R3U\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI11R3U\[7\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIKB2P1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIKB2P1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIMMUI1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28_2/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes28_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_0_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_0_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIDEI85_0/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIDEI85_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNICUVST\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNICUVST\[1\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIA3J7\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIA3J7\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVK8FO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVK8FO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMM3DP\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMM3DP\[1\]/Y  r_UART_en/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I93_Y/B  MEM_COMMAND_CONTROLLER/r_TX_Count12_a_4_ADD_13x13_fast_I93_Y/Y  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/A  MEM_COMMAND_CONTROLLER/r_TX_Count12_NE_7_5/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/A  MEM_COMMAND_CONTROLLER/r_TX_Count_RNIV42T6A\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_COM_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_7_sqmuxa_0_o2/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIOHUS8/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIOHUS8/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/Y  r_SEND_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP2T01\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP2T01\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIIQ5MB\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIIQ5MB\[0\]/Y  r_SEND_sm\[6\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[0\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_1/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_i_a2\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_i_a2\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_i_a2\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_i_a2\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[2\]/Y  r_Command\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_20_RNIE74J5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIBG9J\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIBG9J\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQKRN\[9\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQKRN\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12_2/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_72/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_72/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_72_RNIJCIQ4/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_72_RNIJCIQ4/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_4/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_4/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_x2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_x2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1LFC\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1LFC\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAC4M5\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAC4M5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI39U96\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI39U96\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIDEI85/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIDEI85/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI94VM5/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI94VM5/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_6\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_6\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNITDAP\[5\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNITDAP\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIOR9T\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFK9J\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFK9J\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12_2/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[4\]/CLK  r_SEND_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_i_a2_i_i_a2_0\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_i_a2_i_i_a2_0\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_o2\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_o2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_0\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/Y  r_Addr_Data\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_4_1/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_4_1/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_4_3/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_4_3/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c8/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIC16R\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIC16R\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4UUP1\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4UUP1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3_0\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_0_3/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_0_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2671\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2671\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4CE2\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4CE2\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_a2_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_ns_0_0_0_a2_0_1\[0\]/A  MEM_COMMAND_CONTROLLER/r_SEND_sm_ns_0_0_0_a2_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIMH4V\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1BIT1\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1BIT1\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/NOR2A_0/A  MEM_COMMAND_CONTROLLER/fifo_/NOR2A_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\XNOR2_RDIFF\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XNOR2_RDIFF\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_a2_0\[13\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_a2_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_a2\[13\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_a2\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_1_0_tz\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_1_0_tz\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_1_2\[12\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_1_2\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_2\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_2\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIK6I4\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIK6I4\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1LFC_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1LFC_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAC4M5\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAC4M5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI39U96\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI39U96\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_0_a4_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_0_a4_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_i_a2\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_i_a2\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_i_a2\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_i_a2\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[2\]/Y  r_Command\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0_o2/B  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0_o2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0_o2/B  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0_o2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[17\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[5\]/CLK  r_SEND_sm\[5\]/Q  MEM_COMMAND_CONTROLLER/r_Command_prev_6_sqmuxa_0/A  MEM_COMMAND_CONTROLLER/r_Command_prev_6_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/A  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_SEND/CLK  MEM_COMMAND_CONTROLLER/r_SM_SEND/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1_0_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1_0_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNI5VQKC2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNI5VQKC2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/Y  r_Command\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[0\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[0\]/Y  r_Command\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI05PU\[9\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI05PU\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/Y  r_Command\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[4\]/CLK  r_SEND_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_o2_2\[14\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_o2_2\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_o2_0\[16\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_o2_0\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/Y  r_Addr_Data\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Command_prev_6_sqmuxa_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_6_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_6_sqmuxa/A  MEM_COMMAND_CONTROLLER/r_Command_prev_6_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[0\]/Y  r_Command_prev\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_o2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_o2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_0\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/Y  r_Addr_Data\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_5_1\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_5_1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0_2\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0_2\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0_1\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0_1\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_1_0_tz\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_1_0_tz\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[3\]/CLK  r_Command_prev\[3\]/Q  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_a2_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_a2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_0_a2_3\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_0_a2_3\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr11_1_0_i_o3_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/Q  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_33/C  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_33/Y  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_34/A  MEM_COMMAND_CONTROLLER/un1_r_TRANSFER_SIZE_1_I_34/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_o2_1\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_o2_1\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/Y  r_Command\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0_0\[12\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIP2IT1\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIP2IT1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4UUP1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4UUP1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDGEK\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDGEK\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVMIA1\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVMIA1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDQO52\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDQO52\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_0_3/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_0_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[4\]/CLK  r_SEND_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_o2_2\[14\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_o2_2\[14\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_2\[13\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_2\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_o2\[13\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_o2\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_0\[13\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1BIT1\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1BIT1\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVMIA1\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVMIA1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDQO52\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDQO52\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNII3AT5\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_41/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVKQ1\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7TVD\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7TVD\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_o2_1\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_o2_1\[14\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_a2_0\[13\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_a2_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_a2\[13\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_a2\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_56_0_a2/A  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_56_0_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Master_CM_DV_2_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/un1_r_Master_CM_DV_2_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/Y  r_RX_Feature_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_0/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_0/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr13_0_2/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr13_0_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI05PU\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI05PU\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIC16R\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIC16R\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIK6I4\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIK6I4\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1LFC_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1LFC_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAC4M5\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAC4M5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI39U96\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI39U96\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12_0/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un20_0_0_i_a3_i\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/un20_0_0_i_a3_i\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv12/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2JNB3\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/Q  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0_o2/A  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0_o2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[0\]/CLK  r_SEND_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_i_a2_i_i_a2_0\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_i_a2_i_i_a2_0\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2_0\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/Y  r_Addr_Data\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_n1_0_i_a2_1_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_n1_0_i_a2_1_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_m4_i_a3_0_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_o4_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_o4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDGEK\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDGEK\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/Q  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_2\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIP2IT1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIP2IT1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI47KQB\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_73/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_73/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[6\]/CLK  r_SEND_sm\[6\]/Q  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_4_1/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_4_1/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_4_3/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_4_3/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_0/A  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_0/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr13_0_2/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr13_0_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_6/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_54/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_54/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_3\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4CE2\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4CE2\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4_0\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4_0\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[2\]/CLK  r_SEND_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_4_0/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_4_3/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_4_3/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_x2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_x2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1LFC\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1LFC\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAC4M5\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAC4M5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI39U96\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI39U96\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12_1/C  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNI5VQKC2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNI5VQKC2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_11/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_22/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_22/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_OEN_3_i_a2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI8F011/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI8F011/Y  MEM_COMMAND_CONTROLLER/r_UART_OEN/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_35/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_35/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNIU7MI/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNIU7MI/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI25VL2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI25VL2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_0/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr15_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIU1DM\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIU1DM\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIS9N01\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIS9N01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIKD303\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIKD303\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIOHUS8/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIOHUS8/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/Y  r_SEND_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_2/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_28/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[4\]/CLK  r_SEND_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_o2_2\[14\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_o2_2\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_o2_1\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_o2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_m2\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_m2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_3/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_3/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_2/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_2/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_i_a2\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_i_a2\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[3\]/Y  r_Command\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_8/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_8/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_4/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_i_a2\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_i_a2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_i_a2\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_i_a2\[4\]/Y  r_Command_prev\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[3\]/CLK  r_SEND_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_4_0/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_4_0/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_4_3/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_4_3/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12_0/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIFURP1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_12/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_3/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_3/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/C  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[0\]/Y  r_Command_prev\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[0\]/CLK  r_SEND_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_i_a2_i_i_a2_0\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_i_a2_i_i_a2_0\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_o2\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_o2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_0\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/Y  r_Addr_Data\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[0\]/CLK  r_SEND_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_i_a2_i_i_a2_0\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_i_a2_i_i_a2_0\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_o2\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_o2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_0\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a4\[5\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a4\[5\]/Y  r_Addr_Data\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[4\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[3\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIOCJI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[2\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_o2_0\[14\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_o2_0\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/Y  r_Addr_Data\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIS9N01\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIS9N01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIKD303\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIKD303\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIOHUS8/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIOHUS8/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/Y  r_SEND_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4CE2\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4CE2\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4_0\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4_0\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_26/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/B  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_command\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command_RNI75QG\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_command_RNI75QG\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIGBLI2\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIGBLI2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBVIKF\[1\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBVIKF\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_command\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command_RNI75QG\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_command_RNI75QG\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIGBLI2\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIGBLI2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBVIKF\[1\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBVIKF\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12_1/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[14\]/CLK  r_Addr_Data\[14\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1_0_RNO/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1_0_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_1_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNI5VQKC2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNI5VQKC2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[1\]/CLK  r_RECEIVE_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_1/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_1/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIBJID2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_6/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_6/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_5/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_5/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_2/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte55_5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_10/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_5/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_6/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRCIF2\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_60/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_73/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_57/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_52/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI5HNV1\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[0\]/Y  r_Command\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_0\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[1\]/Y  r_Command\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_0\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[3\]/Y  r_Command\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12_0/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_w_Master_RX_Countlto12/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_3\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_3\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_5\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_5\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/Y  r_fifo_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_o4_0_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_o4_0_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_o4_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_o4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_o2_0\[16\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_o2_0\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/Y  r_Addr_Data\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_1_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_1_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RX_Feature_Byte\[0\]/CLK  r_RX_Feature_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_a2_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_SEND_sm_ns_0_0_0_a2_0_0_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_ns_0_0_0_a2_0_0_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_ns_0_0_0_a2_0_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_SEND_sm_ns_0_0_0_a2_0_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_ns_0_0_0_a2_0_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_ns_0_0_0_a2_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVFJS1\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_o2_0\[14\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_o2_0\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_0\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/Y  r_Addr_Data\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_x2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_x2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_a2_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_5\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_5\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/Y  r_fifo_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI05PU\[9\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI05PU\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3_0\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_0_3/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_0_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI16PU\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI16PU\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3_0\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3_0\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_0_3/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_0_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[6\]/CLK  r_SEND_sm\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_1_sqmuxa_1_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_1_sqmuxa_1_0_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_1/C  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_1/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIQQAN2\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_16/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_16/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2671\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI2671\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4CE2\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4CE2\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7TVD\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7TVD\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/Y  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_a2_0\[4\]/C  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_a2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_0_a2_3\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_0_a2_3\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAHBLK\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAHBLK\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI11R3U\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI11R3U\[7\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7IKK1\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBJVG5\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_23/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_23/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[9\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_17/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIJ8PO2\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIJ8PO2\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_14/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_14/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_56/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_70/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_72/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]_RNIPOUB1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI535U1/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI825T4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_a2_4\[14\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_a2_4\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_a2_2\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_a2_2\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_0\[14\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_0\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI5NG32\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/B  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI2C5O/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI2C5O/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[5\]/CLK  r_SEND_sm\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_o2_2\[14\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_o2_2\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_o2_0\[16\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_o2_0\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/Y  r_Addr_Data\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[14\]/CLK  r_Addr_Data\[14\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_ns_0_0_0_a2_0_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_ns_0_0_0_a2_0_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_ns_0_0_0_a2_0_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_ns_0_0_0_a2_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0_o2/B  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0_o2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0_o2/B  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0_o2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_RECEIVE_sm\[4\]/CLK  r_RECEIVE_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_1_sqmuxa_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_1_sqmuxa_0_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_0/C  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_0/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9E121\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNINBSN8\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI2VR8E\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIT165\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIT165\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMMRI\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMMRI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c9/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_2\[13\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_2\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_o2\[13\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_o2\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_0\[13\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_3\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_3\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_5\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_5\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/Y  r_fifo_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0_o2/B  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0_o2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_3_0/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_3_0/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_3/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_3/Y  r_Mem_Power/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[5\]/CLK  r_SEND_sm\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_a3\[5\]/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_2/C  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_2/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_o2_0\[14\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_o2_0\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_a2_0_1\[14\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_a2_0_1\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_2\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_2\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[3\]/CLK  r_RECEIVE_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr13_0_2/C  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr13_0_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_7_sqmuxa_0_o2_3/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_7_sqmuxa_0_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI39U96\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI39U96\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[5\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_1\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_1\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_a2_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr15_15_i_0_a2_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_5\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_o3_5\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/Y  r_fifo_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1LFC_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1LFC_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAC4M5\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAC4M5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI39U96\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI39U96\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_9/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_9/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready_RNIC4AA3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready_RNIC4AA3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI273C3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI273C3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_0\[13\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIRT05\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_DV_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/S  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un1_r_Addr_Data_m\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un1_r_Addr_Data_m\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[9\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[9\]/Y  r_Addr_Data\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/Y  MEM_COMMAND_CONTROLLER/un1_r_Addr_Data_m\[0\]/B  MEM_COMMAND_CONTROLLER/un1_r_Addr_Data_m\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv\[8\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv\[8\]/Y  r_Addr_Data\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[6\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_14/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_14/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_13/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_13/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI1DUC2\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[2\]/CLK  r_RECEIVE_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_1/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_1/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIC16R\[11\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIC16R\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4UUP1\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4UUP1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI59HN3_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9GJ47\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9GJ47\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0_o2/B  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0_o2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_7_0_0/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_7_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_7_0/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_7_0/Y  r_SPI_en/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[1\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_o4_0_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_o4_0_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_o4_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_o4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1571\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1571\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIA3J7\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIA3J7\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVK8FO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVK8FO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMM3DP\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMM3DP\[1\]/Y  r_UART_en/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[2\]/CLK  r_RECEIVE_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/Y  r_Command\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_0/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/B  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[22\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[21\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[20\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[19\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_0_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_8/Y  r_Addr_Data\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/un1_m2_0_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16_0/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[0\]/CLK  r_SEND_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/A  MEM_COMMAND_CONTROLLER/r_Command_prev_1_sqmuxa_1_i_0/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_5_0/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_RECEIVE_sm\[1\]/CLK  r_RECEIVE_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI17684\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI17684\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_7/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_7/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_24/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_24/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr13_0_2/A  MEM_COMMAND_CONTROLLER/r_SEND_sm_tr13_0_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[2\]/CLK  r_SEND_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_o2_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_Command_2_sqmuxa_i_a2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_sn_m1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/Y  r_Command\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready_RNIC4AA3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready_RNIC4AA3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI273C3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI273C3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_6/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_6/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready_RNO/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte26_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_tz/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_tz/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_0_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_0_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_a2_3\[12\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_1\[13\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_1\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_command\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_command\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command_RNI75QG\[0\]/B  MEM_COMMAND_CONTROLLER/r_UART_command_RNI75QG\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNIC8K11\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_command_RNI4T832\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[6\]/CLK  r_SEND_sm\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_0_a4_i/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_0_a4_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_i_a2\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_i_a2\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_i_a2\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_i_a2\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[2\]/Y  r_Command\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_2_sqmuxa_0_a2_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_2_sqmuxa_0_a2_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_0_a2\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_0_a2\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/Y  r_Command\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI1EEF\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI1EEF\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNIU7MI/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNIU7MI/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI25VL2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI25VL2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_23/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_23/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_3/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/S  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_1_tz\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_1_tz\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_9/A  MEM_COMMAND_CONTROLLER/fifo_/INV_9/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_2/A  MEM_COMMAND_CONTROLLER/fifo_/INV_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_16/A  MEM_COMMAND_CONTROLLER/fifo_/INV_16/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_4/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0_1\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0_1\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_1_0_tz\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_1_0_tz\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDGEK\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDGEK\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[4\]/CLK  r_Addr_Data\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_6\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_6\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_o2_2_1\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_o2_2_1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_0_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_0_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_1_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[1\]/CLK  r_RECEIVE_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_0/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_1_0/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[4\]/CLK  r_Addr_Data\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_7\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_7\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_o2_2_1\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_o2_2_1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1LFC\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1LFC\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAC4M5\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAC4M5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI39U96\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI39U96\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/A  MEM_COMMAND_CONTROLLER/UART_Master/r_UART_RX_Ready_prv13/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI2C5O/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI2C5O/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_4/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.num_bytes23_4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_n1_0_i_a2_0_0/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_n1_0_i_a2_0_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_n1_0_i_a2_1_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_n1_0_i_a2_1_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61_0\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIS9N01\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIS9N01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIKD303\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIKD303\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIOHUS8/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIOHUS8/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/Y  r_SEND_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_o4_0_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_o4_0_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_o4_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_o4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVMIA1\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIVMIA1\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDQO52\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDQO52\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9GJ47\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI9GJ47\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/Y  r_SEND_sm\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/Y  r_SEND_sm\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/Y  r_SEND_sm\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/Y  r_SEND_sm\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/Y  r_SEND_sm\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/Y  r_SEND_sm\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_66_0_a2/Y  r_SEND_sm\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI1EEF\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI1EEF\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_2_sqmuxa_0_a2_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_2_sqmuxa_0_a2_0_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0_2\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0_2\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1LFC\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1LFC\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAC4M5\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAC4M5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI39U96\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI39U96\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_1_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_1_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0_0\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_1/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_1/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNISSS53\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_28_RNIC3AK1/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_o2_1\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_o2_1\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_0\[14\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_0\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv/CLK  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv/Q  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/B  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNIUCHD/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/A  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv_RNINC971/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIDDS79\[9\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_15/B  MEM_COMMAND_CONTROLLER/fifo_/OR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_12/B  MEM_COMMAND_CONTROLLER/fifo_/OR2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_1/B  MEM_COMMAND_CONTROLLER/fifo_/OR2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_4/B  MEM_COMMAND_CONTROLLER/fifo_/OR2_4/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_0/B  MEM_COMMAND_CONTROLLER/fifo_/OR2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_6/B  MEM_COMMAND_CONTROLLER/fifo_/OR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_3/B  MEM_COMMAND_CONTROLLER/fifo_/OR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMREBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_5/B  MEM_COMMAND_CONTROLLER/fifo_/OR2_5/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIU1DM\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIU1DM\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIS9N01\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIS9N01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIKD303\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIKD303\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIOHUS8/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIOHUS8/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/Y  r_SEND_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4_0\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4_0\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI5DP31\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIM9G26\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDGEK\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDGEK\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[6\]/B  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[6\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[6\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[5\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[5\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_c10/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_4_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_4_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_0_a2\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_0_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[0\]/Y  r_Command\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[3\]/CLK  r_SEND_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_1_sqmuxa_3_0_a2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_1_sqmuxa_3_0_a2/Y  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_2/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_2/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1LFC_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1LFC_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAC4M5\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAC4M5\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI39U96\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI39U96\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIQ67G1\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0_3\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0_3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_16/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_16/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_57/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_57/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[1\]/CLK  r_RECEIVE_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_3_1/A  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_3_1/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIU1DM\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIU1DM\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIS9N01\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIS9N01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIKD303\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIKD303\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIOHUS8/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIOHUS8/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/Y  r_SEND_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIT165\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIT165\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMMRI\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMMRI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_20/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_20/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_57/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_57/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/C  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1571\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1571\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIA3J7\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIA3J7\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVK8FO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVK8FO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMM3DP\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMM3DP\[1\]/Y  r_UART_en/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI4LKI3\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_56_0_a2/B  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_56_0_a2/Y  r_RECEIVE_sm\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_56_0_a2/B  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_56_0_a2/Y  r_RECEIVE_sm\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_56_0_a2/B  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_56_0_a2/Y  r_RECEIVE_sm\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_56_0_a2/B  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_56_0_a2/Y  r_RECEIVE_sm\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_56_0_a2/B  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_56_0_a2/Y  r_RECEIVE_sm\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_21/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_o2_4\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_1_tz\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_1_tz\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIS9N01\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIS9N01\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIKD303\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIKD303\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIOHUS8/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIOHUS8/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIFFAJI/Y  r_SEND_sm\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Command_prev_6_sqmuxa_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_6_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_0_a2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_0_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[0\]/Y  r_Command\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte_RNI5F3K\[7\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte_RNI5F3K\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte_RNI3D3K\[6\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte_RNI3D3K\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/un20_0_0_i_a3_i\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/S  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_4_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_4_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_0_a2\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_cnst_0_a2\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/Y  r_Command\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[4\]/CLK  r_SEND_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_3_0\[13\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_3_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_3\[13\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_a2_3\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_o2\[13\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_o2\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_0\[13\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/r_Master_CM_DV_7_0/C  MEM_COMMAND_CONTROLLER/r_Master_CM_DV_7_0/Y  MEM_COMMAND_CONTROLLER/r_Master_CM_DV_7/A  MEM_COMMAND_CONTROLLER/r_Master_CM_DV_7/Y  r_Master_CM_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[0\]/CLK  r_RECEIVE_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_3_1/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_3_1/Y  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa/B  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Master_CM_DV_4_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Master_CM_DV_4_sqmuxa/Y  MEM_COMMAND_CONTROLLER/un1_r_Master_CM_DV_2_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/un1_r_Master_CM_DV_2_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/Y  r_RX_Feature_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_4_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_4_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_i_a2\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_i_a2\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[2\]/Y  r_Command\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[4\]/Q  MEM_COMMAND_CONTROLLER/r_SEND_sm_ns_0_0_0_a2_0_0_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_SEND_sm_ns_0_0_0_a2_0_0_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_ns_0_0_0_a2_0_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_SEND_sm_ns_0_0_0_a2_0_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SEND_sm_ns_0_0_0_a2_0_1\[0\]/B  MEM_COMMAND_CONTROLLER/r_SEND_sm_ns_0_0_0_a2_0_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[4\]/CLK  r_SEND_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_o2_2\[14\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_o2_2\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_a2_0_1\[14\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_a2_0_1\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_2\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_2\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIL2FH1\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[1\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/Y  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_a2_0\[4\]/C  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_a2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_0\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRF31A\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRF31A\[7\]/Y  r_RECEIVE_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_7_0_0/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_7_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_7_0/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_7_0/Y  r_SPI_en/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_8/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNISG5D2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_RECEIVE_sm\[0\]/CLK  r_RECEIVE_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_o2_0\[14\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_o2_0\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/Y  r_Addr_Data\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[0\]/CLK  r_SEND_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_o2_i_a2_2\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_o2_i_a2_2\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_a2_2\[14\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_a2_2\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_0\[14\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_0\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_7/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_7/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_6/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_6/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_0/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_RECEIVE_sm\[4\]/CLK  r_RECEIVE_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_o2_0\[14\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_o2_0\[14\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/Y  r_Addr_Data\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_5/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power13/B  MEM_COMMAND_CONTROLLER/r_Mem_Power13/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_3_0/A  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_3_0/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_3/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_3/Y  r_Mem_Power/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_a2_4\[14\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_a2_4\[14\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i_o2\[15\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i_o2\[15\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/Y  r_Addr_Data\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI352C4\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[4\]/CLK  r_SEND_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_1/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_2_1/Y  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/A  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_61/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_61/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_16/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_16/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_78/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_78/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_92/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_15/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[1\]/CLK  r_RECEIVE_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMMRI\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMMRI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_85/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_85/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_13/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_13/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_75/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_75/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_52/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_52/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_24/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_24/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_49/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_49/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_77/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_77/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_86/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_86/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_44/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_44/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_102/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_102/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_43/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_43/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI8VEU4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0_o2/B  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0_o2/Y  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0/B  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0/Y  r_Mem_Power/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNI0CE6\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNI0CE6\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready_RNIC4AA3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready_RNIC4AA3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNO/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_o2\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_o2\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIV22U5\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIV22U5\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIHA9SB\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIHA9SB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3MQAG\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3MQAG\[3\]/Y  r_SEND_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_33/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_33/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_39/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_39/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_9/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_62/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_62/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_100/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_100/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_17/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_2/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_98/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_98/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI5APT1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[7\]/CLK  r_Command_prev\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIT165\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIT165\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMMRI\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMMRI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNI7TGA4\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0_3\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0_3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa/C  MEM_COMMAND_CONTROLLER/r_Command_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_5/Y  r_Command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_51/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_51/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_87/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_87/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_88/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_88/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_o4\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_o4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_70/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_70/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_45/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_45/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_64/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_64/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_35/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_35/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_72/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_72/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[0\]/CLK  r_Command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[1\]/CLK  r_Command\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[2\]/CLK  r_Command\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[3\]/CLK  r_Command\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[4\]/CLK  r_Command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_91/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_91/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_7/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_59/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_SEND/CLK  MEM_COMMAND_CONTROLLER/r_SM_SEND/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa_2/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_SEND_2_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_SEND_2_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI1RCP6/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI1RCP6/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_5/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_RECEIVE_sm\[0\]/CLK  r_RECEIVE_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_a2_4\[14\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv_0_i_a2_4\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_a2_2\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_a2_2\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_0\[14\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_0\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61_0\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRU61_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIV22U5\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIV22U5\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIHA9SB\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIHA9SB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3MQAG\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3MQAG\[3\]/Y  r_SEND_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[0\]/CLK  r_SEND_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_o2_0\[16\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_o2_0\[16\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_0_o4_i_a2\[16\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/Y  r_Addr_Data\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[2\]/CLK  r_SEND_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_4_0/B  MEM_COMMAND_CONTROLLER/un1_r_Mem_Power13_4_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_o2_1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_o2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_m2\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_m2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DOUTB0  MEM_COMMAND_CONTROLLER/fifo_/MX2_15/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DOUTB1  MEM_COMMAND_CONTROLLER/fifo_/MX2_16/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_16/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DOUTB2  MEM_COMMAND_CONTROLLER/fifo_/MX2_61/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_61/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DOUTB3  MEM_COMMAND_CONTROLLER/fifo_/MX2_92/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DOUTB4  MEM_COMMAND_CONTROLLER/fifo_/MX2_78/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_78/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DOUTB5  MEM_COMMAND_CONTROLLER/fifo_/MX2_88/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_88/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DOUTB6  MEM_COMMAND_CONTROLLER/fifo_/MX2_87/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_87/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DOUTB7  MEM_COMMAND_CONTROLLER/fifo_/MX2_51/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_51/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DOUTB0  MEM_COMMAND_CONTROLLER/fifo_/MX2_15/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DOUTB1  MEM_COMMAND_CONTROLLER/fifo_/MX2_16/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_16/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DOUTB2  MEM_COMMAND_CONTROLLER/fifo_/MX2_61/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_61/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DOUTB3  MEM_COMMAND_CONTROLLER/fifo_/MX2_92/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_92/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DOUTB4  MEM_COMMAND_CONTROLLER/fifo_/MX2_78/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_78/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DOUTB5  MEM_COMMAND_CONTROLLER/fifo_/MX2_88/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_88/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DOUTB6  MEM_COMMAND_CONTROLLER/fifo_/MX2_87/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_87/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DOUTB7  MEM_COMMAND_CONTROLLER/fifo_/MX2_51/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_51/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DOUTB0  MEM_COMMAND_CONTROLLER/fifo_/MX2_102/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_102/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DOUTB1  MEM_COMMAND_CONTROLLER/fifo_/MX2_77/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_77/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DOUTB2  MEM_COMMAND_CONTROLLER/fifo_/MX2_43/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_43/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DOUTB3  MEM_COMMAND_CONTROLLER/fifo_/MX2_75/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_75/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DOUTB4  MEM_COMMAND_CONTROLLER/fifo_/MX2_52/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_52/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DOUTB5  MEM_COMMAND_CONTROLLER/fifo_/MX2_24/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_24/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DOUTB6  MEM_COMMAND_CONTROLLER/fifo_/MX2_45/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_45/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DOUTB7  MEM_COMMAND_CONTROLLER/fifo_/MX2_72/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_72/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DOUTB0  MEM_COMMAND_CONTROLLER/fifo_/MX2_44/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_44/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DOUTB1  MEM_COMMAND_CONTROLLER/fifo_/MX2_49/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_49/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DOUTB2  MEM_COMMAND_CONTROLLER/fifo_/MX2_86/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_86/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DOUTB3  MEM_COMMAND_CONTROLLER/fifo_/MX2_85/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_85/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DOUTB4  MEM_COMMAND_CONTROLLER/fifo_/MX2_13/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_13/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DOUTB5  MEM_COMMAND_CONTROLLER/fifo_/MX2_70/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_70/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DOUTB6  MEM_COMMAND_CONTROLLER/fifo_/MX2_35/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_35/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DOUTB7  MEM_COMMAND_CONTROLLER/fifo_/MX2_64/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_64/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_0_a4_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_0_a4_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[5\]/Y  r_Command\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_0_a4_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_0_a4_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[6\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[6\]/Y  r_Command\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_0_a4_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_0_a4_i/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[7\]/Y  r_Command\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_4/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_4/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_2/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/C  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DOUTB0  MEM_COMMAND_CONTROLLER/fifo_/MX2_102/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_102/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DOUTB1  MEM_COMMAND_CONTROLLER/fifo_/MX2_77/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_77/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DOUTB2  MEM_COMMAND_CONTROLLER/fifo_/MX2_43/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_43/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DOUTB3  MEM_COMMAND_CONTROLLER/fifo_/MX2_75/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_75/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DOUTB4  MEM_COMMAND_CONTROLLER/fifo_/MX2_52/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_52/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DOUTB5  MEM_COMMAND_CONTROLLER/fifo_/MX2_24/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_24/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DOUTB6  MEM_COMMAND_CONTROLLER/fifo_/MX2_45/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_45/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DOUTB7  MEM_COMMAND_CONTROLLER/fifo_/MX2_72/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_72/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DOUTB0  MEM_COMMAND_CONTROLLER/fifo_/MX2_98/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_98/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DOUTB1  MEM_COMMAND_CONTROLLER/fifo_/MX2_17/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DOUTB2  MEM_COMMAND_CONTROLLER/fifo_/MX2_100/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_100/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DOUTB3  MEM_COMMAND_CONTROLLER/fifo_/MX2_39/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_39/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DOUTB4  MEM_COMMAND_CONTROLLER/fifo_/MX2_33/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_33/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DOUTB5  MEM_COMMAND_CONTROLLER/fifo_/MX2_62/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_62/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DOUTB6  MEM_COMMAND_CONTROLLER/fifo_/MX2_59/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DOUTB7  MEM_COMMAND_CONTROLLER/fifo_/MX2_91/B  MEM_COMMAND_CONTROLLER/fifo_/MX2_91/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DOUTB0  MEM_COMMAND_CONTROLLER/fifo_/MX2_44/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_44/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DOUTB1  MEM_COMMAND_CONTROLLER/fifo_/MX2_49/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_49/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DOUTB2  MEM_COMMAND_CONTROLLER/fifo_/MX2_86/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_86/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DOUTB3  MEM_COMMAND_CONTROLLER/fifo_/MX2_85/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_85/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DOUTB4  MEM_COMMAND_CONTROLLER/fifo_/MX2_13/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_13/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DOUTB5  MEM_COMMAND_CONTROLLER/fifo_/MX2_70/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_70/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DOUTB6  MEM_COMMAND_CONTROLLER/fifo_/MX2_35/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_35/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DOUTB7  MEM_COMMAND_CONTROLLER/fifo_/MX2_64/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_64/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DOUTB0  MEM_COMMAND_CONTROLLER/fifo_/MX2_98/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_98/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DOUTB1  MEM_COMMAND_CONTROLLER/fifo_/MX2_17/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DOUTB2  MEM_COMMAND_CONTROLLER/fifo_/MX2_100/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_100/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DOUTB3  MEM_COMMAND_CONTROLLER/fifo_/MX2_39/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_39/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DOUTB4  MEM_COMMAND_CONTROLLER/fifo_/MX2_33/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_33/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DOUTB5  MEM_COMMAND_CONTROLLER/fifo_/MX2_62/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_62/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DOUTB6  MEM_COMMAND_CONTROLLER/fifo_/MX2_59/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_59/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/CLKB  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DOUTB7  MEM_COMMAND_CONTROLLER/fifo_/MX2_91/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_91/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/A  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv/CLK  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNIU7MI/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNIU7MI/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI25VL2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI25VL2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI3VSQE/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[2\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0_2\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMMRI\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMMRI\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBPJIO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa/C  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI19QG\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI19QG\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_o4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_o4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_3\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0_3\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0_3\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.wait_cycles_i_a4_RNI5OK62\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_o2\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_o2\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIV22U5\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIV22U5\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIHA9SB\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIHA9SB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3MQAG\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3MQAG\[3\]/Y  r_SEND_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNISRE72\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv\[11\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv\[11\]/Y  r_Addr_Data\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_1_sqmuxa_1_0_a2_i_o2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[10\]/Y  r_Addr_Data\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_2_sqmuxa_0_a2_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_2_sqmuxa_0_a2_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[2\]/Y  r_Command_prev\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[0\]/CLK  r_RECEIVE_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_a2\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_0\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_o2_i_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/Y  r_Addr_Data\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/C  MEM_COMMAND_CONTROLLER/r_Command_prev_0_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_10/Y  r_Command_prev\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_RECEIVE_sm_tr9_5_0_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr9_5_0_i_0_a2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr9_5_0_i_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIMEMK4\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_we_7_0_a3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI0H15R/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIGEJC/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIGEJC/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41_0/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41_0/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIA3J7\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIA3J7\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVK8FO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVK8FO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMM3DP\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMM3DP\[1\]/Y  r_UART_en/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[12\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[12\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_24/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_24/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/INV_28/A  MEM_COMMAND_CONTROLLER/fifo_/INV_28/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_MEMORYRE/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[1\]/CLK  r_RECEIVE_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6R614/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI6R614/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVK8FO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIVK8FO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMM3DP\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMM3DP\[1\]/Y  r_UART_en/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNINIDQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIRS4E1\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNIKU2A3\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIA1SB3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_n1_0_i_a2_0_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_n1_0_i_a2_0_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_n1_0_i_a2_1_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_n1_0_i_a2_1_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_73/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_73/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_15/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_15/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[10\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_4_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_4_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[0\]/Y  r_Command_prev\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNISRE72\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_n1_0_i_a2_0_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_n1_0_i_a2_0_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_n1_0_i_a2_1_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_n1_0_i_a2_1_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/S  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_SEND4_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_SEND4_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2_39/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_39/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/C  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[6\]/CLK  r_SEND_sm\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_o2_1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_o2_1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_m2\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_m2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI6GI61\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI19QG\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI19QG\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0_m2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0_m2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0_a2\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0_a2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0\[1\]/Y  r_SEND_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1571\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1571\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI70E24\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI70E24\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/Y  r_RECEIVE_sm\[0\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_43/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_43/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_3/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_3/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_4/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_4/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_8/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_8/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[14\]/CLK  r_Addr_Data\[14\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_tr13_1_i_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7TVD\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7TVD\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m5_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/S  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIC1NP1\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIAQLV1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIDECV3\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNI7BH7\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI19QG\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI19QG\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDGEK\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDGEK\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIR2DR1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_3/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/A  MEM_COMMAND_CONTROLLER/fifo_/AND3_3/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/A  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_57/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_57/Y  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/A  MEM_COMMAND_CONTROLLER/fifo_/AO1_47/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[6\]/CLK  r_Command_prev\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_0_1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_SEND_sm_ns_0_0_o2_0_1\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0_1\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_a2_0_1\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_1_0_tz\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_1_0_tz\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/B  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV16/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[11\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[10\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[9\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[8\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Command_prev_6_sqmuxa_0/B  MEM_COMMAND_CONTROLLER/r_Command_prev_6_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[2\]/Y  r_Command_prev\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/MEMWEBUBBLE/A  MEM_COMMAND_CONTROLLER/fifo_/MEMWEBUBBLE/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_8/B  MEM_COMMAND_CONTROLLER/fifo_/OR2_8/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIGEJC/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIGEJC/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41_0/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41_0/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI66UI1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIMCNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIV4791\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_5_1\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_a2_5_1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0_2\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0_2\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_0\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0_0\[12\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIKB2P1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIKB2P1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[1\]/CLK  r_RECEIVE_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_Master_CM_DV_2_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/un1_r_Master_CM_DV_2_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/A  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIUBH25/Y  r_RX_Feature_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n4_tz/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n4_tz/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNIOF6F/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIKBQM2\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_tz/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_tz/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIOK5G/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIOK5G/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI1RCP6/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI1RCP6/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_tz/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_tz/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_0_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_0_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n1_tz/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n1_tz/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_1_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_tz/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_tz/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_0_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_0_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_1_0\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_1_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0_0\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i_a2_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i_a2_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_fifo_sm_0_sqmuxa_0_0_0_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_fifo_sm_0_sqmuxa_0_0_0_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMM3DP\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMM3DP\[1\]/Y  r_UART_en/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[5\]/CLK  r_Command\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[5\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[5\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[6\]/CLK  r_Command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[6\]/A  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[6\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[6\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[7\]/CLK  r_Command\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/i_Command_m\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_2_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_2_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_2\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_2\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNI0CE6\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNI0CE6\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1571\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1571\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1L8S8\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1L8S8\[1\]/Y  r_RECEIVE_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0_o2/B  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0_o2/Y  r_Master_CM_DV_0/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0_o2/B  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0_o2/Y  r_Master_CM_DV/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_SEND_2_sqmuxa_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_SEND_2_sqmuxa_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI1RCP6/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI1RCP6/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]_RNIDDOR/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIDPJ61\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNILHHR\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_8/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_64_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_8/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_8/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[1\]/CLK  r_RECEIVE_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_0_a2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_0_a2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNITC8L4\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNITC8L4\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI11R3U\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI11R3U\[7\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_6/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_6/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_7/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_7/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_2_0\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_2_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_2\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_2\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_6/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_6/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_7/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_7/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_5/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIL0R01\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_5/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_5/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_SEND/CLK  MEM_COMMAND_CONTROLLER/r_SM_SEND/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41_0/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIIQO41_0/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNI4B5E1\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIOK5G/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIOK5G/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI1RCP6/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI1RCP6/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[12\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[12\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_79/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_79/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/B  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_SEND/CLK  MEM_COMMAND_CONTROLLER/r_SM_SEND/Q  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI2C5O/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNI2C5O/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/A  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_0_a4_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_0_a4_i/Y  r_Command_prev\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_0_a4_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_0_a4_i/Y  r_Command_prev\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_0_a4_i/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_1_sqmuxa_0_a4_i/Y  r_Command_prev\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/S  MEM_COMMAND_CONTROLLER/UART_Master/un1_r_Master_TX_DV6_1\[0\]/Y  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1_0\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNI34BH1_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIKB2P1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIKB2P1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[14\]/CLK  r_Addr_Data\[14\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0_m2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0_m2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0_a2\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0_a2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0\[1\]/Y  r_SEND_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_4/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_tz/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_tz/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_0/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_RECEIVE_sm\[1\]/CLK  r_RECEIVE_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIQLLD\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIQLLD\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIFODDO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIFODDO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/Y  r_RECEIVE_sm\[0\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_SEND/CLK  MEM_COMMAND_CONTROLLER/r_SM_SEND/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_0_0_o2_0\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_0_0_o2_0\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIDEI85/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIDEI85/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI94VM5/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI94VM5/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_Master_CM_DV_7_0/B  MEM_COMMAND_CONTROLLER/r_Master_CM_DV_7_0/Y  MEM_COMMAND_CONTROLLER/r_Master_CM_DV_7/A  MEM_COMMAND_CONTROLLER/r_Master_CM_DV_7/Y  r_Master_CM_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_SEND/CLK  MEM_COMMAND_CONTROLLER/r_SM_SEND/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_0_0_o2_0\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_0_0_o2_0\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIDEI85_0/B  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIDEI85_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNICUVST\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNICUVST\[1\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_2_0\[12\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_2_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_2\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a2_2\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n1_tz/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n1_tz/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_1_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_17/A  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_17/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/A  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNIPR05\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa_0/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa/B  MEM_COMMAND_CONTROLLER/UART_Master/current_command.prog_data_1_sqmuxa/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNIVN1H\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_0/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNID568\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready_RNIC4AA3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready_RNIC4AA3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI273C3\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI273C3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv/CLK  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_SEND4_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_SM_SEND4_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIF8UD5/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/B  MEM_COMMAND_CONTROLLER/UART_Master/r_fifo_re_0_sqmuxa_1_2_RNIMJUQI2/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/A  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_SEND/CLK  MEM_COMMAND_CONTROLLER/r_SM_SEND/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIOK5G/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIOK5G/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI1RCP6/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNI1RCP6/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/B  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[3\]/CLK  r_SEND_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_4_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_prev_4_sqmuxa/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_0_a2\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_cnst_0_a2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[0\]/Y  r_Command\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNINTHS\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNISRE72\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNISRE72\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNID6EV5\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRMMUB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr9_5_0_i_0_a2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_tr9_5_0_i_0_a2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB1M6T\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNI0CE6\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNI0CE6\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNI4F6B1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNIN2N55\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_3_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_3_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_i_a2\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_i_a2\[4\]/Y  r_Command_prev\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_a2_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns_a2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns\[4\]/Y  r_fifo_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[13\]/CLK  r_Addr_Data\[13\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0_m2\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0_m2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0_a2\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0_a2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0\[1\]/Y  r_SEND_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNID86L\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI78561\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_3_sqmuxa/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_3_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_0_a2\[2\]/Y  r_Command_prev\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[2\]/CLK  r_RECEIVE_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_0_o2_0\[0\]/C  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_0_o2_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_0_m2\[0\]/B  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_0_m2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/Y  r_RECEIVE_sm\[0\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNI2O8Q\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIJQTS\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[14\]/CLK  r_Addr_Data\[14\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_a2_2\[14\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_a2_2\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_0\[14\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_0\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_fifo_sm_0_sqmuxa_0_0_0_o2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_fifo_sm_0_sqmuxa_0_0_0_o2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_fifo_sm_0_sqmuxa_0_0_0_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_fifo_sm_0_sqmuxa_0_0_0_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMM3DP\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMM3DP\[1\]/Y  r_UART_en/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_4/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_4/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_5/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_5/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_54/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_4/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_4/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_28/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_4/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_4/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_74/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_4/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_4/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_27/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_5/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_5/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_97/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_5/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_5/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_5/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_5/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_69/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/B  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[0\]/CLK  r_SEND_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_m2\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_m2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SEND_sm_ns_0_0_0_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIQLLD\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIQLLD\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIFODDO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIFODDO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/Y  r_RECEIVE_sm\[0\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_4/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_4/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_4/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_4/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_4/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_4/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_4/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_4/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_63/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_5/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_5/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_94/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_5/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_5/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_84/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_5/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_5/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_83/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/Q  MEM_COMMAND_CONTROLLER/fifo_/BUFF_5/A  MEM_COMMAND_CONTROLLER/fifo_/BUFF_5/Y  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/S  MEM_COMMAND_CONTROLLER/fifo_/MX2_81/Y  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[3\]/CLK  r_Command_prev\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_262_tz/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_262_tz/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBJ2K4\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBJ2K4\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIFFDC2\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUKJ34\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_1_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_1_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_tz/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_tz/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI2AQG\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNO/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[13\]/CLK  r_Addr_Data\[13\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_o2\[13\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_o2\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_0\[13\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_0_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_0_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_0_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_0_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n7_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_1_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_1_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_1/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m2_0_a2_1/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0_1/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n8_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNI4BONB/Y  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/C  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/Y  r_fifo_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n4_tz/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n4_tz/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m1_0_a2/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI4KS4\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7TVD\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7TVD\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNI78J2\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNI78J2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT r_RECEIVE_sm\[1\]/CLK  r_RECEIVE_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_Master_CM_DV_7_0/A  MEM_COMMAND_CONTROLLER/r_Master_CM_DV_7_0/Y  MEM_COMMAND_CONTROLLER/r_Master_CM_DV_7/A  MEM_COMMAND_CONTROLLER/r_Master_CM_DV_7/Y  r_Master_CM_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNIGBLI2\[1\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIGBLI2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBVIKF\[1\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNIBVIKF\[1\]/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[13\]/CLK  r_Addr_Data\[13\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_a2_0\[13\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_a2_0\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_a2\[13\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0_a2\[13\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv_0_0\[13\]/Y  r_Addr_Data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNIRLE5\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNIRLE5\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m2/S  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m2/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m3/A  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_5_m3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.prog_data\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.prog_data\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.prog_data\[1\]/CLK  MEM_COMMAND_CONTROLLER/current_command.prog_data\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.prog_data\[2\]/CLK  MEM_COMMAND_CONTROLLER/current_command.prog_data\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.prog_data\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.prog_data\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.prog_data\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.prog_data\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNI78J2\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNI78J2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNI53PH\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNI53PH\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[4\]/CLK  r_RECEIVE_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_0_o2_0\[0\]/A  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_0_o2_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_0_m2\[0\]/B  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_0_m2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/Y  r_RECEIVE_sm\[0\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNID7F03\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNI78J2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNI78J2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i_a2_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i_a2_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i\[1\]/C  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_tz/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_tz/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0_1/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n6_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_5/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_2/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_4/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_3/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_2/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/B  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI5410G2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNIGGMJ\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_2/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_RECEIVE_sm\[3\]/CLK  r_RECEIVE_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_0_o2_0\[0\]/B  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_0_o2_0\[0\]/Y  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_0_m2\[0\]/B  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_0_m2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/Y  r_RECEIVE_sm\[0\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNIRLE5\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNIRLE5\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[6\]/CLK  r_Command_prev\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_262_tz/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_262_tz/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBJ2K4\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBJ2K4\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNI78J2\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNI78J2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i_a2_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i_a2_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0/A  MEM_COMMAND_CONTROLLER/r_Mem_Power_4_0_0/Y  r_Mem_Power/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[0\]/CLK  r_SEND_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_i_a2_i_i_a2_0\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_i_a2_i_i_a2_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_17_i_a2_i_i\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_17_i_a2_i_i\[3\]/Y  r_Command_prev\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIDLBI\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNIR4O32\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO_1\[12\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO_1\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[1\]/CLK  clk_div_1M/clk_count\[1\]/Q  clk_div_1M/un3_clk_count_1_I_6/A  clk_div_1M/un3_clk_count_1_I_6/Y  clk_div_1M/un3_clk_count_1_I_7/A  clk_div_1M/un3_clk_count_1_I_7/Y  clk_div_1M/clk_count_RNO\[2\]/C  clk_div_1M/clk_count_RNO\[2\]/Y  clk_div_1M/clk_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0_a2\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0_a2\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_0\[12\]/Y  r_Addr_Data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI6LTPDI\[0\]/C  MEM_COMMAND_CONTROLLER/r_TX_Count_RNI6LTPDI\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/B  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n0_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI273C3\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNI273C3\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_71/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_71/Y  MEM_COMMAND_CONTROLLER/fifo_/\XNOR2_RDIFF\[1\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XNOR2_RDIFF\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_77/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_77/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[2\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_86/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_86/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[3\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_9/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_9/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[4\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_37/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_37/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[6\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_29/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_29/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[5\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_46/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_46/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[7\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_56/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_56/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[8\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_75/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_75/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[9\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[9\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_65/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_65/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[10\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[10\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_76/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_76/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[11\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[11\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/A  MEM_COMMAND_CONTROLLER/fifo_/NAND2_0_RNIVSVK/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[0\]/B  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_WBINNXTSHIFT\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3C_0/C  MEM_COMMAND_CONTROLLER/fifo_/NAND3C_0/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_13/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_13/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_0/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_10/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_0/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_14/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_14/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_1/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_9/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_9/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_5/A  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_5/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_2/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_2/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_3/A  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_3/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_11/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_4/A  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_4/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_7/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_7/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[0\]/CLK  clk_div_1M/clk_count\[0\]/Q  clk_div_1M/un3_clk_count_1_I_6/B  clk_div_1M/un3_clk_count_1_I_6/Y  clk_div_1M/un3_clk_count_1_I_7/A  clk_div_1M/un3_clk_count_1_I_7/Y  clk_div_1M/clk_count_RNO\[2\]/C  clk_div_1M/clk_count_RNO\[2\]/Y  clk_div_1M/clk_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[2\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F_0\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F_0\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7TVD\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI7TVD\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_4/B  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_4/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_7/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_7/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3C_0/B  MEM_COMMAND_CONTROLLER/fifo_/NAND3C_0/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_13/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_13/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_5/B  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_5/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_2/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_2/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_0/B  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_0/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_14/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_14/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F_0\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F_0\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F_0\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F_0\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3C_1/C  MEM_COMMAND_CONTROLLER/fifo_/NAND3C_1/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_4/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_4/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_2/A  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_2/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_5/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_5/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_4/A  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_4/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_1/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_5/A  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_5/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_0/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_1/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_12/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_2/A  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_2/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_3/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_3/A  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_3/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_6/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F_0\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F_0\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNI53PH\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNI53PH\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_1/B  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_1/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_12/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3C_1/B  MEM_COMMAND_CONTROLLER/fifo_/NAND3C_1/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_4/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_4/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_2/B  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_2/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_5/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_5/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_3/B  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_3/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_6/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT r_Command_prev\[5\]/CLK  r_Command_prev\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_262_tz/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_262_tz/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBJ2K4\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIBJ2K4\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIJQVJ61\[0\]/Y  r_RECEIVE_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10_s/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10_s/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n10/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[1\]/CLK  r_SEND_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0_a2\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0_a2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0\[1\]/Y  r_SEND_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB6TT6\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB6TT6\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNIJHBM2\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI3IFG\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[2\]/CLK  clk_div_1M/clk_count\[2\]/Q  clk_div_1M/clk_count_RNI7AC8\[3\]/A  clk_div_1M/clk_count_RNI7AC8\[3\]/Y  clk_div_1M/clk_out_RNO/B  clk_div_1M/clk_out_RNO/Y  clk_div_1M/clk_out/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_7_0_0/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_7_0_0/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_7_0/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_7_0/Y  r_SPI_en/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_3_0/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_3_0/Y  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_3/C  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_3/Y  r_Mem_Power/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIDEI85_0/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIDEI85_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNICUVST\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNICUVST\[1\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[2\]/CLK  clk_div_1M/clk_count\[2\]/Q  clk_div_1M/clk_count_RNI7AC8\[3\]/A  clk_div_1M/clk_count_RNI7AC8\[3\]/Y  clk_div_1M/clk_count_RNO\[2\]/A  clk_div_1M/clk_count_RNO\[2\]/Y  clk_div_1M/clk_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO_0\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[2\]/CLK  clk_div_1M/clk_count\[2\]/Q  clk_div_1M/clk_count_RNI7AC8\[3\]/A  clk_div_1M/clk_count_RNI7AC8\[3\]/Y  clk_div_1M/clk_count_RNO\[0\]/A  clk_div_1M/clk_count_RNO\[0\]/Y  clk_div_1M/clk_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNILG58C\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIB8G8V\[0\]/Y  r_SEND_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMM3DP\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIMM3DP\[1\]/Y  r_UART_en/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[9\]/CLK  r_Addr_Data\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_7_i_m\[9\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_7_i_m\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[9\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[9\]/Y  r_Addr_Data\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[8\]/CLK  r_Addr_Data\[8\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_7_i_m\[8\]/A  MEM_COMMAND_CONTROLLER/r_Addr_Data_7_i_m\[8\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv\[8\]/C  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv\[8\]/Y  r_Addr_Data\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3_0/C  MEM_COMMAND_CONTROLLER/fifo_/NAND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_8/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_8/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3J661\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIHA9SB\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIHA9SB\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3MQAG\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3MQAG\[3\]/Y  r_SEND_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[1\]/CLK  r_RECEIVE_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1L8S8\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1L8S8\[1\]/Y  r_RECEIVE_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNIUEN41\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP2T01\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP2T01\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIIQ5MB\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIIQ5MB\[0\]/Y  r_SEND_sm\[6\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNITC8L4\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNITC8L4\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI11R3U\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI11R3U\[7\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_1/C  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_1/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_9/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_9/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_3/C  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_3/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_11/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3_0/B  MEM_COMMAND_CONTROLLER/fifo_/NAND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_8/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_8/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_0/C  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_0/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_10/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO_0\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO_0\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRQSE\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1L8S8\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1L8S8\[1\]/Y  r_RECEIVE_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNI9Q5Q\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNI9Q5Q\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F_0\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F_0\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNI53PH\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNI53PH\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3C_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND3C_0/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_13/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_13/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3_1/C  MEM_COMMAND_CONTROLLER/fifo_/NAND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_15/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[4\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[0\]/CLK  r_RECEIVE_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_0_m2\[0\]/A  MEM_COMMAND_CONTROLLER/r_RECEIVE_sm_ns_0_0_0_m2\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP06721\[1\]/Y  r_RECEIVE_sm\[0\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[7\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[4\]/CLK  r_Command_prev\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_0\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRF31A\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRF31A\[7\]/Y  r_RECEIVE_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_5/C  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_5/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_0/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_2/C  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_2/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_3/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3_1/B  MEM_COMMAND_CONTROLLER/fifo_/NAND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_15/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_4/C  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_4/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_1/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT r_Command_prev\[2\]/CLK  r_Command_prev\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_0\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_RECEIVE_sm_ns_0_0_a2_0\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRF31A\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIRF31A\[7\]/Y  r_RECEIVE_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[14\]/CLK  r_Addr_Data\[14\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_2\[14\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i_2\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_i\[14\]/Y  r_Addr_Data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNI169J\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3C_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND3C_1/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_4/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_4/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI8F011/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI8F011/Y  MEM_COMMAND_CONTROLLER/r_UART_OEN/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO_0/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n11_s/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n11_s/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n11/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n11/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i_a2_0_0\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i_a2_0_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_5/C  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_5/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_2/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_2/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_0/B  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_0/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_10/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_10/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_3/B  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_3/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_11/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_11/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_4/C  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_4/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_7/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_7/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3_0/A  MEM_COMMAND_CONTROLLER/fifo_/NAND3_0/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_8/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_8/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_1/B  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_1/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_9/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_9/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_0/C  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_0/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_14/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_14/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/BLKA  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F_0\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNIUQ5F_0\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIHG15/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIHG15/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO/B  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV_RNINRRE/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_2/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_UART_en/CLK  r_UART_en/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_0_0_o2_0\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_0_0_o2_0\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIDEI85/C  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIDEI85/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI94VM5/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI94VM5/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[0\]/CLK  r_RECEIVE_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_0_a2_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_0_a2_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI11R3U\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI11R3U\[7\]/Y  r_RECEIVE_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIDEI85/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNIDEI85/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI94VM5/A  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI94VM5/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge_RNI1B3E/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge_RNI1B3E/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge_RNIRPK9/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge_RNIRPK9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge_RNI1B3E/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge_RNI1B3E/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge_RNI1B3E/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge_RNI1B3E/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge_RNIRPK9/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge_RNIRPK9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge_RNIRPK9/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge_RNIRPK9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_4_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_4_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_4/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_4/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0_0/A  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0_0_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0/C  MEM_COMMAND_CONTROLLER/UART_Master/r_m3_0_a2_0/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_3/C  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_3/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_6/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_6/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_1/C  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_1/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_12/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_12/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_2/B  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_2/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_3/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_4/B  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_4/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_1/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_1/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3_1/A  MEM_COMMAND_CONTROLLER/fifo_/NAND3_1/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_15/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_15/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_5/B  MEM_COMMAND_CONTROLLER/fifo_/NAND3A_5/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_0/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_0/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_2/C  MEM_COMMAND_CONTROLLER/fifo_/NAND3B_2/Y  MEM_COMMAND_CONTROLLER/fifo_/OR2_5/A  MEM_COMMAND_CONTROLLER/fifo_/OR2_5/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/BLKB  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIKB2P1\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNIKB2P1\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP2T01\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIP2T01\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIIQ5MB\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIIQ5MB\[0\]/Y  r_SEND_sm\[6\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  MEM_COMMAND_CONTROLLER/r_SM_COM/Q  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/C  MEM_COMMAND_CONTROLLER/r_SM_COM_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_1/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNIRLE5\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNIRLE5\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/A  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12_s/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/C  MEM_COMMAND_CONTROLLER/UART_Master/r_TX_Count_n12/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO_0/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_fifo_sm_ns\[4\]/Y  r_fifo_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNICUVST\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNICUVST\[1\]/Y  r_fifo_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.prog_data\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.prog_data\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[5\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.prog_data\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.prog_data\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[6\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[6\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.prog_data\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.prog_data\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[1\]/CLK  clk_div_1M/clk_count\[1\]/Q  clk_div_1M/un3_clk_count_1_I_8/B  clk_div_1M/un3_clk_count_1_I_8/Y  clk_div_1M/un3_clk_count_1_I_9/A  clk_div_1M/un3_clk_count_1_I_9/Y  clk_div_1M/clk_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_17_i_a2_i_i\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_17_i_a2_i_i\[3\]/Y  r_Command_prev\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO_0\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[2\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO_0\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command_prev\[1\]/CLK  r_Command_prev\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_1_0_tz\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_1_0_tz\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1NUUN\[3\]/Y  r_SEND_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNI9Q5Q\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNI9Q5Q\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[4\]/CLK  r_SEND_sm\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNIAN1HA\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI01IJG\[4\]/Y  r_SEND_sm\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[10\]/CLK  r_Addr_Data\[10\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_7_m\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_7_m\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[10\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[10\]/Y  r_Addr_Data\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[11\]/CLK  r_Addr_Data\[11\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_7_m\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_7_m\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv\[11\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv\[11\]/Y  r_Addr_Data\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i_a2_0_0\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i_a2_0_0\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNIE0ME3\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[9\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[11\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[10\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[9\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[8\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNI9Q5Q\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNI9Q5Q\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNO/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[2\]/CLK  r_RECEIVE_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_a2\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RECEIVE_sm_ns_0_0_a2\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1L8S8\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI1L8S8\[1\]/Y  r_RECEIVE_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[16\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[16\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[17\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[17\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[18\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[18\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[19\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[19\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[20\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[20\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples_RNI5USA1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[9\]/CLK  r_Addr_Data\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un1_r_Addr_Data_m\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/un1_r_Addr_Data_m\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[9\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[9\]/Y  r_Addr_Data\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[8\]/CLK  r_Addr_Data\[8\]/Q  MEM_COMMAND_CONTROLLER/un1_r_Addr_Data_m\[0\]/A  MEM_COMMAND_CONTROLLER/un1_r_Addr_Data_m\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv\[8\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_0_iv\[8\]/Y  r_Addr_Data\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO_0\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[2\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_2/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[4\]/CLK  r_Addr_Data\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0_0\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0_0\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv_0_0\[4\]/Y  r_Addr_Data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_4/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_3/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_2/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_2/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_0/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO_0\[1\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_5/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_4/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_4/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_3/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_0/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_5/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_5/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNI9Q5Q\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNI9Q5Q\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[6\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[12\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[12\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_19/B  MEM_COMMAND_CONTROLLER/fifo_/XNOR2_19/Y  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/B  MEM_COMMAND_CONTROLLER/fifo_/AND2_EMPTYINT/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI2HOM3\[12\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count_RNI2HOM3\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_29/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_29/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/un1_r_TX_Count_1_I_54/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_10/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_1/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_1/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[3\]/CLK  clk_div_1M/clk_count\[3\]/Q  clk_div_1M/clk_count_RNI7AC8\[3\]/B  clk_div_1M/clk_count_RNI7AC8\[3\]/Y  clk_div_1M/clk_out_RNO/B  clk_div_1M/clk_out_RNO/Y  clk_div_1M/clk_out/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_8/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/un1_r_SPI_Clk_Count_1_I_8/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO_0\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_0/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO_0/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[0\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[8\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[8\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[4\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[11\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[10\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[10\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNIJI622/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[2\]/CLK  clk_div_1M/clk_count\[2\]/Q  clk_div_1M/un3_clk_count_1_I_7/B  clk_div_1M/un3_clk_count_1_I_7/Y  clk_div_1M/clk_count_RNO\[2\]/C  clk_div_1M/clk_count_RNO\[2\]/Y  clk_div_1M/clk_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[0\]/CLK  clk_div_1M/clk_count\[0\]/Q  clk_div_1M/un3_clk_count_1_I_8/A  clk_div_1M/un3_clk_count_1_I_8/Y  clk_div_1M/un3_clk_count_1_I_9/A  clk_div_1M/un3_clk_count_1_I_9/Y  clk_div_1M/clk_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_RECEIVE_sm\[3\]/CLK  r_RECEIVE_sm\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_3_sqmuxa/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_3_sqmuxa/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_i_a2\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Command_prev_17_i_a2\[4\]/Y  r_Command_prev\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[1\]/CLK  clk_div_1M/clk_count\[1\]/Q  clk_div_1M/clk_out_RNO/A  clk_div_1M/clk_out_RNO/Y  clk_div_1M/clk_out/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNO/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[0\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_0\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[4\]/CLK  r_Command\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_2\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_2\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Command_15\[4\]/Y  r_Command\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[5\]/CLK  r_Command\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_2\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_2\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[5\]/Y  r_Command\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[6\]/CLK  r_Command\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_2\[6\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_2\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[6\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[6\]/Y  r_Command\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[7\]/CLK  r_Command\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_2\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_2\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[7\]/Y  r_Command\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[1\]/CLK  clk_div_1M/clk_count\[1\]/Q  clk_div_1M/un3_clk_count_1_I_5/B  clk_div_1M/un3_clk_count_1_I_5/Y  clk_div_1M/clk_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_1/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[1\]/CLK  clk_div_1M/clk_count\[1\]/Q  clk_div_1M/clk_count_RNO\[2\]/B  clk_div_1M/clk_count_RNO\[2\]/Y  clk_div_1M/clk_count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[1\]/CLK  clk_div_1M/clk_count\[1\]/Q  clk_div_1M/clk_count_RNO\[0\]/B  clk_div_1M/clk_count_RNO\[0\]/Y  clk_div_1M/clk_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[0\]/CLK  r_Command\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_0\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_0\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[0\]/Y  r_Command\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[1\]/CLK  r_Command\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_0\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_0\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[1\]/Y  r_Command\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[3\]/CLK  r_Command\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_0\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15_0\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[3\]/Y  r_Command\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_UART_en/CLK  r_UART_en/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_i_i_o2\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_fifo_sm_ns_i_i_o2\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i\[1\]/Y  r_fifo_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO_0\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO_0\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready_RNO/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[0\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO_1\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO_0\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[2\]/CLK  clk_div_1M/clk_count\[2\]/Q  clk_div_1M/un3_clk_count_1_I_8/C  clk_div_1M/un3_clk_count_1_I_8/Y  clk_div_1M/un3_clk_count_1_I_9/A  clk_div_1M/un3_clk_count_1_I_9/Y  clk_div_1M/clk_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[2\]/CLK  r_Command\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_2\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_2\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_15\[2\]/Y  r_Command\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI11FP\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO_1\[12\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO_1\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[1\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[2\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_7_0/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_7_0/Y  r_SPI_en/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[2\]/CLK  r_fifo_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_3/B  MEM_COMMAND_CONTROLLER/un1_r_fifo_sm_3/Y  r_Mem_Power/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[6\]/CLK  r_SEND_sm\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_17_i_a2_i_i\[3\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Command_prev_17_i_a2_i_i\[3\]/Y  r_Command_prev\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_fifo_sm\[1\]/CLK  r_fifo_sm\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/B  MEM_COMMAND_CONTROLLER/UART_Master/o_RX_Feature_DV_5_RNIJ3KFV/Y  r_fifo_sm\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i_a3_i\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_sm_ns_i_i_a3_i\[0\]/Y  r_SPI_en/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNO/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/C  MEM_COMMAND_CONTROLLER/r_UART_count_RNO_0\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_4/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_4/Q  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/S  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[5\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/S  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_4/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_4/Q  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/S  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[7\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_4/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_4/Q  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/S  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[1\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_4/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_4/Q  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/S  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[3\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_4/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_4/Q  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/S  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[4\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_4/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_4/Q  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/S  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[6\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_4/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_4/Q  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/S  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[0\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_4/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_4/Q  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/S  MEM_COMMAND_CONTROLLER/fifo_/\MX2_QXI\[2\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[2\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[12\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[12\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_80/Y  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/A  MEM_COMMAND_CONTROLLER/fifo_/\XOR2_RDIFF\[12\]/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[13\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[13\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[13\]/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[13\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[14\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[14\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[14\]/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[14\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[15\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[15\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[15\]/C  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[15\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv/CLK  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIHG15/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int_RNIHG15/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO/B  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv_RNO/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/r_UART_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[1\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_SM_SEND/CLK  MEM_COMMAND_CONTROLLER/r_SM_SEND/Q  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/C  MEM_COMMAND_CONTROLLER/r_SM_SEND_RNO/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Master_CM_DV_0/CLK  r_Master_CM_DV_0/Q  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV_0/CLK  r_Master_CM_DV_0/Q  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV_0/CLK  r_Master_CM_DV_0/Q  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV_0/CLK  r_Master_CM_DV_0/Q  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV_0/CLK  r_Master_CM_DV_0/Q  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV_0/CLK  r_Master_CM_DV_0/Q  MEM_COMMAND_CONTROLLER/current_command.command\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV_0/CLK  r_Master_CM_DV_0/Q  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV_0/CLK  r_Master_CM_DV_0/Q  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV_0/CLK  r_Master_CM_DV_0/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[18\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV_0/CLK  r_Master_CM_DV_0/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[17\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV_0/CLK  r_Master_CM_DV_0/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[16\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV_0/CLK  r_Master_CM_DV_0/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[15\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV_0/CLK  r_Master_CM_DV_0/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[14\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV_0/CLK  r_Master_CM_DV_0/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[13\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV_0/CLK  r_Master_CM_DV_0/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV_0/CLK  r_Master_CM_DV_0/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[11\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV_0/CLK  r_Master_CM_DV_0/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[10\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[1\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[0\]/CLK  r_fifo_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI94VM5/S  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]_RNI94VM5/Y  r_fifo_sm\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Master_CM_DV/CLK  r_Master_CM_DV/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[23\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV/CLK  r_Master_CM_DV/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[22\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV/CLK  r_Master_CM_DV/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[21\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV/CLK  r_Master_CM_DV/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[20\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV/CLK  r_Master_CM_DV/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[19\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV/CLK  r_Master_CM_DV/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[9\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV/CLK  r_Master_CM_DV/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[8\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV/CLK  r_Master_CM_DV/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV/CLK  r_Master_CM_DV/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV/CLK  r_Master_CM_DV/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV/CLK  r_Master_CM_DV/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV/CLK  r_Master_CM_DV/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV/CLK  r_Master_CM_DV/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV/CLK  r_Master_CM_DV/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_Master_CM_DV/CLK  r_Master_CM_DV/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI3LPO4\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[21\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[21\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[22\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[22\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[6\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[23\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[23\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_1\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge_RNI1B3E/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge_RNI1B3E/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO_0\[2\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO_0\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[11\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[11\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[1\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/Q  r_TRANSFER_SIZE\[11\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte_RNI5F3K\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte_RNI5F3K\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/Q  r_TRANSFER_SIZE\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[10\]/CLK  r_Addr_Data\[10\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[10\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_0_iv\[10\]/Y  r_Addr_Data\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[11\]/CLK  r_Addr_Data\[11\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv\[11\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_Addr_Data_29_0_iv\[11\]/Y  r_Addr_Data\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI95RQ\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNI95RQ\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_SEND_sm\[0\]/CLK  r_SEND_sm\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SEND_sm_ns_0_0_0\[1\]/Y  r_SEND_sm\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_transfer_size_DV/CLK  MEM_COMMAND_CONTROLLER/r_transfer_size_DV/Q  r_TRANSFER_SIZE\[12\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_transfer_size_DV/CLK  MEM_COMMAND_CONTROLLER/r_transfer_size_DV/Q  r_TRANSFER_SIZE\[11\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_transfer_size_DV/CLK  MEM_COMMAND_CONTROLLER/r_transfer_size_DV/Q  r_TRANSFER_SIZE\[10\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_transfer_size_DV/CLK  MEM_COMMAND_CONTROLLER/r_transfer_size_DV/Q  r_TRANSFER_SIZE\[9\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_transfer_size_DV/CLK  MEM_COMMAND_CONTROLLER/r_transfer_size_DV/Q  r_TRANSFER_SIZE\[8\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_transfer_size_DV/CLK  MEM_COMMAND_CONTROLLER/r_transfer_size_DV/Q  r_TRANSFER_SIZE\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_transfer_size_DV/CLK  MEM_COMMAND_CONTROLLER/r_transfer_size_DV/Q  r_TRANSFER_SIZE\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_transfer_size_DV/CLK  MEM_COMMAND_CONTROLLER/r_transfer_size_DV/Q  r_TRANSFER_SIZE\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_transfer_size_DV/CLK  MEM_COMMAND_CONTROLLER/r_transfer_size_DV/Q  r_TRANSFER_SIZE\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_transfer_size_DV/CLK  MEM_COMMAND_CONTROLLER/r_transfer_size_DV/Q  r_TRANSFER_SIZE\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_transfer_size_DV/CLK  MEM_COMMAND_CONTROLLER/r_transfer_size_DV/Q  r_TRANSFER_SIZE\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_transfer_size_DV/CLK  MEM_COMMAND_CONTROLLER/r_transfer_size_DV/Q  r_TRANSFER_SIZE\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_transfer_size_DV/CLK  MEM_COMMAND_CONTROLLER/r_transfer_size_DV/Q  r_TRANSFER_SIZE\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[12\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[12\]/Q  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/A  MEM_COMMAND_CONTROLLER/fifo_/XOR2_40/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/B  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL_RNO/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[0\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[1\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[1\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[2\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[3\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[4\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv_2\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[4\]/C  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO_0\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[0\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/Q  r_TRANSFER_SIZE\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[1\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[3\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[4\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[0\]/CLK  clk_div_1M/clk_count\[0\]/Q  clk_div_1M/clk_count_RNO\[0\]/C  clk_div_1M/clk_count_RNO\[0\]/Y  clk_div_1M/clk_count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge_RNO/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/Q  r_TRANSFER_SIZE\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/Q  r_TRANSFER_SIZE\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/Q  r_TRANSFER_SIZE\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/Q  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/Q  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/Q  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_4/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[5\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[5\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[6\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[6\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[6\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[7\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/current_command.addr_data_m\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[7\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[0\]/CLK  clk_div_1M/clk_count\[0\]/Q  clk_div_1M/un3_clk_count_1_I_5/A  clk_div_1M/un3_clk_count_1_I_5/Y  clk_div_1M/clk_count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[2\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/S  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI8F011/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNI8F011/Y  MEM_COMMAND_CONTROLLER/r_UART_OEN/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[12\]/CLK  r_Addr_Data\[12\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_DV/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[15\]/CLK  r_Addr_Data\[15\]/Q  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/B  MEM_COMMAND_CONTROLLER/r_Addr_Data_29_1_iv_0_i\[15\]/Y  r_Addr_Data\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/Q  r_TRANSFER_SIZE\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_0/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/ADDRA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/ADDRA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/ADDRA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/ADDRA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/ADDRA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/ADDRA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/ADDRA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/ADDRA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/ADDRA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/ADDRA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/ADDRA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/ADDRA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/ADDRA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/ADDRA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/ADDRA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/ADDRA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/ADDRA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/ADDRA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/ADDRA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/ADDRA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/ADDRA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/ADDRA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/ADDRA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/ADDRA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/ADDRA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/ADDRA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/ADDRA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/ADDRA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/ADDRA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/ADDRA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/ADDRA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/ADDRA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/ADDRA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/ADDRA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/ADDRA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/ADDRA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/ADDRA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/ADDRA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/ADDRA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/ADDRA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/ADDRA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/ADDRA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/ADDRA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/ADDRA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/ADDRA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/ADDRA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/ADDRA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/ADDRA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/ADDRA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/ADDRA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/ADDRA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/ADDRA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/ADDRA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/ADDRA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/ADDRA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/ADDRA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/ADDRA8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/ADDRA8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/ADDRA8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/ADDRA8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/ADDRA8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/ADDRA8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/ADDRA8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/ADDRA8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2A_0/B  MEM_COMMAND_CONTROLLER/fifo_/AND2A_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_DVLDI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[9\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[9\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[9\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[10\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[10\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[10\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[7\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[6\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[8\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[8\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[8\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge_RNIRPK9/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge_RNIRPK9/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[2\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/Q  MEM_COMMAND_CONTROLLER/fifo_/AND2A_0/A  MEM_COMMAND_CONTROLLER/fifo_/AND2A_0/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_DVLDI/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_WEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/Q  r_TRANSFER_SIZE\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/Q  r_TRANSFER_SIZE\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/Q  r_TRANSFER_SIZE\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNO/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/ADDRA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/ADDRA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/ADDRA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/ADDRA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/ADDRA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/ADDRA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/ADDRA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/ADDRA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_DVLDI/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_DVLDI/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_DVLDI/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_DVLDI/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_DVLDI/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_DVLDI/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_DVLDI/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_DVLDI/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_DVLDI/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_DVLDI/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_DVLDI/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_DVLDI/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_DVLDI/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_DVLDI/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_DVLDI/CLK  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_DVLDI/Q  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT r_SEND_sm\[2\]/CLK  r_SEND_sm\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3MQAG\[3\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte_RNI3MQAG\[3\]/Y  r_SEND_sm\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/ADDRB1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/ADDRB1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/ADDRB1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/ADDRB1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/ADDRB1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/ADDRB1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/ADDRB1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/ADDRB1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/ADDRB2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/ADDRB2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/ADDRB2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/ADDRB2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/ADDRB2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/ADDRB2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/ADDRB2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/ADDRB2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/ADDRB3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/ADDRB3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/ADDRB3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/ADDRB3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/ADDRB3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/ADDRB3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/ADDRB3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/ADDRB3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/ADDRB4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/ADDRB4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/ADDRB4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/ADDRB4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/ADDRB4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/ADDRB4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/ADDRB4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/ADDRB4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/ADDRB6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/ADDRB6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/ADDRB6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/ADDRB6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/ADDRB6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/ADDRB6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/ADDRB6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/ADDRB6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/ADDRB5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/ADDRB5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/ADDRB5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/ADDRB5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/ADDRB5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/ADDRB5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/ADDRB5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/ADDRB5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/ADDRB7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/ADDRB7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/ADDRB7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/ADDRB7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/ADDRB7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/ADDRB7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/ADDRB7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/ADDRB7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/ADDRB8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/ADDRB8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/ADDRB8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/ADDRB8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/ADDRB8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/ADDRB8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/ADDRB8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/ADDRB8  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/Q  r_TRANSFER_SIZE\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/Q  r_RX_Feature_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[5\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte_RNI3D3K\[6\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte_RNI3D3K\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[5\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/r_fifo_data_in_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte_RNI3D3K\[6\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte_RNI3D3K\[6\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte_RNI5F3K\[7\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte_RNI5F3K\[7\]/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_count\[3\]/CLK  clk_div_1M/clk_count\[3\]/Q  clk_div_1M/un3_clk_count_1_I_9/B  clk_div_1M/un3_clk_count_1_I_9/Y  clk_div_1M/clk_count\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/Q  r_RX_Feature_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[7\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/Q  r_RX_Feature_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNO/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/Q  r_TRANSFER_SIZE\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/ADDRB0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/ADDRB0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/ADDRB0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/ADDRB0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/ADDRB0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/ADDRB0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/ADDRB0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/ADDRB0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/CLK  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/Q  r_TRANSFER_SIZE\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[14\]/CLK  r_Addr_Data\[14\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[14\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[0\]/CLK  r_Addr_Data\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a4\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a4\[0\]/Y  r_Addr_Data\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[1\]/CLK  r_Addr_Data\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a4\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a4\[1\]/Y  r_Addr_Data\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[2\]/CLK  r_Addr_Data\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a4\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a4\[2\]/Y  r_Addr_Data\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[3\]/CLK  r_Addr_Data\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_a4\[3\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Addr_Data_29_1_iv_0_a4\[3\]/Y  r_Addr_Data\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[5\]/CLK  r_Addr_Data\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a4\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a4\[5\]/Y  r_Addr_Data\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[6\]/CLK  r_Addr_Data\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a4\[6\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_29_1_iv_0_a4\[6\]/Y  r_Addr_Data\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[7\]/CLK  r_Addr_Data\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_29_1_iv_0_a4\[7\]/Y  r_Addr_Data\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[16\]/CLK  r_Addr_Data\[16\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[16\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[16\]/Y  r_Addr_Data\[16\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[17\]/CLK  r_Addr_Data\[17\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[17\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[17\]/Y  r_Addr_Data\[17\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[18\]/CLK  r_Addr_Data\[18\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[18\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[18\]/Y  r_Addr_Data\[18\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[19\]/CLK  r_Addr_Data\[19\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_m\[19\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_m\[19\]/Y  r_Addr_Data\[19\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[20\]/CLK  r_Addr_Data\[20\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[20\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[20\]/Y  r_Addr_Data\[20\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[21\]/CLK  r_Addr_Data\[21\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[21\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[21\]/Y  r_Addr_Data\[21\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[22\]/CLK  r_Addr_Data\[22\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[22\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/r_Addr_Data_m\[22\]/Y  r_Addr_Data\[22\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[23\]/CLK  r_Addr_Data\[23\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_m\[23\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Addr_Data_m\[23\]/Y  r_Addr_Data\[23\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DINA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DINA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DINA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DINA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DINA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DINA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DINA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/DINA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DINA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DINA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DINA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DINA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DINA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DINA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DINA0  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DINA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DINA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DINA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DINA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DINA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DINA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DINA1  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DINA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DINA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DINA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DINA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DINA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DINA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DINA2  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DINA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DINA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DINA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DINA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DINA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DINA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DINA3  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DINA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DINA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DINA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DINA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DINA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DINA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DINA4  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DINA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DINA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DINA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DINA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DINA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DINA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DINA5  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DINA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DINA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DINA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DINA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DINA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DINA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DINA6  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/DINA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/DINA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/DINA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/DINA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/DINA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/DINA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/Q  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/DINA7  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[0\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[2\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[4\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[5\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[5\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNO/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_clock/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/Q  r_RX_Feature_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[4\]/Q  r_RX_Feature_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[13\]/CLK  r_Addr_Data\[13\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[13\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_RNO/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_RNO/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNO/C  clk_div_1M/clk_out_RNO/Y  clk_div_1M/clk_out/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[6\]/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count_RNO\[6\]/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_OEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_OEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/C  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int_RNO/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state_RNO\[1\]/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[9\]/CLK  r_Addr_Data\[9\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[8\]/CLK  r_Addr_Data\[8\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[10\]/CLK  r_Addr_Data\[10\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[11\]/CLK  r_Addr_Data\[11\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[11\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/Q  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[4\]/CLK  r_Addr_Data\[4\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[1\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[2\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[2\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[3\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[3\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[4\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[4\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[8\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[8\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[0\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[9\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[9\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[1\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[1\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[10\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[10\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[2\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[2\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[11\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[11\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[3\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[3\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/current_command.addr_data\[12\]/CLK  MEM_COMMAND_CONTROLLER/current_command.addr_data\[12\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/A  MEM_COMMAND_CONTROLLER/UART_Master/r_Master_TX_Byte_22_0_iv\[4\]/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_0/B  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_RNO_0/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[5\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[5\]/Q  r_RX_Feature_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[6\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[6\]/Q  r_RX_Feature_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/Q  r_RX_Feature_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[0\]/CLK  r_Command\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[1\]/CLK  r_Command\[1\]/Q  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[2\]/CLK  r_Command\[2\]/Q  MEM_COMMAND_CONTROLLER/current_command.command\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[3\]/CLK  r_Command\[3\]/Q  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[4\]/CLK  r_Command\[4\]/Q  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[5\]/CLK  r_Command\[5\]/Q  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[6\]/CLK  r_Command\[6\]/Q  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Command\[7\]/CLK  r_Command\[7\]/Q  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[5\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[5\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[6\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[6\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/Q  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/Q  MEM_COMMAND_CONTROLLER/r_UART_command\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[15\]/CLK  r_Addr_Data\[15\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[15\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI/E  	(9.0:9.0:9.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.prog_data\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/Q  MEM_COMMAND_CONTROLLER/current_command.prog_data\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/Q  MEM_COMMAND_CONTROLLER/current_command.prog_data\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/Q  MEM_COMMAND_CONTROLLER/current_command.prog_data\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/Q  MEM_COMMAND_CONTROLLER/current_command.prog_data\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/Q  MEM_COMMAND_CONTROLLER/current_command.prog_data\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/Q  MEM_COMMAND_CONTROLLER/current_command.prog_data\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/Q  MEM_COMMAND_CONTROLLER/current_command.prog_data\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[0\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/D  	(8.9:8.9:8.9) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_Clk/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_OEN/CLK  MEM_COMMAND_CONTROLLER/r_UART_OEN/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_Data_In\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_Data_In\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_Data_In\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_Data_In\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_Data_In\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_Data_In\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_Data_In\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_UART_Data_In\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[0\]/Q  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[0\]/CLK  r_Addr_Data\[0\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[1\]/CLK  r_Addr_Data\[1\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[2\]/CLK  r_Addr_Data\[2\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[3\]/CLK  r_Addr_Data\[3\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[5\]/CLK  r_Addr_Data\[5\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[6\]/CLK  r_Addr_Data\[6\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[7\]/CLK  r_Addr_Data\[7\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[16\]/CLK  r_Addr_Data\[16\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[16\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[17\]/CLK  r_Addr_Data\[17\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[17\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[18\]/CLK  r_Addr_Data\[18\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[18\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[19\]/CLK  r_Addr_Data\[19\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[19\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[20\]/CLK  r_Addr_Data\[20\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[20\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[21\]/CLK  r_Addr_Data\[21\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[21\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[22\]/CLK  r_Addr_Data\[22\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[22\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_Addr_Data\[23\]/CLK  r_Addr_Data\[23\]/Q  MEM_COMMAND_CONTROLLER/current_command.addr_data\[23\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/Q  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/Q  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/Q  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/Q  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/Q  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/Q  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/Q  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/CLK  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/Q  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/CLK  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[1\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[1\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[1\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[2\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[2\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[2\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[3\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[3\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[3\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[4\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[4\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[4\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[5\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[5\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[5\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[6\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[6\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[6\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[7\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[7\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[7\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[0\]/CLK  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[0\]/Q  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[0\]/D  	(8.7:8.7:8.7) )

    (PATHCONSTRAINT r_fifo_sm\[3\]/CLK  r_fifo_sm\[3\]/Q  FIFO_TRIG_WR_pad/D  FIFO_TRIG_WR_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCK1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCK1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCK1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCK1/Y  TEST_CS_n_pad/D  TEST_CS_n_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT r_fifo_sm\[4\]/CLK  r_fifo_sm\[4\]/Q  FIFO_TRIG_RE_pad/D  FIFO_TRIG_RE_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_Clk_RNIPB46/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_Clk_RNIPB46/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_Clk_RNIPB46/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_Clk_RNIPB46/Y  TEST_CLK_pad/D  TEST_CLK_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNINLD1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNINLD1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNINLD1/B  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI_RNINLD1/Y  TEST_MOSI_pad/D  TEST_MOSI_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCK1/A  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n_RNIOCK1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  MEM_VCC_pad/D  MEM_VCC_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT r_Mem_Power/CLK  r_Mem_Power/Q  TEST_VCC_pad/D  TEST_VCC_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx_byte\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_bit_sel\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/xmit_state\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/txrdy_int/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_TX/tx/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/last_bit\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_byte\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_shift\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/samples\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_count\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_state\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/stop_strobe/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/receive_full_int/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/make_RX/rx_bit_cnt\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Count\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Byte\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_Byte\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_MOSI/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_Bit_Count\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_RX_Bit_Count\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_SPI_Clk_Edges\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Trailing_Edge/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_Leading_Edge/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_TX_Ready/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_RX_DV/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/o_SPI_Clk/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/SPI_Master_Inst/r_TX_DV/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/tx_hold_reg\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/UART_Master/UART_CORE_0/genblk1.RXRDY/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_fifo_re_delay\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.command\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.command\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.command\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.command\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.command\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.command\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.command\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.command\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[23\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[22\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[21\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[20\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[19\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[18\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[17\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[16\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[15\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[14\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[13\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.addr_data\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_Data_In\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_command\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TRANSFER_SIZE\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/current_command.prog_data\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_fifo_data_in\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_Byte\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_RX_Ready_prv/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_TX_Ready_prv/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_SM_SEND/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_SM_COM/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_count\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_TX_Count\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_fifo_re/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_fifo_we/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_OEN/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_transfer_size_DV/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_UART_WEN/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/r_Master_TX_DV_0/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/CLKB  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_4/CLKA  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_1/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1P0_EMPTY/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_DVLDI/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/CLKB  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_5/CLKA  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1C0_FULL/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/CLKB  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_7/CLKA  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/CLKB  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_1/CLKA  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/CLKB  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_6/CLKA  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/CLKB  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_0/CLKA  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_4/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/DFN1E1C0_0/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_RADDR\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/CLKB  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_3/CLKA  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_MEM_WADDR\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1C0_RDCNT\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/\DFN1E1C0_Q\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/CLKB  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/fifo_/RAM4K9_2/CLKA  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_TX_Count\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_SM_CS\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_n/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/o_RX_Count\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  MEM_COMMAND_CONTROLLER/SPI_CS_Master/r_CS_Inactive_Count\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  FPGA_CLK_pad/D  FPGA_CLK_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Command\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Command\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Command\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Command\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Command\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Command\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Command\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Command\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[23\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[22\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[21\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[20\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[19\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[18\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[17\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[16\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[15\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[14\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[13\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Addr_Data\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Command_prev\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Command_prev\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Command_prev\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Command_prev\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Command_prev\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Command_prev\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Command_prev\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Command_prev\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_TRANSFER_SIZE\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_TRANSFER_SIZE\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_TRANSFER_SIZE\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_TRANSFER_SIZE\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_TRANSFER_SIZE\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_TRANSFER_SIZE\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_TRANSFER_SIZE\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_TRANSFER_SIZE\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_TRANSFER_SIZE\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_TRANSFER_SIZE\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_TRANSFER_SIZE\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_TRANSFER_SIZE\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_TRANSFER_SIZE\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_RX_Feature_Byte\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_RX_Feature_Byte\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_RX_Feature_Byte\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_RX_Feature_Byte\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_RX_Feature_Byte\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_RX_Feature_Byte\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_RX_Feature_Byte\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_RX_Feature_Byte\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_fifo_sm\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_fifo_sm\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_fifo_sm\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_fifo_sm\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_fifo_sm\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_SEND_sm\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_SEND_sm\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_SEND_sm\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_SEND_sm\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_SEND_sm\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_SEND_sm\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_SEND_sm\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_RECEIVE_sm\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_RECEIVE_sm\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_RECEIVE_sm\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_RECEIVE_sm\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_RECEIVE_sm\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Mem_Power/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Master_CM_DV/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_SPI_en/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_UART_en/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clk_div_1M/clk_out/CLK  clk_div_1M/clk_out/Q  clk_div_1M/clk_out_RNIOLD3/A  clk_div_1M/clk_out_RNIOLD3/Y  r_Master_CM_DV_0/CLK  	(100000.0:100000.0:100000.0) )

  )
)
)
