[CONFIG] get parameters from libconfig ../../../targets/PROJECTS/GENERIC-LTE-EPC/CONF/testing_gnb.conf , debug flags: 0x00000000
[CONFIG] function config_libconfig_init returned 0
[CONFIG] config module libconfig loaded
[LIBCONFIG] config: 1/1 parameters successfully set, (1 to default value)
Send signal 35 to display resource usage...
[LIBCONFIG] log_config: 3/3 parameters successfully set, (1 to default value)
[LIBCONFIG] log_config: 52/52 parameters successfully set, (46 to default value)
[LIBCONFIG] log_config: 52/52 parameters successfully set, (52 to default value)
[LIBCONFIG] log_config: 15/15 parameters successfully set, (15 to default value)
[LIBCONFIG] log_config: 15/15 parameters successfully set, (15 to default value)
log init done
[0m[HW]   # /dev/cpu_dma_latency set to 10 us
[0m[0m[1;31m[HW]   Can't set cpu frequency
[0mReading in command-line options
[0m[GNB_APP]   Getting GNBSParams
[0m[LIBCONFIG] (root): 2/2 parameters successfully set, (0 to default value)
[LIBCONFIG] THREAD_STRUCT.[0]: 2/2 parameters successfully set, (0 to default value)
[LIBCONFIG] THREAD_STRUCT.[0]: 2/2 parameters successfully set, (0 to default value)
[CONFIG] parallel_conf is set to 0
[CONFIG] worker_conf is set to 1
Configuration: nb_rrc_inst 1, nb_nr_L1_inst 1, nb_ru 1
[LIBCONFIG] (root): 23/23 parameters successfully set, (19 to default value)
[LIBCONFIG] (root): 5/5 parameters successfully set, (4 to default value)
[LIBCONFIG] TTracer: 4/4 parameters successfully set, (4 to default value)
configuring for RAU/RRU
CPU Freq is 3.092987 
[0m[TMR]   Starting itti queue: TASK_UNKNOWN as task 0
[0m[0m[TMR]   Starting itti queue: TASK_TIMER as task 1
[0m[0m[TMR]   Starting itti queue: TASK_L2L1 as task 2
[0m[0m[TMR]   Starting itti queue: TASK_BM as task 3
[0m[0m[TMR]   Starting itti queue: TASK_PHY_ENB as task 4
[0m[0m[TMR]   Starting itti queue: TASK_MAC_ENB as task 5
[0m[0m[TMR]   Starting itti queue: TASK_RLC_ENB as task 6
[0m[0m[TMR]   Starting itti queue: TASK_RRC_ENB_NB_IoT as task 7
[0m[0m[TMR]   Starting itti queue: TASK_PDCP_ENB as task 8
[0m[0m[TMR]   Starting itti queue: TASK_DATA_FORWARDING as task 9
[0m[0m[TMR]   Starting itti queue: TASK_END_MARKER as task 10
[0m[0m[TMR]   Starting itti queue: TASK_RRC_ENB as task 11
[0m[0m[TMR]   Starting itti queue: TASK_RRC_GNB as task 12
[0m[0m[TMR]   Starting itti queue: TASK_RAL_ENB as task 13
[0m[0m[TMR]   Starting itti queue: TASK_S1AP as task 14
[0m[0m[TMR]   Starting itti queue: TASK_X2AP as task 15
[0m[0m[TMR]   Starting itti queue: TASK_M2AP_ENB as task 16
[0m[0m[TMR]   Starting itti queue: TASK_M2AP_MCE as task 17
[0m[0m[TMR]   Starting itti queue: TASK_M3AP as task 18
[0m[0m[TMR]   Starting itti queue: TASK_M3AP_MME as task 19
[0m[0m[TMR]   Starting itti queue: TASK_M3AP_MCE as task 20
[0m[0m[TMR]   Starting itti queue: TASK_SCTP as task 21
[0m[0m[TMR]   Starting itti queue: TASK_ENB_APP as task 22
[0m[0m[TMR]   Starting itti queue: TASK_GNB_APP as task 23
[0m[0m[TMR]   Starting itti queue: TASK_MCE_APP as task 24
[0m[0m[TMR]   Starting itti queue: TASK_MME_APP as task 25
[0m[0m[TMR]   Starting itti queue: TASK_FLEXRAN_AGENT as task 26
[0m[0m[TMR]   Starting itti queue: TASK_PHY_UE as task 27
[0m[0m[TMR]   Starting itti queue: TASK_MAC_UE as task 28
[0m[0m[TMR]   Starting itti queue: TASK_RLC_UE as task 29
[0m[0m[TMR]   Starting itti queue: TASK_PDCP_UE as task 30
[0m[0m[TMR]   Starting itti queue: TASK_RRC_UE as task 31
[0m[0m[TMR]   Starting itti queue: TASK_NAS_UE as task 32
[0m[0m[TMR]   Starting itti queue: TASK_RAL_UE as task 33
[0m[0m[TMR]   Starting itti queue: TASK_MSC as task 34
[0m[0m[TMR]   Starting itti queue: TASK_GTPV1_U as task 35
[0m[0m[TMR]   Starting itti queue: TASK_UDP as task 36
[0m[0m[TMR]   Starting itti queue: TASK_CU_F1 as task 37
[0m[0m[TMR]   Starting itti queue: TASK_DU_F1 as task 38
[0m[LIBCONFIG] opt: 3/3 parameters successfully set, (3 to default value)
[0m[OPT]   OPT disabled
[0m[NETLINK] Error opening socket -1 (93:Protocol not supported)
[NETLINK] Opened socket with fd -1
[NETLINK] Error fcntl (9:Bad file descriptor)
[0m[HW]   Version: Branch: develop Abrev. Hash: f7dc17e Date: Wed Jul 29 09:20:42 2020 +0200
[0mWait for the ITTI initialize message
[0m[TMR]   Created Posix thread TASK_L2L1
[0m[0m[SCTP]   Starting SCTP layer
[0m[0m[TMR]   Created Posix thread TASK_SCTP
[0m[LIBCONFIG] eNBs.[0]: 1/1 parameters successfully set, (1 to default value)
[LIBCONFIG] gNBs.[0]: 1/1 parameters successfully set, (0 to default value)
[0m[TMR]   Created Posix thread TASK_X2AP
[0m[0m[UDP]   Initializing UDP task interface
[0m[0m[UDP]   Initializing UDP task interface: DONE
[0m[0m[TMR]   Created Posix thread TASK_UDP
[0m[0m[TMR]   Created Posix thread TASK_GTPV1_U
[0m[0m[GTPV1U]   Initializing GTPU stack 0x17e2590
[0m[0m[PHY]   gNB_app_task() Task ready initialize structures
[0m[0m[TMR]   Created Posix thread TASK_GNB_APP
[0m[0m[NR_RRC]   Creating NR RRC gNB Task
[0m[0m[NR_PHY]   RC.gNB = 0x7f13c80008c0
[0m[LIBCONFIG] L1s.[0]: 24/24 parameters successfully set, (22 to default value)
[0m[NR_PHY]   RC.gNB[0] = 0x7f13dfba3010
[0m[0m[NR_RRC]   Entering main loop of NR_RRC message task
[0m[0m[TMR]   Created Posix thread TASK_RRC_GNB
[0mInitializing northbound interface for L1
[0m[PHY]   l1_north_init_gNB() RC.nb_nr_L1_inst:1
[0m[0m[PHY]   Installing callbacks for IF_Module - UL_indication
[0m[0m[MAC]   Allocating shared L1/L2 interface structure for instance 0 @ 0x7f13c8001970
[0m[0m[PHY]   l1_north_init_gNB() RC.gNB[0] installing callbacks
[0m[LIBCONFIG] MACRLCs.[0]: 21/21 parameters successfully set, (18 to default value)
[0m[MAC]   [MAIN] Init function start:nb_nr_macrlc_inst=1
[0mNFAPI MODE:MONOLITHIC
START MAIN THREADS
RC.nb_nr_L1_inst:1
Initializing gNB threads single_thread_flag:1 wait_for_sync:0
[0m[PHY]   gNB L1 structure RC.gNB allocated @ 0x7f13c80008c0
[0m[0m[PHY]   [lte-softmodem.c] gNB structure RC.gNB[0] allocated @ 0x7f13dfba3010
[0m[0m[PHY]   Initializing gNB 0 single_thread_flag:1
[0m[0m[PHY]   Initializing gNB 0
[0m[0m[PHY]   Registering with MAC interface module (before 0x7f13c8001970)
[0m[0m[PHY]   Installing callbacks for IF_Module - UL_indication
[0m[0m[PHY]   Registering with MAC interface module (after 0x7f13c8001970)
[0m[0m[PHY]   Setting indication lists
[0m[0m[PHY]   [nr-softmodem.c] gNB structure allocated
[0mwait_gNBs()
Waiting for gNB L1 instances to all get configured ... sleeping 50ms (nb_nr_sL1_inst 1)
[0m[PDCP]   PDCP layer has been initialized
[0m[0m[PHY]   Installing callbacks for IF_Module - UL_indication
[0m[0m[PHY]   gNB_app_task() RC.nb_nr_L1_inst:1
[0m[0m[PHY]   l1_north_init_gNB() RC.nb_nr_L1_inst:1
[0m[0m[PHY]   Installing callbacks for IF_Module - UL_indication
[0m[0m[PHY]   l1_north_init_gNB() RC.gNB[0] installing callbacks
[0m[0m[GNB_APP]   Allocating gNB_RRC_INST for 1 instances
[0m[0m[PHY]   gNB_app_task() RC.nb_nr_inst:1 RC.nrrrc:0x7f13c8002920
[0m[0m[PHY]   gNB_app_task() Creating RRC instance RC.nrrrc[0]:0x7f13c8002b90 (1 of 1)
[0m[LIBCONFIG] (root): 2/2 parameters successfully set, (0 to default value)
[LIBCONFIG] gNBs.[0]: 14/14 parameters successfully set, (8 to default value)
[LIBCONFIG] gNBs.[0].servingCellConfigCommon.[0]: 155/155 parameters successfully set, (83 to default value)
[0m[RRC]   Read in ServingCellConfigCommon (PhysCellId 0, ABSFREQSSB 641272, DLBand 78, ABSFREQPOINTA 640000, DLBW 106,RACH_TargetReceivedPower -100
[0mChecking element 15 : 4294967295
removing pdsch_TimeDomainAllocationList element 15
List size now 15
Checking element 14 : 4294967295
removing pdsch_TimeDomainAllocationList element 14
List size now 14
Checking element 13 : 4294967295
removing pdsch_TimeDomainAllocationList element 13
List size now 13
Checking element 12 : 4294967295
removing pdsch_TimeDomainAllocationList element 12
List size now 12
Checking element 11 : 4294967295
removing pdsch_TimeDomainAllocationList element 11
List size now 11
Checking element 10 : 4294967295
removing pdsch_TimeDomainAllocationList element 10
List size now 10
Checking element 9 : 4294967295
removing pdsch_TimeDomainAllocationList element 9
List size now 9
Checking element 8 : 4294967295
removing pdsch_TimeDomainAllocationList element 8
List size now 8
Checking element 7 : 4294967295
removing pdsch_TimeDomainAllocationList element 7
List size now 7
Checking element 6 : 4294967295
removing pdsch_TimeDomainAllocationList element 6
List size now 6
Checking element 5 : 4294967295
removing pdsch_TimeDomainAllocationList element 5
List size now 5
Checking element 4 : 4294967295
removing pdsch_TimeDomainAllocationList element 4
List size now 4
Checking element 3 : 0
Checking element 2 : 0
Checking element 1 : 0
Checking element 0 : 0
NRRRC 0: Southbound Transport local_mac
[LIBCONFIG] gNBs.[0].plmn_list.[0]: 3/3 parameters successfully set, (0 to default value)
SSB SCO 31
pdsch_AntennaPorts 1
[0m[GNB_APP]   Sending configuration message to NR_RRC task
[0m[0m[X2AP]   X2AP enabled 
[0m[0m[X2AP]   GNB_ID: 0 
[0m[0m[NR_RRC]   Received message NRRRC_CONFIGURATION_REQ
[0m[0m[NR_RRC]   [gNB 0] Received NRRRC_CONFIGURATION_REQ : 0x7f13c8004140
[0m[LIBCONFIG] (root): 2/2 parameters successfully set, (0 to default value)
[0m[NR_RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] Init...
[0m[LIBCONFIG] gNBs.[0]: 14/14 parameters successfully set, (8 to default value)
[LIBCONFIG] gNBs.[0].plmn_list.[0]: 3/3 parameters successfully set, (0 to default value)
[LIBCONFIG] gNBs.[0].target_enb_x2_ip_address.[0]: 3/3 parameters successfully set, (0 to default value)
[LIBCONFIG] gNBs.[0]: 2/2 parameters successfully set, (0 to default value)
[0m[NR_RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] Checking release 
[0m[LIBCONFIG] gNBs.[0].SCTP: 2/2 parameters successfully set, (0 to default value)
[0m[NR_RRC]   Done init_NR_SI
[0m[LIBCONFIG] gNBs.[0].NETWORK_INTERFACES: 7/7 parameters successfully set, (0 to default value)
[0m[MAC]   Configuring common parameters from NR ServingCellConfig
[0m[0m[PHY]   config_common() dl_BandwidthP:40
[0m[0m[PHY]   Computing dl_frequency (pointA 640000 => 3600000000 (dlmin 3300000, nr_bandtable[27].N_OFFs_DL 620000))
[0m[0m[PHY]   config_common() dl_BandwidthP:40
[0m[0m[GTPV1U]   Configuring GTPu
[0m[0m[PHY]   Computing dl_frequency (pointA 640000 => 3600000000 (dlmin 3300000, nr_bandtable[27].N_OFFs_DL 620000))
[0m[LIBCONFIG] (root): 2/2 parameters successfully set, (0 to default value)
[0m[PHY]   Scanning band 1, dl_min 2110000, ul_min 1920000
[0m[LIBCONFIG] gNBs.[0].NETWORK_INTERFACES: 3/3 parameters successfully set, (0 to default value)
[0m[PHY]   Scanning band 2, dl_min 1930000, ul_min 1850000
[0m[0m[PHY]   Scanning band 3, dl_min 1805000, ul_min 1710000
[0m[0m[GTPV1U]   Configuring GTPu address : 192.168.18.198 -> c612a8c0
[0m[0m[PHY]   Scanning band 5, dl_min 869000, ul_min 824000
[0m[0m[PHY]   Scanning band 7, dl_min 2620000, ul_min 2500000
[0m[0m[GNB_APP]   [gNB 0] gNB_app_register for instance 0
[0m[0m[PHY]   Scanning band 8, dl_min 925000, ul_min 880000
[0m[0m[PHY]   Scanning band 12, dl_min 728000, ul_min 698000
[0m[0m[PHY]   Scanning band 20, dl_min 791000, ul_min 832000
[0m[0m[PHY]   Scanning band 25, dl_min 1930000, ul_min 1850000
[0m[0m[GTPV1U]   Tx UDP_INIT IP addr 192.168.18.198 (868)
[0m[0m[PHY]   Scanning band 28, dl_min 758000, ul_min 703000
[0m[0m[PHY]   Scanning band 34, dl_min 2010000, ul_min 2010000
[0m[0m[PHY]   Scanning band 38, dl_min 2570000, ul_min 2570000
[0m[0m[PHY]   Scanning band 39, dl_min 1880000, ul_min 1880000
[0m[0m[UDP]   Initializing UDP for local address 192.168.18.198 with port 2152
[0m[0m[PHY]   Scanning band 40, dl_min 2300000, ul_min 2300000
[0m[0m[PHY]   Scanning band 41, dl_min 2496000, ul_min 2496000
[0m[0m[PHY]   Scanning band 41, dl_min 2496000, ul_min 2496000
[0m[0m[PHY]   Scanning band 50, dl_min 1432000, ul_min 1432000
[0m[0m[PHY]   Scanning band 51, dl_min 1427000, ul_min 1427000
[0m[0m[PHY]   Scanning band 66, dl_min 2110000, ul_min 1710000
[0m[0m[PHY]   Scanning band 70, dl_min 1995000, ul_min 1695000
[0m[0m[PHY]   Scanning band 71, dl_min 617000, ul_min 663000
[0m[0m[PHY]   Scanning band 74, dl_min 1475000, ul_min 1427000
[0m[0m[PHY]   Scanning band 75, dl_min 1432000, ul_min 0
[0m[0m[PHY]   Scanning band 76, dl_min 1427000, ul_min 0
[0m[0m[PHY]   Scanning band 77, dl_min 3300000, ul_min 3300000
[0m[0m[PHY]   Scanning band 77, dl_min 3300000, ul_min 3300000
[0m[0m[PHY]   Scanning band 78, dl_min 3300000, ul_min 3300000
[0m[0m[PHY]   Scanning band 78, dl_min 3300000, ul_min 3300000
[0m[0m[PHY]   Scanning band 79, dl_min 4400000, ul_min 4400000
[0m[0m[PHY]   Scanning band 79, dl_min 4400000, ul_min 4400000
[0m[0m[PHY]   Scanning band 80, dl_min 0, ul_min 1710000
[0m[0m[PHY]   Scanning band 81, dl_min 0, ul_min 860000
[0m[0m[PHY]   Scanning band 82, dl_min 0, ul_min 832000
[0m[0m[PHY]   Scanning band 83, dl_min 0, ul_min 703000
[0m[0m[PHY]   Scanning band 84, dl_min 0, ul_min 1920000
[0m[0m[PHY]   Scanning band 86, dl_min 0, ul_min 1710000
[0m[0m[PHY]   Scanning band 257, dl_min 26500000, ul_min 26500000
[0m[0m[PHY]   Scanning band 257, dl_min 26500000, ul_min 26500000
[0m[0m[PHY]   Scanning band 258, dl_min 24250000, ul_min 24250000
[0m[0m[PHY]   Scanning band 258, dl_min 24250000, ul_min 24250000
[0m[0m[PHY]   Scanning band 260, dl_min 37000000, ul_min 37000000
[0m[0m[PHY]   Scanning band 260, dl_min 37000000, ul_min 37000000
[0m[0m[PHY]   Scanning band 261, dl_min 27500000, ul_min 27500000
[0m[0m[PHY]   Scanning band 261, dl_min 27500000, ul_min 27500000
[0m[0m[PHY]   DL frequency 3600000000: band 78, frame_type 1, UL frequency 3600000000
[0m found_sequences 16
[0m[MAC]   Set TX/RX antenna number to 1 (num ssb 1: 80000000,0)
[0m[0m[MAC]   Setting TDD configuration period to 6
[0m[0m[PHY]   TDD has been properly configurated
[0m[0m[1;31m[MAC]   rrc_mac_config_req_gNB() /home/eurecom/rakesh/develop/openairinterface5g/openair2/LAYER2/NR_MAC_gNB/config.c:345 RC.nrmac[Mod_idP]->if_inst->NR_PHY_config_req:0x6118b0
[0m[0m[PHY]   Scanning band 1, dl_min 2110000, ul_min 1920000
[0m[0m[PHY]   Scanning band 2, dl_min 1930000, ul_min 1850000
[0m[0m[PHY]   Scanning band 3, dl_min 1805000, ul_min 1710000
[0m[0m[PHY]   Scanning band 5, dl_min 869000, ul_min 824000
[0m[0m[PHY]   Scanning band 7, dl_min 2620000, ul_min 2500000
[0m[0m[PHY]   Scanning band 8, dl_min 925000, ul_min 880000
[0m[0m[PHY]   Scanning band 12, dl_min 728000, ul_min 698000
[0m[0m[PHY]   Scanning band 20, dl_min 791000, ul_min 832000
[0m[0m[PHY]   Scanning band 25, dl_min 1930000, ul_min 1850000
[0m[0m[PHY]   Scanning band 28, dl_min 758000, ul_min 703000
[0m[0m[PHY]   Scanning band 34, dl_min 2010000, ul_min 2010000
[0m[0m[PHY]   Scanning band 38, dl_min 2570000, ul_min 2570000
[0m[0m[PHY]   Scanning band 39, dl_min 1880000, ul_min 1880000
[0m[0m[PHY]   Scanning band 40, dl_min 2300000, ul_min 2300000
[0m[0m[PHY]   Scanning band 41, dl_min 2496000, ul_min 2496000
[0m[0m[PHY]   Scanning band 41, dl_min 2496000, ul_min 2496000
[0m[0m[PHY]   Scanning band 50, dl_min 1432000, ul_min 1432000
[0m[0m[PHY]   Scanning band 51, dl_min 1427000, ul_min 1427000
[0m[0m[PHY]   Scanning band 66, dl_min 2110000, ul_min 1710000
[0m[0m[PHY]   Scanning band 70, dl_min 1995000, ul_min 1695000
[0m[0m[PHY]   Scanning band 71, dl_min 617000, ul_min 663000
[0m[0m[PHY]   Scanning band 74, dl_min 1475000, ul_min 1427000
[0m[0m[PHY]   Scanning band 75, dl_min 1432000, ul_min 0
[0m[0m[PHY]   Scanning band 76, dl_min 1427000, ul_min 0
[0m[0m[PHY]   Scanning band 77, dl_min 3300000, ul_min 3300000
[0m[0m[PHY]   Scanning band 77, dl_min 3300000, ul_min 3300000
[0m[0m[PHY]   Scanning band 78, dl_min 3300000, ul_min 3300000
[0m[0m[PHY]   Scanning band 78, dl_min 3300000, ul_min 3300000
[0m[0m[PHY]   Scanning band 79, dl_min 4400000, ul_min 4400000
[0m[0m[X2AP]   Registered new eNB[0] and home eNB id 3584
[0m[0m[PHY]   Scanning band 79, dl_min 4400000, ul_min 4400000
[0m[0m[X2AP]   eNB[0] eNB id 3584 acting as a listner (server)
[0m[0m[SCTP]   Received SCTP_INIT_MSG_MULTI_REQ
[0m[0m[PHY]   Scanning band 80, dl_min 0, ul_min 1710000
[0m[0m[PHY]   Scanning band 81, dl_min 0, ul_min 860000
[0m[0m[UDP]   Inserting new descriptor for task 35, sd 85
[0m[0m[PHY]   Scanning band 82, dl_min 0, ul_min 832000
[0m[0m[PHY]   Scanning band 83, dl_min 0, ul_min 703000
[0m[0m[UDP]   Initializing UDP for local address 192.168.18.198 with port 2152: DONE
[0m[0m[PHY]   Scanning band 84, dl_min 0, ul_min 1920000
[0m[0m[PHY]   Scanning band 86, dl_min 0, ul_min 1710000
[0m[0m[PHY]   Scanning band 257, dl_min 26500000, ul_min 26500000
[0m[0m[PHY]   Scanning band 257, dl_min 26500000, ul_min 26500000
[0m[0m[PHY]   Scanning band 258, dl_min 24250000, ul_min 24250000
[0m[0m[PHY]   Scanning band 258, dl_min 24250000, ul_min 24250000
[0m[0m[PHY]   Scanning band 260, dl_min 37000000, ul_min 37000000
[0m[0m[PHY]   Scanning band 260, dl_min 37000000, ul_min 37000000
[0m[0m[PHY]   Scanning band 261, dl_min 27500000, ul_min 27500000
[0m[0m[PHY]   Scanning band 261, dl_min 27500000, ul_min 27500000
[0m[0m[PHY]   DL frequency 3619080000: band 78, frame_type 1, UL frequency 3619080000
[0m[0m[PHY]   Configuring MIB for instance 0, : (Nid_cell 0,DL freq 3619080000, UL freq 3619080000)
[0m[0m[PHY]   Initializing frame parms for mu 1, N_RB 106, Ncp 0
[0m[0m[PHY]   gNB 0 configured
[0m[0m[NR_RRC]   [FRAME 00000][eNB][MOD 00][RNTI 0] gNB:OPENAIR NR RRC IN....
[0m[0m[SCTP]   Creating new listen socket on port 36422 with
[0m[0m[SCTP]   ipv4 addresses:
[0m[0m[SCTP]   	- 192.168.18.198
[0m[0m[X2AP]   eNB[0] eNB id 3584 acting as an initiator (client)
[0m[0m[SCTP]   Converted ipv4 address 192.168.18.199 to network type
[0m[0m[SCTP]   sctp_connectx SUCCESS, used 1 addresses assoc_id 41
[0m[0m[SCTP]   Inserted new descriptor for sd 87 in list, nb elements 2, assoc_id 41
[0m[0m[SCTP]   Found data for descriptor 87
[0m[0m[SCTP]   Received notification for sd 87, type 32769
[0m[0m[SCTP]   Client association changed: 0
[0m[0m[SCTP]   ----------------------
[0m[0m[SCTP]   Peer addresses:
[0m[0m[SCTP]       - [192.168.18.199]
[0m[0m[SCTP]   ----------------------
[0m[0m[SCTP]   ----------------------
[0m[0m[SCTP]   SCTP Status:
[0m[0m[SCTP]   assoc id .....: 41
[0m[0m[SCTP]   state ........: 4
[0m[0m[SCTP]   instrms ......: 32
[0m[0m[SCTP]   outstrms .....: 32
[0m[0m[SCTP]   fragmentation : 1452
[0m[0m[SCTP]   pending data .: 0
[0m[0m[SCTP]   unack data ...: 0
[0m[0m[SCTP]   rwnd .........: 106496
[0m[0m[SCTP]   peer info     :
[0m[0m[SCTP]       state ....: 2
[0m[0m[SCTP]       cwnd .....: 4380
[0m[0m[SCTP]       srtt .....: 0
[0m[0m[SCTP]       rto ......: 3000
[0m[0m[SCTP]       mtu ......: 1500
[0m[0m[SCTP]   ----------------------
[0m[0m[SCTP]   Comm up notified for sd 87, assigned assoc_id 41
[0mhere comes the tree (instance 0):
---------------------------------------------
-----------------------
eNB id 0 (null)
state 1
nextstream 0
in_streams 0 out_streams 0
cnx_id 1 assoc_id -1
---------------------------------------------
here comes the tree (instance 0):
---------------------------------------------
-----------------------
eNB id 0 (null)
state 1
nextstream 0
in_streams 0 out_streams 0
cnx_id 1 assoc_id -1
---------------------------------------------
here comes the tree (instance 0):
---------------------------------------------
-----------------------
eNB id 0 (null)
state 1
nextstream 0
in_streams 0 out_streams 0
cnx_id 1 assoc_id -1
---------------------------------------------
here comes the tree (instance 0):
---------------------------------------------
-----------------------
eNB id 0 (null)
state 1
nextstream 0
in_streams 32 out_streams 32
cnx_id 1 assoc_id 41
---------------------------------------------
[0m[X2AP]   3584 -> 00000e
[0m[0m[X2AP]   TAC: 25968 -> 006570
[0m<X2AP-PDU>
    <initiatingMessage>
        <procedureCode>36</procedureCode>
        <criticality><reject/></criticality>
        <value>
            <ENDCX2SetupRequest>
                <protocolIEs>
                    <ENDCX2SetupRequest-IEs>
                        <id>244</id>
                        <criticality><reject/></criticality>
                        <value>
                            <InitiatingNodeType-EndcX2Setup>
                                <init-en-gNB>
                                    <En-gNB-ENDCX2SetupReqIEs>
                                        <id>252</id>
                                        <criticality><reject/></criticality>
                                        <value>
                                            <GlobalGNB-ID>
                                                <pLMN-Identity>22 F2 10</pLMN-Identity>
                                                <gNB-ID>
                                                    <gNB-ID>
                                                        00000000000000000000111000000000
                                                    </gNB-ID>
                                                </gNB-ID>
                                            </GlobalGNB-ID>
                                        </value>
                                    </En-gNB-ENDCX2SetupReqIEs>
                                    <En-gNB-ENDCX2SetupReqIEs>
                                        <id>253</id>
                                        <criticality><reject/></criticality>
                                        <value>
                                            <ServedNRcellsENDCX2ManagementList>
                                                <SEQUENCE>
                                                    <servedNRCellInfo>
                                                        <nrpCI>0</nrpCI>
                                                        <nrCellID>
                                                            <pLMN-Identity>22 F2 10</pLMN-Identity>
                                                            <nRcellIdentifier>
                                                                000000000000000000000000111000000000
                                                            </nRcellIdentifier>
                                                        </nrCellID>
                                                        <fiveGS-TAC>00 65 70</fiveGS-TAC>
                                                        <broadcastPLMNs>
                                                            <PLMN-Identity>22 F2 10</PLMN-Identity>
                                                        </broadcastPLMNs>
                                                        <nrModeInfo>
                                                            <tdd>
                                                                <nRFreqInfo>
                                                                    <nRARFCN>0</nRARFCN>
                                                                    <freqBandListNr>
                                                                        <FreqBandNrItem>
                                                                            <freqBandIndicatorNr>1</freqBandIndicatorNr>
                                                                            <supportedSULBandList>
                                                                                <SupportedSULFreqBandItem>
                                                                                    <freqBandIndicatorNr>80</freqBandIndicatorNr>
                                                                                </SupportedSULFreqBandItem>
                                                                            </supportedSULBandList>
                                                                        </FreqBandNrItem>
                                                                    </freqBandListNr>
                                                                </nRFreqInfo>
                                                                <nR-TxBW>
                                                                    <nRSCS><scs15/></nRSCS>
                                                                    <nRNRB><nrb106/></nRNRB>
                                                                </nR-TxBW>
                                                            </tdd>
                                                        </nrModeInfo>
                                                        <measurementTimingConfiguration>00</measurementTimingConfiguration>
                                                    </servedNRCellInfo>
                                                </SEQUENCE>
                                            </ServedNRcellsENDCX2ManagementList>
                                        </value>
                                    </En-gNB-ENDCX2SetupReqIEs>
                                </init-en-gNB>
                            </InitiatingNodeType-EndcX2Setup>
                        </value>
                    </ENDCX2SetupRequest-IEs>
                </protocolIEs>
            </ENDCX2SetupRequest>
        </value>
    </initiatingMessage>
</X2AP-PDU>
[0m[SCTP]   Successfully sent 66 bytes on stream 0 for assoc_id 41
[0m[0m[SCTP]   Found data for descriptor 87
[0m[0m[SCTP]   Received notification for sd 87, type 32777
[0m[0m[SCTP]   Found data for descriptor 87
[0m[0m[SCTP]   [41][87] Msg of length 53 received from port 36422, on stream 0, PPID 27
[0m[0m[X2AP]   x2ap_eNB_decode_successfuloutcome_message!
[0mgNB L1 are configured
About to Init RU threads RC.nb_RU:1
Initializing RU threads
configuring RU from file
[LIBCONFIG] RUs.[0]: 27/27 parameters successfully set, (17 to default value)
Set RU mask to 1
Creating RC.ru[0]:0x29617c0
Setting function for RU 0 to gNodeB_3GPP
[0m[PHY]   number of L1 instances 1, number of RU 1, number of CPU cores 10
[0m[0m[1;31m[PHY]   DJP - delete code above this /home/eurecom/rakesh/develop/openairinterface5g/executables/nr-ru.c:2254
[0m[0m[PHY]   Copying frame parms from gNB in RC to gNB 0 in ru 0 and frame_parms in ru
[0mconfiguring ru_id 0 (start_rf 0x5b8ad0)
[0m[PHY]   Starting ru_thread 0
[0m[0m[PHY]   Initializing RU proc 0 (,synch_to_ext_device),
[0m[0m[PHY]   Starting RU 0 (,synch_to_ext_device),
[0m[0m[PHY]   Initializing frame parms for mu 1, N_RB 106, Ncp 0
[0m[0m[PHY]   fp->scs=30000
[0m[0m[PHY]   fp->ofdm_symbol_size=1536
[0m[0m[PHY]   init_RU_proc() DJP - added creation of pthread_prach
[0m[0m[PHY]   fp->nb_prefix_samples0=132
[0m[0m[PHY]   fp->nb_prefix_samples=108
[0m[0m[PHY]   fp->slots_per_subframe=2
[0m[0m[PHY]   fp->samples_per_subframe_wCP=43008
[0m[0m[PHY]   fp->samples_per_frame_wCP=430080
[0m[0m[PHY]   fp->samples_per_subframe=46080
[0m[0m[PHY]   fp->samples_per_frame=460800
[0m[0m[PHY]   fp->dl_CarrierFreq=3619080000
[0m[0m[PHY]   fp->ul_CarrierFreq=3619080000
[0mchannel 0, Setting tx_gain offset 0.000000, rx_gain offset 114.000000, tx_freq 3619080000.000000, rx_freq 3619080000.000000
[0m[PHY]   Initializing RU signal buffers (if_south local RF) nb_tx 1
[0m[0m[PHY]   [INIT] common.txdata[0] = 0x7f13d443f040 (1843200 bytes)
[0m[0m[PHY]   nb_tx 1
[0m[0m[PHY]   init feptx thread 0
[0m[0m[PHY]   rxdata_7_5kHz[0] 0x7f13d41c7040 for RU 0
[0m[0m[PHY]   init feptx thread 1
[0mwait RUs
[0m[PHY]   Waiting for RUs to be configured ... RC.ru_mask:01
[0m[0m[PHY]   [INIT] common.txdata_BF= 0x7f13b4000aa0 (8 bytes)
[0m[0m[PHY]   txdataF_BF[0] 0x7f13dfb37040 for RU 0
[0m[0m[PHY]   rxdataF[0] 0x7f13dfae2040 for RU 0
[0m[0m[1;31m[PHY]   [INIT] nr_phy_init_RU() RC.nb_nr_L1_inst:1 
[0m[LIBCONFIG] device.recplay: 7/7 parameters successfully set, (7 to default value)
[LIBCONFIG] device: 1/1 parameters successfully set, (1 to default value)
[LIBCONFIG] loader: 2/2 parameters successfully set, (2 to default value)
[LIBCONFIG] loader.oai_device: 2/2 parameters successfully set, (1 to default value)
[LOADER] library liboai_device.so successfully loaded
[0m[HW]   UHD version 3.15.0.0-54-gbc585b43 (3.15.0)
[0m[0m[HW]   Found USRP b200
[0mFound USRP b200
[0m[PHY]   ru_thread_prach() RACH waiting for RU to be configured
[0m[0m[93m[HW]   Time source set neither in usrp_args nor on command line, using default!
[0mWaiting for reference lock....[0m[PHY]   ru_thread_prach() RACH waiting for RU to be configured
[0mLOCKED
[0m[HW]   USRP locked to external reference!
[0m[0m[HW]   cal 0: freq 3500000000.000000, offset 44.000000, diff 119080000.000000
[0m[0m[HW]   cal 1: freq 2660000000.000000, offset 49.800000, diff 959080000.000000
[0m[0m[HW]   cal 2: freq 2300000000.000000, offset 51.000000, diff 1319080000.000000
[0m[0m[HW]   cal 3: freq 1880000000.000000, offset 53.000000, diff 1739080000.000000
[0m[0m[HW]   cal 4: freq 816000000.000000, offset 57.000000, diff 2803080000.000000
[0m[0m[HW]   RX Gain 0 114.000000 (44.000000) => 70.000000 (max 76.000000)
[0m[0m[HW]   USRP TX_GAIN:89.75 gain_range:89.75 tx_gain:0.00
[0m[0m[HW]   Actual master clock: 46.080000MHz...
[0m[0m[HW]   Actual clock source external...
[0m[0m[HW]   Actual time source internal...
[0m[0m[PHY]   ru_thread_prach() RACH waiting for RU to be configured
[0m[0m[HW]   RF board max packet size 1916, size for 100µs jitter 4608 
[0m[0m[HW]   rx_max_num_samps 1916
[0m[0m[HW]   RX Channel 0
[0m[0m[HW]     Actual RX sample rate: 46.080000MSps...
[0m[0m[HW]     Actual RX frequency: 3.619080GHz...
[0m[0m[HW]     Actual RX gain: 70.000000...
[0m[0m[HW]     Actual RX bandwidth: 40.000000M...
[0m[0m[HW]     Actual RX antenna: RX2...
[0m[0m[HW]   TX Channel 0
[0m[0m[HW]     Actual TX sample rate: 46.080000MSps...
[0m[0m[HW]     Actual TX frequency: 3.619080GHz...
[0m[0m[HW]     Actual TX gain: 89.750000...
[0m[0m[HW]     Actual TX bandwidth: 40.000000M...
[0m[0m[HW]     Actual TX antenna: TX/RX...
[0m[0m[HW]     Actual TX packet size: 1916
[0m[0m[HW]   Device timestamp: 2.838549...
[0m[0m[HW]   [RAU] has loaded USRP B200 device.
[0msetup_RU_buffers: frame_parms = 0x7f13dfb62010
[0m[PHY]   RU 0 Setting N_TA_offset to 600 samples (factor 1.500000, UL Freq 3600000, N_RB 106)
[0m[0m[PHY]   Signaling main thread that RU 0 is ready
[0mwaiting for sync (ru_thread,-1/0xf5ea38,0x18fb240,0x17e0f80)
RC.ru_mask:00
[0m[PHY]   RUs configured
[0mALL RUs READY!
RC.nb_RU:1
ALL RUs ready - init gNBs
Not NFAPI mode - call init_eNB_afterRU()
[0m[PHY]   init_eNB_afterRU() RC.nb_nr_inst:1
[0m[0m[PHY]   RC.nb_nr_CC[inst:0]:0x7f13dfba3010
[0m[0m[PHY]   [gNB 0] phy_init_nr_gNB() About to wait for gNB to be configured
[0m[LIBCONFIG] loader.dfts: 2/2 parameters successfully set, (1 to default value)
[LOADER] library libdfts.so successfully loaded
i 0, lut_num (1,1,1,1,1,1,1,1)
i 1, lut_num (0,1,1,1,1,1,1,1)
i 2, lut_num (1,1,0,1,1,1,1,1)
i 3, lut_num (0,1,0,1,1,1,1,1)
i 4, lut_num (1,1,1,1,0,1,1,1)
i 5, lut_num (0,1,1,1,0,1,1,1)
i 6, lut_num (1,1,0,1,0,1,1,1)
i 7, lut_num (0,1,0,1,0,1,1,1)
i 8, lut_num (1,1,1,1,1,1,0,1)
i 9, lut_num (0,1,1,1,1,1,0,1)
i 10, lut_num (1,1,0,1,1,1,0,1)
i 11, lut_num (0,1,0,1,1,1,0,1)
i 12, lut_num (1,1,1,1,0,1,0,1)
i 13, lut_num (0,1,1,1,0,1,0,1)
i 14, lut_num (1,1,0,1,0,1,0,1)
i 15, lut_num (0,1,0,1,0,1,0,1)
i 16, lut_num (1,0,1,1,1,1,1,1)
i 17, lut_num (0,0,1,1,1,1,1,1)
i 18, lut_num (1,0,0,1,1,1,1,1)
i 19, lut_num (0,0,0,1,1,1,1,1)
i 20, lut_num (1,0,1,1,0,1,1,1)
i 21, lut_num (0,0,1,1,0,1,1,1)
i 22, lut_num (1,0,0,1,0,1,1,1)
i 23, lut_num (0,0,0,1,0,1,1,1)
i 24, lut_num (1,0,1,1,1,1,0,1)
i 25, lut_num (0,0,1,1,1,1,0,1)
i 26, lut_num (1,0,0,1,1,1,0,1)
i 27, lut_num (0,0,0,1,1,1,0,1)
i 28, lut_num (1,0,1,1,0,1,0,1)
i 29, lut_num (0,0,1,1,0,1,0,1)
i 30, lut_num (1,0,0,1,0,1,0,1)
i 31, lut_num (0,0,0,1,0,1,0,1)
i 32, lut_num (1,1,1,0,1,1,1,1)
i 33, lut_num (0,1,1,0,1,1,1,1)
i 34, lut_num (1,1,0,0,1,1,1,1)
i 35, lut_num (0,1,0,0,1,1,1,1)
i 36, lut_num (1,1,1,0,0,1,1,1)
i 37, lut_num (0,1,1,0,0,1,1,1)
i 38, lut_num (1,1,0,0,0,1,1,1)
i 39, lut_num (0,1,0,0,0,1,1,1)
i 40, lut_num (1,1,1,0,1,1,0,1)
i 41, lut_num (0,1,1,0,1,1,0,1)
i 42, lut_num (1,1,0,0,1,1,0,1)
i 43, lut_num (0,1,0,0,1,1,0,1)
i 44, lut_num (1,1,1,0,0,1,0,1)
i 45, lut_num (0,1,1,0,0,1,0,1)
i 46, lut_num (1,1,0,0,0,1,0,1)
i 47, lut_num (0,1,0,0,0,1,0,1)
i 48, lut_num (1,0,1,0,1,1,1,1)
i 49, lut_num (0,0,1,0,1,1,1,1)
i 50, lut_num (1,0,0,0,1,1,1,1)
i 51, lut_num (0,0,0,0,1,1,1,1)
i 52, lut_num (1,0,1,0,0,1,1,1)
i 53, lut_num (0,0,1,0,0,1,1,1)
i 54, lut_num (1,0,0,0,0,1,1,1)
i 55, lut_num (0,0,0,0,0,1,1,1)
i 56, lut_num (1,0,1,0,1,1,0,1)
i 57, lut_num (0,0,1,0,1,1,0,1)
i 58, lut_num (1,0,0,0,1,1,0,1)
i 59, lut_num (0,0,0,0,1,1,0,1)
i 60, lut_num (1,0,1,0,0,1,0,1)
i 61, lut_num (0,0,1,0,0,1,0,1)
i 62, lut_num (1,0,0,0,0,1,0,1)
i 63, lut_num (0,0,0,0,0,1,0,1)
i 64, lut_num (1,1,1,1,1,0,1,1)
i 65, lut_num (0,1,1,1,1,0,1,1)
i 66, lut_num (1,1,0,1,1,0,1,1)
i 67, lut_num (0,1,0,1,1,0,1,1)
i 68, lut_num (1,1,1,1,0,0,1,1)
i 69, lut_num (0,1,1,1,0,0,1,1)
i 70, lut_num (1,1,0,1,0,0,1,1)
i 71, lut_num (0,1,0,1,0,0,1,1)
i 72, lut_num (1,1,1,1,1,0,0,1)
i 73, lut_num (0,1,1,1,1,0,0,1)
i 74, lut_num (1,1,0,1,1,0,0,1)
i 75, lut_num (0,1,0,1,1,0,0,1)
i 76, lut_num (1,1,1,1,0,0,0,1)
i 77, lut_num (0,1,1,1,0,0,0,1)
i 78, lut_num (1,1,0,1,0,0,0,1)
i 79, lut_num (0,1,0,1,0,0,0,1)
i 80, lut_num (1,0,1,1,1,0,1,1)
i 81, lut_num (0,0,1,1,1,0,1,1)
i 82, lut_num (1,0,0,1,1,0,1,1)
i 83, lut_num (0,0,0,1,1,0,1,1)
i 84, lut_num (1,0,1,1,0,0,1,1)
i 85, lut_num (0,0,1,1,0,0,1,1)
i 86, lut_num (1,0,0,1,0,0,1,1)
i 87, lut_num (0,0,0,1,0,0,1,1)
i 88, lut_num (1,0,1,1,1,0,0,1)
i 89, lut_num (0,0,1,1,1,0,0,1)
i 90, lut_num (1,0,0,1,1,0,0,1)
i 91, lut_num (0,0,0,1,1,0,0,1)
i 92, lut_num (1,0,1,1,0,0,0,1)
i 93, lut_num (0,0,1,1,0,0,0,1)
i 94, lut_num (1,0,0,1,0,0,0,1)
i 95, lut_num (0,0,0,1,0,0,0,1)
i 96, lut_num (1,1,1,0,1,0,1,1)
i 97, lut_num (0,1,1,0,1,0,1,1)
i 98, lut_num (1,1,0,0,1,0,1,1)
i 99, lut_num (0,1,0,0,1,0,1,1)
i 100, lut_num (1,1,1,0,0,0,1,1)
i 101, lut_num (0,1,1,0,0,0,1,1)
i 102, lut_num (1,1,0,0,0,0,1,1)
i 103, lut_num (0,1,0,0,0,0,1,1)
i 104, lut_num (1,1,1,0,1,0,0,1)
i 105, lut_num (0,1,1,0,1,0,0,1)
i 106, lut_num (1,1,0,0,1,0,0,1)
i 107, lut_num (0,1,0,0,1,0,0,1)
i 108, lut_num (1,1,1,0,0,0,0,1)
i 109, lut_num (0,1,1,0,0,0,0,1)
i 110, lut_num (1,1,0,0,0,0,0,1)
i 111, lut_num (0,1,0,0,0,0,0,1)
i 112, lut_num (1,0,1,0,1,0,1,1)
i 113, lut_num (0,0,1,0,1,0,1,1)
i 114, lut_num (1,0,0,0,1,0,1,1)
i 115, lut_num (0,0,0,0,1,0,1,1)
i 116, lut_num (1,0,1,0,0,0,1,1)
i 117, lut_num (0,0,1,0,0,0,1,1)
i 118, lut_num (1,0,0,0,0,0,1,1)
i 119, lut_num (0,0,0,0,0,0,1,1)
i 120, lut_num (1,0,1,0,1,0,0,1)
i 121, lut_num (0,0,1,0,1,0,0,1)
i 122, lut_num (1,0,0,0,1,0,0,1)
i 123, lut_num (0,0,0,0,1,0,0,1)
i 124, lut_num (1,0,1,0,0,0,0,1)
i 125, lut_num (0,0,1,0,0,0,0,1)
i 126, lut_num (1,0,0,0,0,0,0,1)
i 127, lut_num (0,0,0,0,0,0,0,1)
i 128, lut_num (1,1,1,1,1,1,1,0)
i 129, lut_num (0,1,1,1,1,1,1,0)
i 130, lut_num (1,1,0,1,1,1,1,0)
i 131, lut_num (0,1,0,1,1,1,1,0)
i 132, lut_num (1,1,1,1,0,1,1,0)
i 133, lut_num (0,1,1,1,0,1,1,0)
i 134, lut_num (1,1,0,1,0,1,1,0)
i 135, lut_num (0,1,0,1,0,1,1,0)
i 136, lut_num (1,1,1,1,1,1,0,0)
i 137, lut_num (0,1,1,1,1,1,0,0)
i 138, lut_num (1,1,0,1,1,1,0,0)
i 139, lut_num (0,1,0,1,1,1,0,0)
i 140, lut_num (1,1,1,1,0,1,0,0)
i 141, lut_num (0,1,1,1,0,1,0,0)
i 142, lut_num (1,1,0,1,0,1,0,0)
i 143, lut_num (0,1,0,1,0,1,0,0)
i 144, lut_num (1,0,1,1,1,1,1,0)
i 145, lut_num (0,0,1,1,1,1,1,0)
i 146, lut_num (1,0,0,1,1,1,1,0)
i 147, lut_num (0,0,0,1,1,1,1,0)
i 148, lut_num (1,0,1,1,0,1,1,0)
i 149, lut_num (0,0,1,1,0,1,1,0)
i 150, lut_num (1,0,0,1,0,1,1,0)
i 151, lut_num (0,0,0,1,0,1,1,0)
i 152, lut_num (1,0,1,1,1,1,0,0)
i 153, lut_num (0,0,1,1,1,1,0,0)
i 154, lut_num (1,0,0,1,1,1,0,0)
i 155, lut_num (0,0,0,1,1,1,0,0)
i 156, lut_num (1,0,1,1,0,1,0,0)
i 157, lut_num (0,0,1,1,0,1,0,0)
i 158, lut_num (1,0,0,1,0,1,0,0)
i 159, lut_num (0,0,0,1,0,1,0,0)
i 160, lut_num (1,1,1,0,1,1,1,0)
i 161, lut_num (0,1,1,0,1,1,1,0)
i 162, lut_num (1,1,0,0,1,1,1,0)
i 163, lut_num (0,1,0,0,1,1,1,0)
i 164, lut_num (1,1,1,0,0,1,1,0)
i 165, lut_num (0,1,1,0,0,1,1,0)
i 166, lut_num (1,1,0,0,0,1,1,0)
i 167, lut_num (0,1,0,0,0,1,1,0)
i 168, lut_num (1,1,1,0,1,1,0,0)
i 169, lut_num (0,1,1,0,1,1,0,0)
i 170, lut_num (1,1,0,0,1,1,0,0)
i 171, lut_num (0,1,0,0,1,1,0,0)
i 172, lut_num (1,1,1,0,0,1,0,0)
i 173, lut_num (0,1,1,0,0,1,0,0)
i 174, lut_num (1,1,0,0,0,1,0,0)
i 175, lut_num (0,1,0,0,0,1,0,0)
i 176, lut_num (1,0,1,0,1,1,1,0)
i 177, lut_num (0,0,1,0,1,1,1,0)
i 178, lut_num (1,0,0,0,1,1,1,0)
i 179, lut_num (0,0,0,0,1,1,1,0)
i 180, lut_num (1,0,1,0,0,1,1,0)
i 181, lut_num (0,0,1,0,0,1,1,0)
i 182, lut_num (1,0,0,0,0,1,1,0)
i 183, lut_num (0,0,0,0,0,1,1,0)
i 184, lut_num (1,0,1,0,1,1,0,0)
i 185, lut_num (0,0,1,0,1,1,0,0)
i 186, lut_num (1,0,0,0,1,1,0,0)
i 187, lut_num (0,0,0,0,1,1,0,0)
i 188, lut_num (1,0,1,0,0,1,0,0)
i 189, lut_num (0,0,1,0,0,1,0,0)
i 190, lut_num (1,0,0,0,0,1,0,0)
i 191, lut_num (0,0,0,0,0,1,0,0)
i 192, lut_num (1,1,1,1,1,0,1,0)
i 193, lut_num (0,1,1,1,1,0,1,0)
i 194, lut_num (1,1,0,1,1,0,1,0)
i 195, lut_num (0,1,0,1,1,0,1,0)
i 196, lut_num (1,1,1,1,0,0,1,0)
i 197, lut_num (0,1,1,1,0,0,1,0)
i 198, lut_num (1,1,0,1,0,0,1,0)
i 199, lut_num (0,1,0,1,0,0,1,0)
i 200, lut_num (1,1,1,1,1,0,0,0)
i 201, lut_num (0,1,1,1,1,0,0,0)
i 202, lut_num (1,1,0,1,1,0,0,0)
i 203, lut_num (0,1,0,1,1,0,0,0)
i 204, lut_num (1,1,1,1,0,0,0,0)
i 205, lut_num (0,1,1,1,0,0,0,0)
i 206, lut_num (1,1,0,1,0,0,0,0)
i 207, lut_num (0,1,0,1,0,0,0,0)
i 208, lut_num (1,0,1,1,1,0,1,0)
i 209, lut_num (0,0,1,1,1,0,1,0)
i 210, lut_num (1,0,0,1,1,0,1,0)
i 211, lut_num (0,0,0,1,1,0,1,0)
i 212, lut_num (1,0,1,1,0,0,1,0)
i 213, lut_num (0,0,1,1,0,0,1,0)
i 214, lut_num (1,0,0,1,0,0,1,0)
i 215, lut_num (0,0,0,1,0,0,1,0)
i 216, lut_num (1,0,1,1,1,0,0,0)
i 217, lut_num (0,0,1,1,1,0,0,0)
i 218, lut_num (1,0,0,1,1,0,0,0)
i 219, lut_num (0,0,0,1,1,0,0,0)
i 220, lut_num (1,0,1,1,0,0,0,0)
i 221, lut_num (0,0,1,1,0,0,0,0)
i 222, lut_num (1,0,0,1,0,0,0,0)
i 223, lut_num (0,0,0,1,0,0,0,0)
i 224, lut_num (1,1,1,0,1,0,1,0)
i 225, lut_num (0,1,1,0,1,0,1,0)
i 226, lut_num (1,1,0,0,1,0,1,0)
i 227, lut_num (0,1,0,0,1,0,1,0)
i 228, lut_num (1,1,1,0,0,0,1,0)
i 229, lut_num (0,1,1,0,0,0,1,0)
i 230, lut_num (1,1,0,0,0,0,1,0)
i 231, lut_num (0,1,0,0,0,0,1,0)
i 232, lut_num (1,1,1,0,1,0,0,0)
i 233, lut_num (0,1,1,0,1,0,0,0)
i 234, lut_num (1,1,0,0,1,0,0,0)
i 235, lut_num (0,1,0,0,1,0,0,0)
i 236, lut_num (1,1,1,0,0,0,0,0)
i 237, lut_num (0,1,1,0,0,0,0,0)
i 238, lut_num (1,1,0,0,0,0,0,0)
i 239, lut_num (0,1,0,0,0,0,0,0)
i 240, lut_num (1,0,1,0,1,0,1,0)
i 241, lut_num (0,0,1,0,1,0,1,0)
i 242, lut_num (1,0,0,0,1,0,1,0)
i 243, lut_num (0,0,0,0,1,0,1,0)
i 244, lut_num (1,0,1,0,0,0,1,0)
i 245, lut_num (0,0,1,0,0,0,1,0)
i 246, lut_num (1,0,0,0,0,0,1,0)
i 247, lut_num (0,0,0,0,0,0,1,0)
i 248, lut_num (1,0,1,0,1,0,0,0)
i 249, lut_num (0,0,1,0,1,0,0,0)
i 250, lut_num (1,0,0,0,1,0,0,0)
i 251, lut_num (0,0,0,0,1,0,0,0)
i 252, lut_num (1,0,1,0,0,0,0,0)
i 253, lut_num (0,0,1,0,0,0,0,0)
i 254, lut_num (1,0,0,0,0,0,0,0)
i 255, lut_num (0,0,0,0,0,0,0,0)
[LIBCONFIG] loader.ldpc: 2/2 parameters successfully set, (1 to default value)
[LOADER] library libldpc.so successfully loaded
[0m[PHY]   Initialise nr transport
[0m[0m[PHY]   Allocating Transport Channel Buffers for PUCCH 0/2
[0m[0m[PHY]   Allocating Transport Channel Buffers for PUCCH 1/2
[0m[0m[PHY]   Allocating Transport Channel Buffers for DLSCH 0/2
[0m[0m[PHY]   Allocating Transport Channel Buffers for DLSCH 1/2
[0m[0m[PHY]   Allocating Transport Channel Buffer for ULSCH, UE 0
[0m[0m[PHY]   Allocating Transport Channel Buffer for ULSCH, UE 1
[0mBefore ULSCH init : 0x2dc6340
ULSCH_id 0 : 0x2dc6340
ULSCH_id 0 (before rx antenna alloc) : 0x2dc6340
ULSCH_id 0 (before llr alloc) : 0x2dc6340
ULSCH_id 0 (after llr alloc) : 0x2dc6340
ULSCH_id 1 : 0x2dc6340
ULSCH_id 1 (before rx antenna alloc) : 0x2dc6340
ULSCH_id 1 (before llr alloc) : 0x2dc6340
ULSCH_id 1 (after llr alloc) : 0x2dc6340
After ULSCH init : 0x2dc6340
[0m[PHY]   Mapping RX ports from 1 RUs to gNB 0
[0m[0m[PHY]   gNB->num_RU:1
[0m[0m[PHY]   Attaching RU 0 antenna 0 to gNB antenna 0
[0m[0m[PHY]   Initializing gNB processes instance:0 CC_id 0 
[0m[0m[PHY]   gNB->single_thread_flag:1
[0mALL RUs ready - ALL gNBs ready
Sending sync to all threads
About to call end_configmodule() from main() /home/eurecom/rakesh/develop/openairinterface5g/executables/nr-softmodem.c:986
[CONFIG] calling config module end function...
got sync (ru_thread)
[CONFIG] free 400 config value pointers
Called end_configmodule() from main() /home/eurecom/rakesh/develop/openairinterface5g/executables/nr-softmodem.c:988
TYPE <CTRL-C> TO TERMINATE
Entering ITTI signals handler
[0m[HW]   Time in secs now: 143102160 
[0m[0m[HW]   Time in secs last pps: 97410077 
[0m[0m[PHY]   RU 0 rf device ready
[0m[0m[PHY]   RU 0 no asynch_south interface
[0m[0m[MAC]   Frame 8, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 8 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[PHY]   ru_thread_prach() RACH waiting for RU to be configured
[0m[0m[PHY]   ru_thread_prach() RU configured - RACH processing thread running
[0m[0m[MAC]   Frame 16, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 16 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Frame 24, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 24 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Frame 32, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 32 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Frame 40, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 40 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Frame 48, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 48 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Frame 56, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 56 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Frame 64, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 64 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Frame 72, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 72 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Frame 80, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 88, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 96, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 104, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 112, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 120, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 128, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 136, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 144, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 152, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 160, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 168, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 176, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 184, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 192, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 200, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 208, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 216, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 224, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 232, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 240, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 248, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 256, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 264, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 272, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 280, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 288, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 296, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 304, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 312, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 320, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 328, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 336, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 344, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 352, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 360, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 368, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 376, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 384, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 392, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 400, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 408, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 416, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 424, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 432, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 440, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 448, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 456, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 464, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 472, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 480, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 488, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 496, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 504, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 512, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 520, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 528, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 536, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 544, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 552, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 560, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 568, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Frame 576, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[SCTP]   Found data for descriptor 87
[0m[0m[SCTP]   [41][87] Msg of length 558 received from port 36422, on stream 0, PPID 27
[0m[0m[X2AP]   X2AP_ProcedureCode_id_sgNBAdditionPreparation message!
[0m[0m[X2AP]   X2AP Association id: 41 
[0m[0m[RRC]   x2u tunnel: index 0 target sgw ip 192.168.18.99 length 32 gtp teid 0
[0m[0m[NR_RRC]   Received message X2AP_ENDC_SGNB_ADDITION_REQ
[0m[0m[NR_RRC]   Received ENDC sgNB addition request from X2AP 
[0m<CG-ConfigInfo>
    <criticalExtensions>
        <c1>
            <cg-ConfigInfo>
                <ue-CapabilityInfo>
                    26 81 50 01 1C 3C 81 60 40 1C 4D 00 00 00 04 40 
                    B2 50 0E 26 80 00 01 02 20 58 98 07 13 40 00 00 
                    81 10 2C 18 03 89 A0 00 00 00 88 26 0C 00 84 C3 
                    89 A0 00 00 80 88 26 04 00 84 C3 89 A0 00 00 80 
                    88 26 04 00 81 8B 89 A0 00 00 C0 88 26 0C 00 80 
                    8B 89 A0 00 00 C0 88 26 0C 00 80 83 89 A0 00 01 
                    00 88 26 26 00 80 83 89 A0 00 01 40 88 26 04 00 
                    81 83 89 A0 00 01 00 88 26 26 00 81 83 89 A0 00 
                    01 40 88 36 04 00 81 81 09 87 13 40 00 03 01 10 
                    6C 18 01 01 02 13 0E 26 80 00 06 02 20 D8 98 02 
                    02 04 0C 1C 4D 00 00 0E 04 02 C0 30 0B 01 80 08 
                    09 82 58 20 10 40 60 81 C1 04 80 51 01 34 14 33 
                    43 C1 4E 9C 14 E9 C1 4E 9C 14 E9 C2 4E 9D 38 49 
                    D3 A7 09 3A 74 E1 27 4E 9C 24 E9 D3 84 9D 3A 70 
                    93 A7 4E 12 74 E9 C3 4E 9D 3A 70 D3 A7 4E 9C 34 
                    E9 D3 A7 01 C2 00 01 00 80 80 10 02 10 00 10 04 
                    04 00 80 11 00 00 40 20 00 20 00 08 01 00 22 02 
                    01 00 40 10 08 10 0C 00 02 00 00 C0 08 01 80 10 
                    02 20 00 08 04 00 02 00 01 00 20 04 40 00 20 08 
                    00 04 00 02 00 40 08 C0 00 20 10 00 08 00 00 04 
                    00 01 00 20 04 60 00 20 08 00 04 00 00 01 00 00 
                    80 10 02 56 9E 10 00 00 00 14 F7 E0 30 20 00 00 
                    14 04 80 70 60 E2 20 C0 00 60 9B 00 83 9F 21 07 
                    80 04 12 01 88 80 05 02 C4 DD 01 0C A1 A0 44 08 
                    3A 0C 30 26 02 12 A2 08 08 04 00 30 40 E0 E1 10 
                    1E 40 78 0B 00 C0 2C 06 00 20 26 09 60 80 41 01 
                    82 07 04 12 01 44 04 DC 4D E0 00 12 00 00 00 00 
                    E5 4D 00 01 00 00 04 18 60 00 34 AA 60 00
                </ue-CapabilityInfo>
                <mcg-RB-Config>14 09 28 17 87 C0 0C 00</mcg-RB-Config>
            </cg-ConfigInfo>
        </c1>
    </criticalExtensions>
</CG-ConfigInfo>
[0m[NR_RRC]   Returning new UE context at 0x7f13cc0021f0
[0m<RadioBearerConfig>
    <drb-ToAddModList>
        <DRB-ToAddMod>
            <cnAssociation>
                <eps-BearerIdentity>5</eps-BearerIdentity>
            </cnAssociation>
            <drb-Identity>1</drb-Identity>
            <pdcp-Config>
                <drb>
                    <discardTimer><ms100/></discardTimer>
                    <pdcp-SN-SizeUL><len18bits/></pdcp-SN-SizeUL>
                    <pdcp-SN-SizeDL><len18bits/></pdcp-SN-SizeDL>
                    <headerCompression>
                        <notUsed></notUsed>
                    </headerCompression>
                </drb>
                <t-Reordering><ms0/></t-Reordering>
            </pdcp-Config>
        </DRB-ToAddMod>
    </drb-ToAddModList>
    <securityConfig>
        <securityAlgorithmConfig>
            <cipheringAlgorithm><nea0/></cipheringAlgorithm>
        </securityAlgorithmConfig>
        <keyToUse><master/></keyToUse>
    </securityConfig>
</RadioBearerConfig>
<CellGroupConfig>
    <cellGroupId>1</cellGroupId>
    <rlc-BearerToAddModList>
        <RLC-BearerConfig>
            <logicalChannelIdentity>4</logicalChannelIdentity>
            <servedRadioBearer>
                <drb-Identity>1</drb-Identity>
            </servedRadioBearer>
            <reestablishRLC><true/></reestablishRLC>
            <rlc-Config>
                <am>
                    <ul-AM-RLC>
                        <sn-FieldLength><size18/></sn-FieldLength>
                        <t-PollRetransmit><ms45/></t-PollRetransmit>
                        <pollPDU><p64/></pollPDU>
                        <pollByte><kB500/></pollByte>
                        <maxRetxThreshold><t32/></maxRetxThreshold>
                    </ul-AM-RLC>
                    <dl-AM-RLC>
                        <sn-FieldLength><size18/></sn-FieldLength>
                        <t-Reassembly><ms15/></t-Reassembly>
                        <t-StatusProhibit><ms15/></t-StatusProhibit>
                    </dl-AM-RLC>
                </am>
            </rlc-Config>
            <mac-LogicalChannelConfig>
                <ul-SpecificParameters>
                    <priority>1</priority>
                    <prioritisedBitRate><infinity/></prioritisedBitRate>
                    <bucketSizeDuration><ms50/></bucketSizeDuration>
                    <logicalChannelGroup>1</logicalChannelGroup>
                    <logicalChannelSR-Mask><false/></logicalChannelSR-Mask>
                    <logicalChannelSR-DelayTimerApplied><false/></logicalChannelSR-DelayTimerApplied>
                </ul-SpecificParameters>
            </mac-LogicalChannelConfig>
        </RLC-BearerConfig>
    </rlc-BearerToAddModList>
    <mac-CellGroupConfig>
        <bsr-Config>
            <periodicBSR-Timer><sf80/></periodicBSR-Timer>
            <retxBSR-Timer><sf320/></retxBSR-Timer>
        </bsr-Config>
        <tag-Config>
            <tag-ToAddModList>
                <TAG>
                    <tag-Id>0</tag-Id>
                    <timeAlignmentTimer><infinity/></timeAlignmentTimer>
                </TAG>
            </tag-ToAddModList>
        </tag-Config>
        <phr-Config>
            <setup>
                <phr-PeriodicTimer><sf20/></phr-PeriodicTimer>
                <phr-ProhibitTimer><sf0/></phr-ProhibitTimer>
                <phr-Tx-PowerFactorChange><dB3/></phr-Tx-PowerFactorChange>
                <multiplePHR><false/></multiplePHR>
                <dummy><false/></dummy>
                <phr-Type2OtherCell><false/></phr-Type2OtherCell>
                <phr-ModeOtherCG><real/></phr-ModeOtherCG>
            </setup>
        </phr-Config>
        <skipUplinkTxDynamic><false/></skipUplinkTxDynamic>
    </mac-CellGroupConfig>
    <physicalCellGroupConfig>
        <p-NR-FR1>20</p-NR-FR1>
        <pdsch-HARQ-ACK-Codebook><dynamic/></pdsch-HARQ-ACK-Codebook>
    </physicalCellGroupConfig>
    <spCellConfig>
        <servCellIndex>1</servCellIndex>
        <reconfigurationWithSync>
            <spCellConfigCommon>
                <physCellId>0</physCellId>
                <downlinkConfigCommon>
                    <frequencyInfoDL>
                        <absoluteFrequencySSB>641272</absoluteFrequencySSB>
                        <frequencyBandList>
                            <FreqBandIndicatorNR>78</FreqBandIndicatorNR>
                        </frequencyBandList>
                        <absoluteFrequencyPointA>640000</absoluteFrequencyPointA>
                        <scs-SpecificCarrierList>
                            <SCS-SpecificCarrier>
                                <offsetToCarrier>0</offsetToCarrier>
                                <subcarrierSpacing><kHz30/></subcarrierSpacing>
                                <carrierBandwidth>106</carrierBandwidth>
                            </SCS-SpecificCarrier>
                        </scs-SpecificCarrierList>
                    </frequencyInfoDL>
                    <initialDownlinkBWP>
                        <genericParameters>
                            <locationAndBandwidth>6366</locationAndBandwidth>
                            <subcarrierSpacing><kHz30/></subcarrierSpacing>
                        </genericParameters>
                        <pdcch-ConfigCommon>
                            <setup>
                                <controlResourceSetZero>0</controlResourceSetZero>
                                <searchSpaceZero>0</searchSpaceZero>
                            </setup>
                        </pdcch-ConfigCommon>
                        <pdsch-ConfigCommon>
                            <setup>
                                <pdsch-TimeDomainAllocationList>
                                    <PDSCH-TimeDomainResourceAllocation>
                                        <k0>0</k0>
                                        <mappingType><typeA/></mappingType>
                                        <startSymbolAndLength>40</startSymbolAndLength>
                                    </PDSCH-TimeDomainResourceAllocation>
                                    <PDSCH-TimeDomainResourceAllocation>
                                        <k0>0</k0>
                                        <mappingType><typeA/></mappingType>
                                        <startSymbolAndLength>53</startSymbolAndLength>
                                    </PDSCH-TimeDomainResourceAllocation>
                                    <PDSCH-TimeDomainResourceAllocation>
                                        <k0>0</k0>
                                        <mappingType><typeA/></mappingType>
                                        <startSymbolAndLength>54</startSymbolAndLength>
                                    </PDSCH-TimeDomainResourceAllocation>
                                    <PDSCH-TimeDomainResourceAllocation>
                                        <k0>0</k0>
                                        <mappingType><typeA/></mappingType>
                                        <startSymbolAndLength>57</startSymbolAndLength>
                                    </PDSCH-TimeDomainResourceAllocation>
                                </pdsch-TimeDomainAllocationList>
                            </setup>
                        </pdsch-ConfigCommon>
                    </initialDownlinkBWP>
                </downlinkConfigCommon>
                <uplinkConfigCommon>
                    <frequencyInfoUL>
                        <frequencyBandList>
                            <FreqBandIndicatorNR>78</FreqBandIndicatorNR>
                        </frequencyBandList>
                        <scs-SpecificCarrierList>
                            <SCS-SpecificCarrier>
                                <offsetToCarrier>0</offsetToCarrier>
                                <subcarrierSpacing><kHz30/></subcarrierSpacing>
                                <carrierBandwidth>106</carrierBandwidth>
                            </SCS-SpecificCarrier>
                        </scs-SpecificCarrierList>
                        <p-Max>20</p-Max>
                    </frequencyInfoUL>
                    <initialUplinkBWP>
                        <genericParameters>
                            <locationAndBandwidth>6366</locationAndBandwidth>
                            <subcarrierSpacing><kHz30/></subcarrierSpacing>
                        </genericParameters>
                        <rach-ConfigCommon>
                            <setup>
                                <rach-ConfigGeneric>
                                    <prach-ConfigurationIndex>98</prach-ConfigurationIndex>
                                    <msg1-FDM><one/></msg1-FDM>
                                    <msg1-FrequencyStart>0</msg1-FrequencyStart>
                                    <zeroCorrelationZoneConfig>13</zeroCorrelationZoneConfig>
                                    <preambleReceivedTargetPower>-100</preambleReceivedTargetPower>
                                    <preambleTransMax><n10/></preambleTransMax>
                                    <powerRampingStep><dB2/></powerRampingStep>
                                    <ra-ResponseWindow><sl20/></ra-ResponseWindow>
                                </rach-ConfigGeneric>
                                <ssb-perRACH-OccasionAndCB-PreamblesPerSSB>
                                    <one><n60/></one>
                                </ssb-perRACH-OccasionAndCB-PreamblesPerSSB>
                                <ra-ContentionResolutionTimer><sf64/></ra-ContentionResolutionTimer>
                                <rsrp-ThresholdSSB>19</rsrp-ThresholdSSB>
                                <prach-RootSequenceIndex>
                                    <l139>1</l139>
                                </prach-RootSequenceIndex>
                                <msg1-SubcarrierSpacing><kHz30/></msg1-SubcarrierSpacing>
                                <restrictedSetConfig><unrestrictedSet/></restrictedSetConfig>
                            </setup>
                        </rach-ConfigCommon>
                        <pusch-ConfigCommon>
                            <setup>
                                <groupHoppingEnabledTransformPrecoding><enabled/></groupHoppingEnabledTransformPrecoding>
                                <pusch-TimeDomainAllocationList>
                                    <PUSCH-TimeDomainResourceAllocation>
                                        <k2>2</k2>
                                        <mappingType><typeB/></mappingType>
                                        <startSymbolAndLength>55</startSymbolAndLength>
                                    </PUSCH-TimeDomainResourceAllocation>
                                    <PUSCH-TimeDomainResourceAllocation>
                                        <k2>2</k2>
                                        <mappingType><typeB/></mappingType>
                                        <startSymbolAndLength>69</startSymbolAndLength>
                                    </PUSCH-TimeDomainResourceAllocation>
                                    <PUSCH-TimeDomainResourceAllocation>
                                        <k2>7</k2>
                                        <mappingType><typeB/></mappingType>
                                        <startSymbolAndLength>52</startSymbolAndLength>
                                    </PUSCH-TimeDomainResourceAllocation>
                                </pusch-TimeDomainAllocationList>
                                <msg3-DeltaPreamble>1</msg3-DeltaPreamble>
                                <p0-NominalWithGrant>-90</p0-NominalWithGrant>
                            </setup>
                        </pusch-ConfigCommon>
                        <pucch-ConfigCommon>
                            <setup>
                                <pucch-ResourceCommon>0</pucch-ResourceCommon>
                                <pucch-GroupHopping><neither/></pucch-GroupHopping>
                                <hoppingId>40</hoppingId>
                                <p0-nominal>-90</p0-nominal>
                            </setup>
                        </pucch-ConfigCommon>
                    </initialUplinkBWP>
                    <dummy><ms500/></dummy>
                </uplinkConfigCommon>
                <ssb-PositionsInBurst>
                    <mediumBitmap>
                        10000000
                    </mediumBitmap>
                </ssb-PositionsInBurst>
                <ssb-periodicityServingCell><ms20/></ssb-periodicityServingCell>
                <dmrs-TypeA-Position><pos2/></dmrs-TypeA-Position>
                <ssbSubcarrierSpacing><kHz30/></ssbSubcarrierSpacing>
                <tdd-UL-DL-ConfigurationCommon>
                    <referenceSubcarrierSpacing><kHz30/></referenceSubcarrierSpacing>
                    <pattern1>
                        <dl-UL-TransmissionPeriodicity><ms5/></dl-UL-TransmissionPeriodicity>
                        <nrofDownlinkSlots>7</nrofDownlinkSlots>
                        <nrofDownlinkSymbols>6</nrofDownlinkSymbols>
                        <nrofUplinkSlots>2</nrofUplinkSlots>
                        <nrofUplinkSymbols>4</nrofUplinkSymbols>
                    </pattern1>
                </tdd-UL-DL-ConfigurationCommon>
                <ss-PBCH-BlockPower>-25</ss-PBCH-BlockPower>
            </spCellConfigCommon>
            <newUE-Identity>26509</newUE-Identity>
            <t304><ms2000/></t304>
            <rach-ConfigDedicated>
                <uplink>
                    <cfra>
                        <occasions>
                            <rach-ConfigGeneric>
                                <prach-ConfigurationIndex>98</prach-ConfigurationIndex>
                                <msg1-FDM><one/></msg1-FDM>
                                <msg1-FrequencyStart>0</msg1-FrequencyStart>
                                <zeroCorrelationZoneConfig>13</zeroCorrelationZoneConfig>
                                <preambleReceivedTargetPower>-100</preambleReceivedTargetPower>
                                <preambleTransMax><n10/></preambleTransMax>
                                <powerRampingStep><dB2/></powerRampingStep>
                                <ra-ResponseWindow><sl20/></ra-ResponseWindow>
                            </rach-ConfigGeneric>
                        </occasions>
                        <resources>
                            <ssb>
                                <ssb-ResourceList>
                                    <CFRA-SSB-Resource>
                                        <ssb>0</ssb>
                                        <ra-PreambleIndex>63</ra-PreambleIndex>
                                    </CFRA-SSB-Resource>
                                </ssb-ResourceList>
                                <ra-ssb-OccasionMaskIndex>0</ra-ssb-OccasionMaskIndex>
                            </ssb>
                        </resources>
                    </cfra>
                </uplink>
            </rach-ConfigDedicated>
        </reconfigurationWithSync>
        <rlf-TimersAndConstants>
            <setup>
                <t310><ms2000/></t310>
                <n310><n10/></n310>
                <n311><n1/></n311>
                <ext1>
                    <t311-v1530><ms30000/></t311-v1530>
                </ext1>
            </setup>
        </rlf-TimersAndConstants>
        <spCellConfigDedicated>
            <initialDownlinkBWP>
                <pdsch-Config>
                    <setup>
                        <dmrs-DownlinkForPDSCH-MappingTypeA>
                            <setup>
                                <dmrs-AdditionalPosition><pos0/></dmrs-AdditionalPosition>
                            </setup>
                        </dmrs-DownlinkForPDSCH-MappingTypeA>
                        <resourceAllocation><resourceAllocationType1/></resourceAllocation>
                        <rbg-Size><config1/></rbg-Size>
                        <maxNrofCodeWordsScheduledByDCI><n1/></maxNrofCodeWordsScheduledByDCI>
                        <prb-BundlingType>
                            <staticBundling>
                                <bundleSize><wideband/></bundleSize>
                            </staticBundling>
                        </prb-BundlingType>
                    </setup>
                </pdsch-Config>
            </initialDownlinkBWP>
            <downlinkBWP-ToAddModList>
                <BWP-Downlink>
                    <bwp-Id>1</bwp-Id>
                    <bwp-Common>
                        <genericParameters>
                            <locationAndBandwidth>28875</locationAndBandwidth>
                            <subcarrierSpacing><kHz30/></subcarrierSpacing>
                        </genericParameters>
                        <pdcch-ConfigCommon>
                            <setup>
                                <commonControlResourceSet>
                                    <controlResourceSetId>1</controlResourceSetId>
                                    <frequencyDomainResources>
                                        111111111111111100000000000000000000000000000
                                    </frequencyDomainResources>
                                    <duration>1</duration>
                                    <cce-REG-MappingType>
                                        <nonInterleaved></nonInterleaved>
                                    </cce-REG-MappingType>
                                    <precoderGranularity><sameAsREG-bundle/></precoderGranularity>
                                    <tci-StatesPDCCH-ToAddList>
                                        <TCI-StateId>0</TCI-StateId>
                                        <TCI-StateId>1</TCI-StateId>
                                        <TCI-StateId>2</TCI-StateId>
                                        <TCI-StateId>3</TCI-StateId>
                                        <TCI-StateId>4</TCI-StateId>
                                        <TCI-StateId>5</TCI-StateId>
                                        <TCI-StateId>6</TCI-StateId>
                                        <TCI-StateId>7</TCI-StateId>
                                    </tci-StatesPDCCH-ToAddList>
                                </commonControlResourceSet>
                                <commonSearchSpaceList>
                                    <SearchSpace>
                                        <searchSpaceId>1</searchSpaceId>
                                        <controlResourceSetId>1</controlResourceSetId>
                                        <monitoringSlotPeriodicityAndOffset>
                                            <sl1></sl1>
                                        </monitoringSlotPeriodicityAndOffset>
                                        <monitoringSymbolsWithinSlot>
                                            11000000000000
                                        </monitoringSymbolsWithinSlot>
                                        <nrofCandidates>
                                            <aggregationLevel1><n0/></aggregationLevel1>
                                            <aggregationLevel2><n0/></aggregationLevel2>
                                            <aggregationLevel4><n1/></aggregationLevel4>
                                            <aggregationLevel8><n0/></aggregationLevel8>
                                            <aggregationLevel16><n0/></aggregationLevel16>
                                        </nrofCandidates>
                                        <searchSpaceType>
                                            <common>
                                                <dci-Format0-0-AndFormat1-0>
                                                </dci-Format0-0-AndFormat1-0>
                                            </common>
                                        </searchSpaceType>
                                    </SearchSpace>
                                </commonSearchSpaceList>
                                <ra-SearchSpace>1</ra-SearchSpace>
                            </setup>
                        </pdcch-ConfigCommon>
                        <pdsch-ConfigCommon>
                            <setup>
                                <pdsch-TimeDomainAllocationList>
                                    <PDSCH-TimeDomainResourceAllocation>
                                        <k0>0</k0>
                                        <mappingType><typeA/></mappingType>
                                        <startSymbolAndLength>40</startSymbolAndLength>
                                    </PDSCH-TimeDomainResourceAllocation>
                                    <PDSCH-TimeDomainResourceAllocation>
                                        <k0>0</k0>
                                        <mappingType><typeA/></mappingType>
                                        <startSymbolAndLength>53</startSymbolAndLength>
                                    </PDSCH-TimeDomainResourceAllocation>
                                    <PDSCH-TimeDomainResourceAllocation>
                                        <k0>0</k0>
                                        <mappingType><typeA/></mappingType>
                                        <startSymbolAndLength>54</startSymbolAndLength>
                                    </PDSCH-TimeDomainResourceAllocation>
                                    <PDSCH-TimeDomainResourceAllocation>
                                        <k0>0</k0>
                                        <mappingType><typeA/></mappingType>
                                        <startSymbolAndLength>57</startSymbolAndLength>
                                    </PDSCH-TimeDomainResourceAllocation>
                                </pdsch-TimeDomainAllocationList>
                            </setup>
                        </pdsch-ConfigCommon>
                    </bwp-Common>
                    <bwp-Dedicated>
                        <pdcch-Config>
                            <setup>
                                <controlResourceSetToAddModList>
                                    <ControlResourceSet>
                                        <controlResourceSetId>1</controlResourceSetId>
                                        <frequencyDomainResources>
                                            111111111111111100000000000000000000000000000
                                        </frequencyDomainResources>
                                        <duration>1</duration>
                                        <cce-REG-MappingType>
                                            <nonInterleaved></nonInterleaved>
                                        </cce-REG-MappingType>
                                        <precoderGranularity><sameAsREG-bundle/></precoderGranularity>
                                        <tci-StatesPDCCH-ToAddList>
                                            <TCI-StateId>0</TCI-StateId>
                                            <TCI-StateId>1</TCI-StateId>
                                            <TCI-StateId>2</TCI-StateId>
                                            <TCI-StateId>3</TCI-StateId>
                                            <TCI-StateId>4</TCI-StateId>
                                            <TCI-StateId>5</TCI-StateId>
                                            <TCI-StateId>6</TCI-StateId>
                                            <TCI-StateId>7</TCI-StateId>
                                        </tci-StatesPDCCH-ToAddList>
                                    </ControlResourceSet>
                                </controlResourceSetToAddModList>
                                <searchSpacesToAddModList>
                                    <SearchSpace>
                                        <searchSpaceId>2</searchSpaceId>
                                        <controlResourceSetId>1</controlResourceSetId>
                                        <monitoringSlotPeriodicityAndOffset>
                                            <sl1></sl1>
                                        </monitoringSlotPeriodicityAndOffset>
                                        <monitoringSymbolsWithinSlot>
                                            11000000000000
                                        </monitoringSymbolsWithinSlot>
                                        <nrofCandidates>
                                            <aggregationLevel1><n0/></aggregationLevel1>
                                            <aggregationLevel2><n0/></aggregationLevel2>
                                            <aggregationLevel4><n4/></aggregationLevel4>
                                            <aggregationLevel8><n0/></aggregationLevel8>
                                            <aggregationLevel16><n0/></aggregationLevel16>
                                        </nrofCandidates>
                                        <searchSpaceType>
                                            <ue-Specific>
                                                <dci-Formats><formats0-1-And-1-1/></dci-Formats>
                                            </ue-Specific>
                                        </searchSpaceType>
                                    </SearchSpace>
                                </searchSpacesToAddModList>
                            </setup>
                        </pdcch-Config>
                        <pdsch-Config>
                            <setup>
                                <dmrs-DownlinkForPDSCH-MappingTypeA>
                                    <setup>
                                        <dmrs-AdditionalPosition><pos0/></dmrs-AdditionalPosition>
                                    </setup>
                                </dmrs-DownlinkForPDSCH-MappingTypeA>
                                <resourceAllocation><resourceAllocationType1/></resourceAllocation>
                                <rbg-Size><config1/></rbg-Size>
                                <maxNrofCodeWordsScheduledByDCI><n1/></maxNrofCodeWordsScheduledByDCI>
                                <prb-BundlingType>
                                    <staticBundling>
                                        <bundleSize><wideband/></bundleSize>
                                    </staticBundling>
                                </prb-BundlingType>
                            </setup>
                        </pdsch-Config>
                    </bwp-Dedicated>
                </BWP-Downlink>
            </downlinkBWP-ToAddModList>
            <firstActiveDownlinkBWP-Id>1</firstActiveDownlinkBWP-Id>
            <defaultDownlinkBWP-Id>1</defaultDownlinkBWP-Id>
            <uplinkConfig>
                <initialUplinkBWP>
                    <pusch-Config>
                        <setup>
                            <txConfig><codebook/></txConfig>
                            <dmrs-UplinkForPUSCH-MappingTypeB>
                                <setup>
                                    <dmrs-AdditionalPosition><pos0/></dmrs-AdditionalPosition>
                                    <transformPrecodingDisabled>
                                    </transformPrecodingDisabled>
                                </setup>
                            </dmrs-UplinkForPUSCH-MappingTypeB>
                            <pusch-PowerControl>
                                <msg3-Alpha><alpha1/></msg3-Alpha>
                                <p0-AlphaSets>
                                    <P0-PUSCH-AlphaSet>
                                        <p0-PUSCH-AlphaSetId>0</p0-PUSCH-AlphaSetId>
                                        <p0>0</p0>
                                        <alpha><alpha1/></alpha>
                                    </P0-PUSCH-AlphaSet>
                                </p0-AlphaSets>
                                <pathlossReferenceRSToAddModList>
                                    <PUSCH-PathlossReferenceRS>
                                        <pusch-PathlossReferenceRS-Id>0</pusch-PathlossReferenceRS-Id>
                                        <referenceSignal>
                                            <csi-RS-Index>0</csi-RS-Index>
                                        </referenceSignal>
                                    </PUSCH-PathlossReferenceRS>
                                </pathlossReferenceRSToAddModList>
                            </pusch-PowerControl>
                            <resourceAllocation><resourceAllocationType1/></resourceAllocation>
                            <transformPrecoder><disabled/></transformPrecoder>
                            <codebookSubset><nonCoherent/></codebookSubset>
                            <maxRank>1</maxRank>
                        </setup>
                    </pusch-Config>
                    <srs-Config>
                        <setup>
                            <srs-ResourceSetToAddModList>
                                <SRS-ResourceSet>
                                    <srs-ResourceSetId>0</srs-ResourceSetId>
                                    <srs-ResourceIdList>
                                        <SRS-ResourceId>0</SRS-ResourceId>
                                    </srs-ResourceIdList>
                                    <resourceType>
                                        <aperiodic>
                                            <aperiodicSRS-ResourceTrigger>1</aperiodicSRS-ResourceTrigger>
                                            <slotOffset>2</slotOffset>
                                        </aperiodic>
                                    </resourceType>
                                    <usage><codebook/></usage>
                                    <alpha><alpha1/></alpha>
                                    <p0>-80</p0>
                                </SRS-ResourceSet>
                            </srs-ResourceSetToAddModList>
                            <srs-ResourceToAddModList>
                                <SRS-Resource>
                                    <srs-ResourceId>0</srs-ResourceId>
                                    <nrofSRS-Ports><port1/></nrofSRS-Ports>
                                    <transmissionComb>
                                        <n2>
                                            <combOffset-n2>0</combOffset-n2>
                                            <cyclicShift-n2>0</cyclicShift-n2>
                                        </n2>
                                    </transmissionComb>
                                    <resourceMapping>
                                        <startPosition>2</startPosition>
                                        <nrofSymbols><n1/></nrofSymbols>
                                        <repetitionFactor><n1/></repetitionFactor>
                                    </resourceMapping>
                                    <freqDomainPosition>0</freqDomainPosition>
                                    <freqDomainShift>0</freqDomainShift>
                                    <freqHopping>
                                        <c-SRS>61</c-SRS>
                                        <b-SRS>0</b-SRS>
                                        <b-hop>0</b-hop>
                                    </freqHopping>
                                    <groupOrSequenceHopping><neither/></groupOrSequenceHopping>
                                    <resourceType>
                                        <aperiodic>
                                        </aperiodic>
                                    </resourceType>
                                    <sequenceId>40</sequenceId>
                                    <spatialRelationInfo>
                                        <referenceSignal>
                                            <csi-RS-Index>0</csi-RS-Index>
                                        </referenceSignal>
                                    </spatialRelationInfo>
                                </SRS-Resource>
                            </srs-ResourceToAddModList>
                        </setup>
                    </srs-Config>
                </initialUplinkBWP>
                <uplinkBWP-ToAddModList>
                    <BWP-Uplink>
                        <bwp-Id>1</bwp-Id>
                        <bwp-Common>
                            <genericParameters>
                                <locationAndBandwidth>28875</locationAndBandwidth>
                                <subcarrierSpacing><kHz30/></subcarrierSpacing>
                            </genericParameters>
                            <rach-ConfigCommon>
                                <setup>
                                    <rach-ConfigGeneric>
                                        <prach-ConfigurationIndex>98</prach-ConfigurationIndex>
                                        <msg1-FDM><one/></msg1-FDM>
                                        <msg1-FrequencyStart>0</msg1-FrequencyStart>
                                        <zeroCorrelationZoneConfig>13</zeroCorrelationZoneConfig>
                                        <preambleReceivedTargetPower>-100</preambleReceivedTargetPower>
                                        <preambleTransMax><n10/></preambleTransMax>
                                        <powerRampingStep><dB2/></powerRampingStep>
                                        <ra-ResponseWindow><sl20/></ra-ResponseWindow>
                                    </rach-ConfigGeneric>
                                    <ssb-perRACH-OccasionAndCB-PreamblesPerSSB>
                                        <one><n60/></one>
                                    </ssb-perRACH-OccasionAndCB-PreamblesPerSSB>
                                    <ra-ContentionResolutionTimer><sf64/></ra-ContentionResolutionTimer>
                                    <rsrp-ThresholdSSB>19</rsrp-ThresholdSSB>
                                    <prach-RootSequenceIndex>
                                        <l139>1</l139>
                                    </prach-RootSequenceIndex>
                                    <msg1-SubcarrierSpacing><kHz30/></msg1-SubcarrierSpacing>
                                    <restrictedSetConfig><unrestrictedSet/></restrictedSetConfig>
                                </setup>
                            </rach-ConfigCommon>
                            <pusch-ConfigCommon>
                                <setup>
                                    <groupHoppingEnabledTransformPrecoding><enabled/></groupHoppingEnabledTransformPrecoding>
                                    <pusch-TimeDomainAllocationList>
                                        <PUSCH-TimeDomainResourceAllocation>
                                            <k2>2</k2>
                                            <mappingType><typeB/></mappingType>
                                            <startSymbolAndLength>55</startSymbolAndLength>
                                        </PUSCH-TimeDomainResourceAllocation>
                                        <PUSCH-TimeDomainResourceAllocation>
                                            <k2>2</k2>
                                            <mappingType><typeB/></mappingType>
                                            <startSymbolAndLength>69</startSymbolAndLength>
                                        </PUSCH-TimeDomainResourceAllocation>
                                        <PUSCH-TimeDomainResourceAllocation>
                                            <k2>7</k2>
                                            <mappingType><typeB/></mappingType>
                                            <startSymbolAndLength>52</startSymbolAndLength>
                                        </PUSCH-TimeDomainResourceAllocation>
                                    </pusch-TimeDomainAllocationList>
                                    <msg3-DeltaPreamble>1</msg3-DeltaPreamble>
                                    <p0-NominalWithGrant>-90</p0-NominalWithGrant>
                                </setup>
                            </pusch-ConfigCommon>
                            <pucch-ConfigCommon>
                                <setup>
                                    <pucch-ResourceCommon>0</pucch-ResourceCommon>
                                    <pucch-GroupHopping><neither/></pucch-GroupHopping>
                                    <hoppingId>40</hoppingId>
                                    <p0-nominal>-90</p0-nominal>
                                </setup>
                            </pucch-ConfigCommon>
                        </bwp-Common>
                        <bwp-Dedicated>
                            <pucch-Config>
                                <setup>
                                    <resourceSetToAddModList>
                                        <PUCCH-ResourceSet>
                                            <pucch-ResourceSetId>0</pucch-ResourceSetId>
                                            <resourceList>
                                                <PUCCH-ResourceId>1</PUCCH-ResourceId>
                                                <PUCCH-ResourceId>2</PUCCH-ResourceId>
                                            </resourceList>
                                        </PUCCH-ResourceSet>
                                        <PUCCH-ResourceSet>
                                            <pucch-ResourceSetId>1</pucch-ResourceSetId>
                                            <resourceList>
                                                <PUCCH-ResourceId>3</PUCCH-ResourceId>
                                                <PUCCH-ResourceId>4</PUCCH-ResourceId>
                                            </resourceList>
                                        </PUCCH-ResourceSet>
                                    </resourceSetToAddModList>
                                    <resourceToAddModList>
                                        <PUCCH-Resource>
                                            <pucch-ResourceId>1</pucch-ResourceId>
                                            <startingPRB>48</startingPRB>
                                            <format>
                                                <format0>
                                                    <initialCyclicShift>0</initialCyclicShift>
                                                    <nrofSymbols>1</nrofSymbols>
                                                    <startingSymbolIndex>13</startingSymbolIndex>
                                                </format0>
                                            </format>
                                        </PUCCH-Resource>
                                        <PUCCH-Resource>
                                            <pucch-ResourceId>2</pucch-ResourceId>
                                            <startingPRB>48</startingPRB>
                                            <format>
                                                <format0>
                                                    <initialCyclicShift>0</initialCyclicShift>
                                                    <nrofSymbols>1</nrofSymbols>
                                                    <startingSymbolIndex>12</startingSymbolIndex>
                                                </format0>
                                            </format>
                                        </PUCCH-Resource>
                                        <PUCCH-Resource>
                                            <pucch-ResourceId>3</pucch-ResourceId>
                                            <startingPRB>40</startingPRB>
                                            <format>
                                                <format2>
                                                    <nrofPRBs>16</nrofPRBs>
                                                    <nrofSymbols>1</nrofSymbols>
                                                    <startingSymbolIndex>13</startingSymbolIndex>
                                                </format2>
                                            </format>
                                        </PUCCH-Resource>
                                        <PUCCH-Resource>
                                            <pucch-ResourceId>4</pucch-ResourceId>
                                            <startingPRB>40</startingPRB>
                                            <format>
                                                <format2>
                                                    <nrofPRBs>16</nrofPRBs>
                                                    <nrofSymbols>1</nrofSymbols>
                                                    <startingSymbolIndex>12</startingSymbolIndex>
                                                </format2>
                                            </format>
                                        </PUCCH-Resource>
                                    </resourceToAddModList>
                                    <format2>
                                        <setup>
                                            <maxCodeRate><zeroDot15/></maxCodeRate>
                                        </setup>
                                    </format2>
                                    <dl-DataToUL-ACK>
                                        <INTEGER>2</INTEGER>
                                        <INTEGER>3</INTEGER>
                                        <INTEGER>4</INTEGER>
                                        <INTEGER>5</INTEGER>
                                        <INTEGER>6</INTEGER>
                                        <INTEGER>7</INTEGER>
                                        <INTEGER>0</INTEGER>
                                        <INTEGER>0</INTEGER>
                                    </dl-DataToUL-ACK>
                                    <spatialRelationInfoToAddModList>
                                        <PUCCH-SpatialRelationInfo>
                                            <pucch-SpatialRelationInfoId>1</pucch-SpatialRelationInfoId>
                                            <referenceSignal>
                                                <csi-RS-Index>0</csi-RS-Index>
                                            </referenceSignal>
                                            <pucch-PathlossReferenceRS-Id>0</pucch-PathlossReferenceRS-Id>
                                            <p0-PUCCH-Id>1</p0-PUCCH-Id>
                                            <closedLoopIndex><i0/></closedLoopIndex>
                                        </PUCCH-SpatialRelationInfo>
                                    </spatialRelationInfoToAddModList>
                                    <pucch-PowerControl>
                                        <deltaF-PUCCH-f0>0</deltaF-PUCCH-f0>
                                        <deltaF-PUCCH-f1>0</deltaF-PUCCH-f1>
                                        <deltaF-PUCCH-f2>0</deltaF-PUCCH-f2>
                                        <deltaF-PUCCH-f3>0</deltaF-PUCCH-f3>
                                        <deltaF-PUCCH-f4>0</deltaF-PUCCH-f4>
                                        <p0-Set>
                                            <P0-PUCCH>
                                                <p0-PUCCH-Id>1</p0-PUCCH-Id>
                                                <p0-PUCCH-Value>0</p0-PUCCH-Value>
                                            </P0-PUCCH>
                                        </p0-Set>
                                        <pathlossReferenceRSs>
                                            <PUCCH-PathlossReferenceRS>
                                                <pucch-PathlossReferenceRS-Id>0</pucch-PathlossReferenceRS-Id>
                                                <referenceSignal>
                                                    <csi-RS-Index>0</csi-RS-Index>
                                                </referenceSignal>
                                            </PUCCH-PathlossReferenceRS>
                                        </pathlossReferenceRSs>
                                    </pucch-PowerControl>
                                </setup>
                            </pucch-Config>
                            <pusch-Config>
                                <setup>
                                    <txConfig><codebook/></txConfig>
                                    <dmrs-UplinkForPUSCH-MappingTypeB>
                                        <setup>
                                            <dmrs-AdditionalPosition><pos0/></dmrs-AdditionalPosition>
                                            <transformPrecodingDisabled>
                                            </transformPrecodingDisabled>
                                        </setup>
                                    </dmrs-UplinkForPUSCH-MappingTypeB>
                                    <pusch-PowerControl>
                                        <msg3-Alpha><alpha1/></msg3-Alpha>
                                        <p0-AlphaSets>
                                            <P0-PUSCH-AlphaSet>
                                                <p0-PUSCH-AlphaSetId>0</p0-PUSCH-AlphaSetId>
                                                <p0>0</p0>
                                                <alpha><alpha1/></alpha>
                                            </P0-PUSCH-AlphaSet>
                                        </p0-AlphaSets>
                                        <pathlossReferenceRSToAddModList>
                                            <PUSCH-PathlossReferenceRS>
                                                <pusch-PathlossReferenceRS-Id>0</pusch-PathlossReferenceRS-Id>
                                                <referenceSignal>
                                                    <csi-RS-Index>0</csi-RS-Index>
                                                </referenceSignal>
                                            </PUSCH-PathlossReferenceRS>
                                        </pathlossReferenceRSToAddModList>
                                    </pusch-PowerControl>
                                    <resourceAllocation><resourceAllocationType1/></resourceAllocation>
                                    <transformPrecoder><disabled/></transformPrecoder>
                                    <codebookSubset><nonCoherent/></codebookSubset>
                                    <maxRank>1</maxRank>
                                </setup>
                            </pusch-Config>
                            <srs-Config>
                                <setup>
                                    <srs-ResourceSetToAddModList>
                                        <SRS-ResourceSet>
                                            <srs-ResourceSetId>0</srs-ResourceSetId>
                                            <srs-ResourceIdList>
                                                <SRS-ResourceId>0</SRS-ResourceId>
                                            </srs-ResourceIdList>
                                            <resourceType>
                                                <aperiodic>
                                                    <aperiodicSRS-ResourceTrigger>1</aperiodicSRS-ResourceTrigger>
                                                    <slotOffset>2</slotOffset>
                                                </aperiodic>
                                            </resourceType>
                                            <usage><codebook/></usage>
                                            <alpha><alpha1/></alpha>
                                            <p0>-80</p0>
                                        </SRS-ResourceSet>
                                    </srs-ResourceSetToAddModList>
                                    <srs-ResourceToAddModList>
                                        <SRS-Resource>
                                            <srs-ResourceId>0</srs-ResourceId>
                                            <nrofSRS-Ports><port1/></nrofSRS-Ports>
                                            <transmissionComb>
                                                <n2>
                                                    <combOffset-n2>0</combOffset-n2>
                                                    <cyclicShift-n2>0</cyclicShift-n2>
                                                </n2>
                                            </transmissionComb>
                                            <resourceMapping>
                                                <startPosition>2</startPosition>
                                                <nrofSymbols><n1/></nrofSymbols>
                                                <repetitionFactor><n1/></repetitionFactor>
                                            </resourceMapping>
                                            <freqDomainPosition>0</freqDomainPosition>
                                            <freqDomainShift>0</freqDomainShift>
                                            <freqHopping>
                                                <c-SRS>61</c-SRS>
                                                <b-SRS>0</b-SRS>
                                                <b-hop>0</b-hop>
                                            </freqHopping>
                                            <groupOrSequenceHopping><neither/></groupOrSequenceHopping>
                                            <resourceType>
                                                <aperiodic>
                                                </aperiodic>
                                            </resourceType>
                                            <sequenceId>40</sequenceId>
                                            <spatialRelationInfo>
                                                <referenceSignal>
                                                    <csi-RS-Index>0</csi-RS-Index>
                                                </referenceSignal>
                                            </spatialRelationInfo>
                                        </SRS-Resource>
                                    </srs-ResourceToAddModList>
                                </setup>
                            </srs-Config>
                        </bwp-Dedicated>
                    </BWP-Uplink>
                </uplinkBWP-ToAddModList>
                <firstActiveUplinkBWP-Id>1</firstActiveUplinkBWP-Id>
                <pusch-ServingCellConfig>
                    <setup>
                        <ext1>
                            <maxMIMO-Layers>1</maxMIMO-Layers>
                        </ext1>
                    </setup>
                </pusch-ServingCellConfig>
            </uplinkConfig>
            <pdsch-ServingCellConfig>
                <setup>
                    <ext1>
                        <maxMIMO-Layers>2</maxMIMO-Layers>
                    </ext1>
                </setup>
            </pdsch-ServingCellConfig>
            <tag-Id>0</tag-Id>
        </spCellConfigDedicated>
    </spCellConfig>
</CellGroupConfig>
[0m[RRC]   Dumping NR_RRCReconfiguration message (313 bytes)
[0m0881365c40f1c032086fc61a083cc8390a83c4201065742dcc600349c8f802693880000004d2c31bc6a000a700a201ac0368073a404d0000269c9c31bc65462001acccd7dc9c0497942b7858b1ed1385c00a1c0300842c07601223678dc48c40035999a0007e1b600203805b2012400404808c659c32cca281ffff000000010e0008206102860e6e088600001010034e0144035806d00e5950081ffff000000010e0008206102860e1b84218000100b20020240464ae2a581c2480b070608708038940e0000102f7a008001000007a000a0800cb9c32cca8c40035999afb938092f2856f0b163da270b80143835520d40408221061018046001a021800600c50bda04142f6483c8d159c00020003fa1084200402012c0e1240583830438401c4a0700000817bd004000800003d00050400e004060300101880
[0m[RRC]   Dumping scg_RB_Config message (8 bytes)
[0m1409281787c00c00
[0m[RRC]   S1-U tunnel: index 0 target sgw ip 192.168.18.99 length 32 gtp teid 2
[0m[0m[GTPV1U]   Configured GTPu address : c612a8c0
[0m[0m[GTPV1U]   Copied to create_tunnel_resp tunnel: index 0 target gNB ip 192.168.18.198 length 4 gtp teid 2462855170
[0m[0m[RRC]   [FRAME 00000][eNB][MOD 00][RNTI 678d] rrc_eNB_process_GTPV1U_CREATE_TUNNEL_RESP tunnel (2462855170, 2462855170) bearer UE context index 0, msg index 0, id 5, gtp addr len 4 
[0m[0m[RRC]   S1-U create_tunnel_resp tunnel: index 0 target gNB ip 192.168.18.198 length 4 gtp teid 2462855170
[0m[0m[RRC]   X2AP sGNB Addition Request: index 0 target gNB ip 192.168.18.198 length 32 gtp teid 2462855170
[0m[0m[MAC]   [gNB 0] Adding UE with rnti 678d (next avail 0, num_UEs 0)
[0m[0m[MAC]   gNB 0] Add NR UE_id 0 : rnti 678d
[0m<X2AP-PDU>[0m[PHY]   Added new UE_id 0/678d with initial secondaryCellGroup
[0m
    <successfulOutcome>
        <procedureCode>27</procedureCode>
        <criticality><reject/></criticality>
        <value>
            <SgNBAdditionRequestAcknowledge>
                <protocolIEs>
                    <SgNBAdditionRequestAcknowledge-IEs>
                        <id>111</id>
                        <criticality><reject/></criticality>
                        <value>
                            <UE-X2AP-ID>0</UE-X2AP-ID>
                        </value>
                    </SgNBAdditionRequestAcknowledge-IEs>
                    <SgNBAdditionRequestAcknowledge-IEs>
                        <id>207</id>
                        <criticality><reject/></criticality>
                        <value>
                            <SgNB-UE-X2AP-ID>0</SgNB-UE-X2AP-ID>
                        </value>
                    </SgNBAdditionRequestAcknowledge-IEs>
                    <SgNBAdditionRequestAcknowledge-IEs>
                        <id>210</id>
                        <criticality><ignore/></criticality>
                        <value>
                            <E-RABs-Admitted-ToBeAdded-SgNBAddReqAckList>
                                <ProtocolIE-Single-Container>
                                    <id>213</id>
                                    <criticality><ignore/></criticality>
                                    <value>
                                        <E-RABs-Admitted-ToBeAdded-SgNBAddReqAck-Item>
                                            <e-RAB-ID>5</e-RAB-ID>
                                            <en-DC-ResourceConfiguration>
                                                <pDCPatSgNB><present/></pDCPatSgNB>
                                                <mCGresources><not-present/></mCGresources>
                                                <sCGresources><not-present/></sCGresources>
                                            </en-DC-ResourceConfiguration>
                                            <resource-configuration>
                                                <sgNBPDCPpresent>
                                                    <s1-DL-GTPtunnelEndpoint>
                                                        <transportLayerAddress>
                                                            11000000101010000001001011000110
                                                        </transportLayerAddress>
                                                        <gTP-TEID>92 CC 30 02</gTP-TEID>
                                                    </s1-DL-GTPtunnelEndpoint>
                                                </sgNBPDCPpresent>
                                            </resource-configuration>
                                        </E-RABs-Admitted-ToBeAdded-SgNBAddReqAck-Item>
                                    </value>
                                </ProtocolIE-Single-Container>
                            </E-RABs-Admitted-ToBeAdded-SgNBAddReqAckList>
                        </value>
                    </SgNBAdditionRequestAcknowledge-IEs>
                    <SgNBAdditionRequestAcknowledge-IEs>
                        <id>211</id>
                        <criticality><reject/></criticality>
                        <value>
                            <SgNBtoMeNBContainer>
                                18 04 09 C8 44 09 B2 E2 07 8E 01 90 43 7E 30 D0 
                                41 E6 41 C8 54 1E 21 00 83 2B A1 6E 63 00 1A 4E 
                                47 C0 13 49 C4 00 00 00 26 96 18 DE 35 00 05 38 
                                05 10 0D 60 1B 40 39 D2 02 68 00 01 34 E4 E1 8D 
                                E3 2A 31 00 0D 66 66 BE E4 E0 24 BC A1 5B C2 C5 
                                8F 68 9C 2E 00 50 E0 18 04 21 60 3B 00 91 1B 3C 
                                6E 24 62 00 1A CC CD 00 03 F0 DB 00 10 1C 02 D9 
                                00 92 00 20 24 04 63 2C E1 96 65 14 0F FF F8 00 
                                00 00 08 70 00 41 03 08 14 30 73 70 44 30 00 00 
                                80 80 1A 70 0A 20 1A C0 36 80 72 CA 80 40 FF FF 
                                80 00 00 00 87 00 04 10 30 81 43 07 0D C2 10 C0 
                                00 08 05 90 01 01 20 23 25 71 52 C0 E1 24 05 83 
                                83 04 38 40 1C 4A 07 00 00 08 17 BD 00 40 00 80 
                                00 03 D0 00 50 40 06 5C E1 96 65 46 20 01 AC CC 
                                D7 DC 9C 04 97 94 2B 78 58 B1 ED 13 85 C0 0A 1C 
                                1A A9 06 A0 20 41 10 83 08 0C 02 30 00 D0 10 C0 
                                03 00 62 85 ED 02 0A 17 B2 41 E4 68 AC E0 00 10 
                                00 1F D0 84 21 00 20 10 09 60 70 92 02 C1 C1 82 
                                1C 20 0E 25 03 80 00 04 0B DE 80 20 00 40 00 01 
                                E8 00 28 20 07 00 20 30 18 00 80 C4 00 40 A0 49 
                                40 BC 3E 00 60 00
                            </SgNBtoMeNBContainer>
                        </value>
                    </SgNBAdditionRequestAcknowledge-IEs>
                </protocolIEs>
            </SgNBAdditionRequestAcknowledge>
        </value>
    </successfulOutcome>
</X2AP-PDU>
[0m[X2AP]   Received elements for X2AP_ENDC_SGNB_ADDITION_REQ_ACK 
[0m[0m[SCTP]   Successfully sent 375 bytes on stream 0 for assoc_id 41
[0m[0m[MAC]   Frame 584, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[PHY]   [gNB 0][RAPROC] Frame 589, slot 19 Initiating RA procedure with preamble 63, energy 27.0 dB, delay 6
[0m[0m[MAC]   [gNB 0][RAPROC] CC_id 0 Frame 589, Slot 19  Initiating RA procedure for preamble index 63
[0m[0m[MAC]   [gNB 0][RAPROC] CC_id 0 Frame 589 Activating Msg2 generation in frame 590, slot 7 using RA rnti 10b
[0m[0m[MAC]   [gNB 0] [RAPROC] CC_id 0 Frame 590, slotP 7: Generating RAR DCI, state 1
[0m[0m[MAC]   [RAPROC] DCI type 1 payload: freq_alloc 120 (0,6,24), time_alloc 3, vrb to prb 0, mcs 0 tb_scaling 0 
[0m[0m[MAC]   Frame 590: Subframe 7 : Adding common DL DCI for RA_RNTI 10b
[0m[0m[MAC]   Frame 590, Subframe 7: Setting Msg3 reception for Frame 590 Subframe 17
[0m[0m[PHY]   ULSCH received ok 
[0m[0m[MAC]   [gNB 0][RAPROC] PUSCH with TC_RNTI c6a0 received correctly and UE_id 0 is now 5G connected
[0m[0m[MAC]   Frame 592, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 592 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 593 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 594 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 595 slot 7
[0mPUCCH 0 : maxpos 1
[0m[SCTP]   Found data for descriptor 87
[0m[0m[SCTP]   Received notification for sd 87, type 32777
[0m[0m[MAC]   Scheduling pucch reception for frame 596 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 597 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 598 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 599 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 600, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 600 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 601 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 602 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 603 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 604 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 605 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 606 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 607 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 608, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 608 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 609 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 610 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 611 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 612 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 613 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 614 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 615 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 616, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 616 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 617 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 618 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 619 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 620 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 621 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 622 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 623 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 624, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 624 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 625 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 626 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 627 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 628 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 629 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 630 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 631 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 632, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 632 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 633 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 634 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 635 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 636 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 637 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 638 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 639 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 640, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 640 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 641 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 642 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 643 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 644 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 645 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 646 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 647 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 648, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 648 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 649 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 650 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 651 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 652 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 653 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 654 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 655 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 656, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 656 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 657 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 658 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 659 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 660 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 661 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 662 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 663 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 664, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 664 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 665 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 666 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 667 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 668 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 669 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 670 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 671 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 672, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 672 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 673 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 674 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 675 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 676 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 677 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 678 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 679 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 680, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 680 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 681 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 682 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 683 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 684 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 685 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 686 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 687 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 688, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 688 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 689 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 690 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 691 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 692 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 693 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 694 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 695 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 696, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 696 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 697 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 698 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 699 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 700 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 701 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 702 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 703 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 704, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 704 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 705 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 706 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 707 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 708 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 709 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 710 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 711 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 712, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 712 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 713 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 714 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 715 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 716 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 717 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 718 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 719 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 720, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 720 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 721 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 722 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 723 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 724 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 725 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 726 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 727 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 728, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 728 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 729 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 730 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 731 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 732 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 733 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 734 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 735 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 736, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 736 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 737 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 738 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 739 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 740 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 741 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 742 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 743 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 744, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 744 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 745 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 746 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 747 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 748 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 749 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 750 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 751 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 752, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 752 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 753 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 754 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 755 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 756 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 757 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 758 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 759 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 760, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 760 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 761 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 762 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 763 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 764 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 765 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 766 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 767 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 768, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 768 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 769 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 770 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 771 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 772 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 773 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 774 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 775 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 776, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 776 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 777 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 778 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 779 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 780 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 781 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 782 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 783 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 784, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 784 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 785 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 786 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 787 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 788 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 789 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 790 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 791 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 792, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 792 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 793 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 794 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 795 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 796 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 797 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 798 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 799 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 800, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 800 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 801 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 802 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 803 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 804 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 805 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 806 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 807 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 808, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 808 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 809 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 810 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 811 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 812 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 813 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 814 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 815 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 816, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 816 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 817 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 818 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 819 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 820 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 821 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 822 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 823 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 824, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 824 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 825 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 826 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 827 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 828 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 829 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 830 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 831 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 832, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 832 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 833 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 834 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 835 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 836 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 837 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 838 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 839 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 840, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 840 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 841 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 842 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 843 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 844 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 845 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 846 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 847 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 848, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 848 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 849 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 850 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 851 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 852 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 853 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 854 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 855 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 856, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 856 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 857 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 858 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 859 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 860 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 861 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 862 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 863 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 864, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 864 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 865 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 866 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 867 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 868 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 869 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 870 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 871 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 872, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 872 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 873 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 874 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 875 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 876 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 877 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 878 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 879 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 880, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 880 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 881 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 882 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 883 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 884 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 885 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 886 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 887 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 888, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 888 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 889 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 890 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 891 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 892 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 893 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 894 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 895 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 896, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 896 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 897 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 898 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 899 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 900 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 901 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 902 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 903 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 904, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 904 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 905 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 906 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 907 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 908 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 909 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 910 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 911 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 912, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 912 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 913 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 914 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 915 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 916 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 917 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 918 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 919 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 920, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 920 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 921 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 922 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 923 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 924 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 925 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 926 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 927 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 928, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 928 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 929 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 930 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 931 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 932 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 933 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 934 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 935 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 936, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 936 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 937 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 938 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 939 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 940 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 941 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 942 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 943 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 944, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 944 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 945 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 946 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 947 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 948 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 949 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 950 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 951 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 952, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 952 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 953 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 954 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 955 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 956 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 957 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 958 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 959 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 960, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 960 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 961 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 962 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 963 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 964 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 965 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 966 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 967 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 968, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 968 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 969 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 970 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 971 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 972 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 973 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 974 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 975 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 976, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 976 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 977 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 978 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 979 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 980 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 981 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 982 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 983 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 984, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 984 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 985 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 986 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 987 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 988 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 989 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 990 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 991 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 992, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 992 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 993 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 994 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 995 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 996 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 997 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 998 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 999 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 1000, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 1000 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 1001 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1002 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1003 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1004 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 1005 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 1006 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1007 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 1008, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 1008 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 1009 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 1010 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1011 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 1012 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1013 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 1014 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 1015 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 1016, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 1016 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1017 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1018 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1019 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 1020 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1021 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1022 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1023 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 0, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 0 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Scheduling pucch reception for frame 0 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 1 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 2 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 3 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 4 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 5 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 6 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 7 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 8, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 8 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Scheduling pucch reception for frame 8 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 9 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 10 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 11 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 12 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 13 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 14 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 15 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 16, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 16 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Scheduling pucch reception for frame 16 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 17 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 18 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 19 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 20 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 21 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 22 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 23 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 24, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 24 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Scheduling pucch reception for frame 24 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 25 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 26 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 27 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 28 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 29 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 30 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 31 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 32, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 32 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Scheduling pucch reception for frame 32 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 33 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 34 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 35 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 36 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 37 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 38 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 39 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 40, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 40 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Scheduling pucch reception for frame 40 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 41 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 42 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 43 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 44 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 45 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 46 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 47 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 48, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 48 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Scheduling pucch reception for frame 48 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 49 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 50 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 51 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 52 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 53 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 54 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 55 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 56, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 56 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Scheduling pucch reception for frame 56 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 57 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 58 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 59 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 60 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 61 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 62 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 63 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 64, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 64 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Scheduling pucch reception for frame 64 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 65 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 66 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 67 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 68 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 69 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 70 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 71 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 72, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 72 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Scheduling pucch reception for frame 72 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 73 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 74 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 75 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 76 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 77 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 78 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 79 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 80, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 80 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 81 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 82 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 83 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 84 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 85 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 86 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 87 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 88, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 88 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 89 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 90 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 91 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 92 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 93 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 94 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 95 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 96, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 96 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 97 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 98 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 99 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 100 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 101 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 102 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 103 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 104, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 104 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 105 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 106 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 107 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 108 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 109 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 110 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 111 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 112, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 112 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 113 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 114 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 115 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 116 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 117 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 118 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 119 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 120, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 120 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 121 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 122 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 123 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 124 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 125 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 126 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 127 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 128, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 128 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 129 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 130 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 131 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 132 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 133 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 134 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 135 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 136, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 136 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 137 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 138 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 139 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 140 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 141 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 142 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 143 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 144, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 144 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 145 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 146 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 147 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 148 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 149 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 150 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 151 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 152, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 152 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 153 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 154 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 155 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 156 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 157 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 158 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 159 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 160, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 160 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 161 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 162 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 163 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 164 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 165 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 166 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 167 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 168, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 168 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 169 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 170 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 171 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 172 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 173 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 174 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 175 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 176, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 176 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 177 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 178 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 179 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 180 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 181 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 182 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 183 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 184, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 184 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 185 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 186 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 187 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 188 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 189 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 190 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 191 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 192, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 192 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 193 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 194 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 195 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 196 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 197 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 198 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 199 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 200, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 200 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 201 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 202 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 203 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 204 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 205 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 206 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 207 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 208, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 208 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 209 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 210 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 211 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 212 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 213 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 214 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 215 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 216, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 216 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 217 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 218 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 219 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 220 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 221 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 222 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 223 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 224, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 224 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 225 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 226 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 227 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 228 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 229 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 230 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 231 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 232, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 232 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 233 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 234 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 235 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 236 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 237 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 238 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 239 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 240, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 240 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 241 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 242 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 243 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 244 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 245 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 246 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 247 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 248, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 248 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 249 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 250 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 251 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 252 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 253 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 254 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 255 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 256, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 256 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 257 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 258 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 259 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 260 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 261 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 262 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 263 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 264, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 264 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 265 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 266 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 267 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 268 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 269 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 270 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 271 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 272, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 272 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 273 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 274 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 275 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 276 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 277 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 278 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 279 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 280, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 280 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 281 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 282 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 283 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 284 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 285 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 286 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 287 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 288, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 288 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 289 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 290 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 291 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 292 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 293 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 294 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 295 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 296, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 296 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 297 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 298 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 299 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 300 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 301 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 302 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 303 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 304, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 304 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 305 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 306 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 307 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 308 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 309 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 310 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 311 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 312, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 312 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 313 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 314 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 315 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 316 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 317 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 318 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 319 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 320, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 320 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 321 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 322 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 323 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 324 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 325 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 326 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 327 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 328, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 328 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 329 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 330 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 331 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 332 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 333 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 334 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 335 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 336, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 336 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 337 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 338 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 339 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 340 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 341 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 342 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 343 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 344, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 344 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 345 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 346 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 347 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 348 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 349 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 350 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 351 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 352, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 352 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 353 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 354 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 355 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 356 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 357 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 358 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 359 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 360, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 360 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 361 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 362 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 363 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 364 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 365 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 366 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 367 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 368, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 368 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 369 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 370 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 371 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 372 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 373 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 374 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 375 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 376, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 376 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 377 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 378 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 379 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 380 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 381 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 382 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 383 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 384, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 384 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 385 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 386 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 387 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 388 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 389 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 390 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 391 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 392, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 392 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 393 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 394 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 395 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 396 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 397 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 398 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 399 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 400, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 400 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 401 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 402 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 403 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 404 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 405 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 406 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 407 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 408, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 408 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 409 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 410 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 411 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 412 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 413 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 414 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 415 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 416, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 416 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 417 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 418 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 419 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 420 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 421 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 422 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 423 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 424, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 424 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 425 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 426 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 427 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 428 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 429 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 430 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 431 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 432, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 432 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 433 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 434 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 435 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 436 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 437 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 438 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 439 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 440, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 440 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 441 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 442 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 443 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 444 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 445 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 446 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 447 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 448, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 448 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 449 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 450 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 451 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 452 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 453 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 454 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 455 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 456, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 456 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 457 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 458 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 459 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 460 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 461 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 462 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 463 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 464, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 464 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 465 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 466 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 467 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 468 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 469 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 470 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 471 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 472, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 472 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 473 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 474 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 475 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 476 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 477 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 478 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 479 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 480, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 480 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 481 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 482 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 483 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 484 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 485 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 486 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 487 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 488, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 488 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 489 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 490 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 491 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 492 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 493 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 494 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 495 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 496, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 496 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 497 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 498 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 499 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 500 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 501 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 502 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 503 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 504, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 504 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 505 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 506 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 507 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 508 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 509 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 510 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 511 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 512, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 512 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 513 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 514 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 515 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 516 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 517 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 518 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 519 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 520, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 520 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 521 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 522 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 523 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 524 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 525 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 526 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 527 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 528, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 528 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 529 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 530 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 531 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 532 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 533 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 534 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 535 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 536, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 536 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 537 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 538 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 539 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 540 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 541 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 542 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 543 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 544, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 544 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 545 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 546 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 547 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 548 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 549 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 550 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 551 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 552, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 552 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 553 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 554 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 555 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 556 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 557 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 558 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 559 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 560, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 560 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 561 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 562 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 563 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 564 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 565 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 566 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 567 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 568, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 568 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 569 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 570 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 571 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 572 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 573 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 574 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 575 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 576, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 576 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 577 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 578 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 579 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 580 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 581 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 582 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 583 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 584, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 584 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 585 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 586 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 587 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 588 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 589 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 590 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 591 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 592, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 592 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 593 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 594 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 595 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 596 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 597 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 598 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 599 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 600, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 600 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 601 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 602 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 603 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 604 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 605 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 606 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 607 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 608, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 608 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 609 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 610 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 611 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 612 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 613 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 614 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 615 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 616, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 616 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 617 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 618 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 619 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 620 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 621 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 622 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 623 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 624, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 624 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 625 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 626 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 627 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 628 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 629 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 630 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 631 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 632, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 632 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 633 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 634 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 635 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 636 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 637 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 638 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 639 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 640, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 640 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 641 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 642 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 643 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 644 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 645 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 646 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 647 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 648, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 648 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 649 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 650 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 651 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 652 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 653 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 654 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 655 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 656, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 656 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 657 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 658 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 659 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 660 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 661 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 662 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 663 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 664, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 664 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 665 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 666 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 667 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 668 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 669 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 670 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 671 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 672, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 672 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 673 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 674 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 675 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 676 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 677 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 678 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 679 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 680, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 680 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 681 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 682 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 683 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 684 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 685 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 686 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 687 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 688, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 688 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 689 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 690 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 691 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 692 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 693 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 694 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 695 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 696, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 696 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 697 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 698 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 699 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 700 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 701 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 702 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 703 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 704, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 704 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 705 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 706 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 707 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 708 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 709 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 710 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 711 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 712, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 712 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 713 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 714 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 715 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 716 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 717 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 718 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 719 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 720, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 720 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 721 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 722 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 723 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 724 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 725 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 726 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 727 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 728, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 728 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 729 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 730 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 731 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 732 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 733 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 734 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 735 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 736, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 736 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 737 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 738 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 739 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 740 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 741 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 742 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 743 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 744, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 744 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 745 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 746 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 747 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 748 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 749 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 750 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 751 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 752, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 752 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 753 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 754 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 755 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 756 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 757 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 758 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 759 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 760, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 760 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 761 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 762 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 763 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 764 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 765 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 766 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 767 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 768, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 768 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 769 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 770 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 771 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 772 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 773 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 774 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 775 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 776, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 776 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 777 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 778 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 779 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 780 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 781 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 782 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 783 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 784, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 784 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 785 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 786 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 787 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 788 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 789 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 790 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 791 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 792, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 792 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 793 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 794 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 795 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 796 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 797 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 798 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 799 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 800, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 800 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 801 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 802 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 803 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 804 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 805 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 806 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 807 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 808, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 808 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 809 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 810 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 811 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 812 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 813 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 814 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 815 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 816, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 816 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 817 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 818 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 819 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 820 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 821 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 822 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 823 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 824, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 824 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 825 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 826 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 827 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 828 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 829 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 830 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 831 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 832, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 832 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 833 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 834 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 835 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 836 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 837 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 838 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 839 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 840, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 840 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 841 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 842 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 843 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 844 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 845 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 846 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 847 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 848, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 848 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 849 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 850 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 851 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 852 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 853 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 854 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 855 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 856, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 856 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 857 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 858 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 859 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 860 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 861 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 862 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 863 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 864, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 864 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 865 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 866 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 867 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 868 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 869 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 870 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 871 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 872, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 872 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 873 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 874 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 875 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 876 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 877 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 878 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 879 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 880, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 880 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 881 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 882 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 883 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 884 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 885 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 886 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 887 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 888, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 888 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 889 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 890 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 891 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 892 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 893 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 894 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 895 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 896, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 896 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 897 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 898 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 899 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 900 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 901 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 902 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 903 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 904, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 904 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 905 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 906 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 907 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 908 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 909 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 910 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 911 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 912, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 912 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 913 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 914 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 915 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 916 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 917 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 918 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 919 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 920, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 920 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 921 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 922 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 923 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 924 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 925 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 926 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 927 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 928, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 928 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 929 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 930 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 931 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 932 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 933 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 934 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 935 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 936, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 936 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 937 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 938 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 939 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 940 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 941 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 942 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 943 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 944, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 944 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 945 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 946 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 947 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 948 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 949 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 950 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 951 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 952, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 952 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 953 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 954 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 955 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 956 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 957 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 958 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 959 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 960, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 960 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 961 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 962 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 963 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 964 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 965 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 966 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 967 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 968, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 968 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 969 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 970 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 971 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 972 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 973 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 974 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 975 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 976, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 976 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 977 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 978 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 979 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 980 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 981 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 982 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 983 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 984, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 984 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 985 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 986 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 987 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 988 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 989 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 990 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 991 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 992, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 992 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 993 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 994 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 995 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 996 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 997 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 998 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 999 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 1000, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 1000 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1001 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 1002 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1003 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 1004 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 1005 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1006 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 1007 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 1008, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 1008 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1009 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 1010 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 1011 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1012 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1013 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1014 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1015 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 1016, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   Scheduling pucch reception for frame 1016 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1017 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1018 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1019 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 1020 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 1021 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 1022 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 1023 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Frame 0, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 0 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Scheduling pucch reception for frame 0 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 1 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 2 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 3 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 4 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 5 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 6 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 7 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 8, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 8 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Scheduling pucch reception for frame 8 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 9 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 10 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 11 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 12 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 13 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 14 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 15 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 16, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 16 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Scheduling pucch reception for frame 16 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 17 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 18 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 19 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 20 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 21 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 22 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 23 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 24, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 24 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Scheduling pucch reception for frame 24 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 25 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 26 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 27 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 28 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 29 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 30 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 31 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Frame 32, slot 0: Adding BCH PDU in position 0 (length 3)
[0m[0m[MAC]   [gNB 0] Frame 32 : MIB->BCH  CC_id 0, Received 3 bytes
[0m[0m[MAC]   Scheduling pucch reception for frame 32 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 33 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 34 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 35 slot 7
[0mPUCCH 0 : maxpos 1
[0m[MAC]   Scheduling pucch reception for frame 36 slot 7
[0mPUCCH 0 : maxpos 0
[0m[MAC]   Scheduling pucch reception for frame 37 slot 7
[0mPUCCH 0 : maxpos 0

Run time: 0h 26s
	Time executing user inst.: 7s 511280us
	Time executing system inst.: 7s 850895us
	Max. Phy. memory usage: 1131576kB
	Page fault number (no io): 290482
	Page fault number (requiring io): 0
	Number of file system read: 0
	Number of filesystem write: 504
	Number of context switch (process origin, io...): 1099088
	Number of context switch (os origin, priority...): 1044
Linux signal Interrupt...
/home/eurecom/rakesh/develop/openairinterface5g/executables/softmodem-common.c:187 signal_handler() Exiting OAI softmodem: softmodem starting exit procedure

Exiting ru_thread 
