Info (10281): Verilog HDL Declaration information at adc_core_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at adc_core_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at adc_core_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at adc_core_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/adc_core_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at altera_trace_adc_monitor_core.sv(148): always construct contains both blocking and non-blocking assignments File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv Line: 148
Warning (10273): Verilog HDL warning at altera_trace_adc_monitor_core.sv(637): extended using "x" or "z" File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv Line: 637
Warning (10268): Verilog HDL information at altera_trace_adc_monitor_core.sv(523): always construct contains both blocking and non-blocking assignments File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_trace_adc_monitor_core.sv Line: 523
Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using "x" or "z" File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/adc_core/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 716
Info (10281): Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/microprocessors/nios_integrated_labs/analog_to_digital/db/ip/sld32bad95d/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv Line: 49
