--Mdir .
--cc
+incdir+../../../../soc/pu/rtl/verilog/pkg
-CFLAGS -I../../../../soc/pu/rtl/verilog/pkg
+incdir+../../../../rtl/verilog/soc/bootrom
-CFLAGS -I../../../../rtl/verilog/soc/bootrom
+incdir+../../../../bench/cpp/verilator/inc
-CFLAGS -I../../../../bench/cpp/verilator/inc
+incdir+../../../../bench/cpp/glip
-CFLAGS -I../../../../bench/cpp/glip
+incdir+../../../../soc/dma/rtl/verilog/ahb3/pkg
-CFLAGS -I../../../../soc/dma/rtl/verilog/ahb3/pkg
../../../../rtl/verilog/pkg/arbiter/arb_rr.sv
../../../../rtl/verilog/pkg/functions/optimsoc_functions.sv
../../../../rtl/verilog/pkg/config/optimsoc_config.sv
../../../../rtl/verilog/pkg/constants/optimsoc_constants.sv
../../../../dbg/rtl/verilog/soc/interfaces/riscv/mriscv_trace_exec.sv
../../../../bench/verilog/glip/glip_channel.sv
../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel_flat.sv
../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel.sv
../../../../dbg/rtl/verilog/soc/debug_interface.sv
../../../../dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv
../../../../dbg/rtl/verilog/soc/blocks/buffer/osd_fifo.sv
../../../../dbg/rtl/verilog/soc/modules/ctm/common/osd_ctm.sv
../../../../dbg/rtl/verilog/soc/modules/ctm/riscv/mriscv/osd_ctm_mriscv.sv
../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization_fixedwidth.sv
../../../../dbg/rtl/verilog/soc/modules/him/osd_him.sv
../../../../dbg/rtl/verilog/soc/modules/mam/ahb3/mam_ahb3_adapter.sv
../../../../dbg/rtl/verilog/soc/modules/mam/ahb3/osd_mam_ahb3_if.sv
../../../../dbg/rtl/verilog/soc/modules/mam/ahb3/osd_mam_ahb3.sv
../../../../dbg/rtl/verilog/soc/modules/mam/common/osd_mam.sv
../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization.sv
../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_demux.sv
../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_layer.sv
../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess.sv
../../../../dbg/rtl/verilog/soc/blocks/tracesample/osd_tracesample.sv
../../../../dbg/rtl/verilog/soc/modules/scm/osd_scm.sv
../../../../dbg/rtl/verilog/soc/modules/stm/common/osd_stm.sv
../../../../dbg/rtl/verilog/soc/modules/stm/riscv/mriscv/osd_stm_mriscv.sv
../../../../dbg/rtl/verilog/soc/blocks/timestamp/osd_timestamp.sv
../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart.sv
../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_16550.sv
../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_ahb3.sv
../../../../dbg/rtl/verilog/soc/interconnect/debug_ring_expand.sv
../../../../dbg/rtl/verilog/soc/interconnect/debug_ring.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router_demux.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_demux.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_mux.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux_rr.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux.sv
../../../../dbg/rtl/verilog/soc/interconnect/ring_router.sv
../../../../soc/dma/rtl/verilog/ahb3/core/mpsoc_dma_initiator_nocreq.sv
../../../../soc/dma/rtl/verilog/ahb3/core/mpsoc_dma_packet_buffer.sv
../../../../soc/dma/rtl/verilog/ahb3/core/mpsoc_dma_request_table.sv
../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator.sv
../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_nocres.sv
../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_req.sv
../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_interface.sv
../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_target.sv
../../../../soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_top.sv
../../../../soc/mpi/rtl/verilog/ahb3/core/mpi_buffer.sv
../../../../soc/mpi/rtl/verilog/ahb3/core/mpi_buffer_endpoint.sv
../../../../soc/mpi/rtl/verilog/ahb3/ahb3/mpi_ahb3.sv
../../../../soc/noc/rtl/verilog/core/noc_buffer.sv
../../../../soc/noc/rtl/verilog/core/noc_demux.sv
../../../../soc/noc/rtl/verilog/core/noc_mux.sv
../../../../soc/noc/rtl/verilog/core/noc_vchannel_mux.sv
../../../../soc/noc/rtl/verilog/router/noc_router.sv
../../../../soc/noc/rtl/verilog/router/noc_router_input.sv
../../../../soc/noc/rtl/verilog/router/noc_router_lookup.sv
../../../../soc/noc/rtl/verilog/router/noc_router_lookup_slice.sv
../../../../soc/noc/rtl/verilog/router/noc_router_output.sv
../../../../soc/noc/rtl/verilog/topology/noc_mesh2d.sv
../../../../soc/pu/rtl/verilog/core/cache/riscv_dcache_core.sv
../../../../soc/pu/rtl/verilog/core/cache/riscv_dext.sv
../../../../soc/pu/rtl/verilog/core/cache/riscv_icache_core.sv
../../../../soc/pu/rtl/verilog/core/execution/riscv_alu.sv
../../../../soc/pu/rtl/verilog/core/execution/riscv_bu.sv
../../../../soc/pu/rtl/verilog/core/execution/riscv_div.sv
../../../../soc/pu/rtl/verilog/core/execution/riscv_lsu.sv
../../../../soc/pu/rtl/verilog/core/execution/riscv_mul.sv
../../../../soc/pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv
../../../../soc/pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv
../../../../soc/pu/rtl/verilog/core/memory/riscv_membuf.sv
../../../../soc/pu/rtl/verilog/core/memory/riscv_memmisaligned.sv
../../../../soc/pu/rtl/verilog/core/memory/riscv_mmu.sv
../../../../soc/pu/rtl/verilog/core/memory/riscv_mux.sv
../../../../soc/pu/rtl/verilog/core/memory/riscv_pmachk.sv
../../../../soc/pu/rtl/verilog/core/memory/riscv_pmpchk.sv
../../../../soc/pu/rtl/verilog/core/riscv_bp.sv
../../../../soc/pu/rtl/verilog/core/riscv_core.sv
../../../../soc/pu/rtl/verilog/core/riscv_du.sv
../../../../soc/pu/rtl/verilog/core/riscv_execution.sv
../../../../soc/pu/rtl/verilog/core/riscv_id.sv
../../../../soc/pu/rtl/verilog/core/riscv_if.sv
../../../../soc/pu/rtl/verilog/core/riscv_memory.sv
../../../../soc/pu/rtl/verilog/core/riscv_rf.sv
../../../../soc/pu/rtl/verilog/core/riscv_state.sv
../../../../soc/pu/rtl/verilog/core/riscv_wb.sv
../../../../soc/pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv
../../../../soc/pu/rtl/verilog/memory/riscv_ram_1r1w.sv
../../../../soc/pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv
../../../../soc/pu/rtl/verilog/memory/riscv_ram_1rw.sv
../../../../soc/pu/rtl/verilog/memory/riscv_ram_queue.sv
../../../../soc/pu/rtl/verilog/pu/riscv_biu.sv
../../../../soc/pu/rtl/verilog/pu/riscv_pu.sv
../../../../rtl/verilog/soc/adapter/networkadapter_conf.sv
../../../../rtl/verilog/soc/adapter/networkadapter_ct.sv
../../../../rtl/verilog/soc/bootrom/bootrom.v
../../../../rtl/verilog/soc/interconnection/bus/ahb3_bus_b3.sv
../../../../rtl/verilog/soc/interconnection/decode/ahb3_decode.sv
../../../../rtl/verilog/soc/interconnection/mux/ahb3_mux.sv
../../../../rtl/verilog/soc/spram/sram_sp_impl_plain.sv
../../../../rtl/verilog/soc/spram/sram_sp.sv
../../../../rtl/verilog/soc/spram/ahb3_sram_sp.sv
../../../../rtl/verilog/soc/spram/ahb32sram.sv
../../../../rtl/verilog/soc/riscv_tile.sv
../../../../bench/verilog/glip/glip_tcp_toplevel.sv
../../../../bench/verilog/monitor/r3_checker.v
../../../../bench/verilog/monitor/trace_monitor.sv
../../../../bench/verilog/riscv_tile_testbench.sv
--top-module riscv_tile_testbench
--exe
../../../../bench/cpp/glip/glip_tcp_dpi.cpp
../../../../bench/cpp/glip/GlipTcp.cpp
../../../../bench/cpp/riscv_tile_testbench.cpp
../../../../bench/cpp/verilator/src/OptionsParser.cpp
../../../../bench/cpp/verilator/src/VerilatedControl.cpp
-GNUM_CORES=2
-GUSE_DEBUG=1
