## Generated SDC file "dcp_bbs.sdc"

## Copyright (C) 2019  Intel Corporation. All rights reserved.
## Your use of Intel Corporation's design tools, logic functions 
## and other software and tools, and any partner logic 
## functions, and any output files from any of the foregoing 
## (including device programming or simulation files), and any 
## associated documentation or information are expressly subject 
## to the terms and conditions of the Intel Program License 
## Subscription Agreement, the Intel Quartus Prime License Agreement,
## the Intel FPGA IP License Agreement, or other applicable license
## agreement, including, without limitation, that your use is for
## the sole purpose of programming logic devices manufactured by
## Intel and sold by Intel or its authorized distributors.  Please
## refer to the applicable agreement for further details, at
## https://fpgasoftware.intel.com/eula.


## VENDOR  "Intel Corporation"
## PROGRAM "Quartus Prime"
## VERSION "Version 19.2.0 Build 57 06/24/2019 SJ Pro Edition"

## DATE    "Mon Feb 24 23:18:06 2020"

##
## DEVICE  "10AX115N2F40E2LG"
##


#**************************************************************
# Time Information
#**************************************************************

set_time_format -unit ns -decimal_places 3



#**************************************************************
# Create Clock
#**************************************************************

create_clock -name {altera_ts_clk} -period 1000.000 -waveform { 0.000 500.000 } [get_nodes {*|sd1~sn_adc_ts_clk.reg}]
create_clock -name {hssi_pll_r_0_outclk0} -period 3.200 -waveform { 0.000 1.600 } [get_nets {*|inst_hssi_ctrl|pll_r_0|xcvr_fpll_a10_0|outclk0}]
create_clock -name {hssi_pll_r_0_outclk1} -period 3.800 -waveform { 0.000 1.900 } [get_nets {*|inst_hssi_ctrl|pll_r_0|xcvr_fpll_a10_0|outclk1}]
create_clock -name {hssi_pll_t_outclk0} -period 3.200 -waveform { 0.000 1.600 } [get_nets {*|inst_hssi_ctrl|pll_t|xcvr_fpll_a10_0|outclk0}]
create_clock -name {hssi_pll_t_outclk1} -period 3.800 -waveform { 0.000 1.900 } [get_nets {*|inst_hssi_ctrl|pll_t|xcvr_fpll_a10_0|outclk1}]
create_clock -name {SYS_RefClk} -period 10.000 -waveform { 0.000 5.000 } [get_ports {SYS_RefClk}]
create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}]
create_clock -name {fspi_sclk} -period 250.000 -waveform { 0.000 125.000 } [get_ports {fspi_sclk}]
create_clock -name {flash_oe_clk} -period 40.000 -waveform { 0.000 20.000 } [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|generic_quad_spi_controller2_0|generic_quad_spi_controller2_0|asmi2_inst_qspi_ctrl|csr_controller|csr_control_data_reg[0]}]
create_clock -name {PCIE_REFCLK} -period 10.000 -waveform { 0.000 5.000 } [get_ports {PCIE_REFCLK}]
create_clock -name {ETH_RefClk} -period 3.103 -waveform { 0.000 1.551 } [get_ports {ETH_RefClk}]
create_clock -name {DDR4_RefClk} -period 3.752 -waveform { 0.000 1.876 } [get_ports {DDR4_RefClk}]
create_clock -name {DDR4B_DQS_P[0]_IN} -period 0.937 -waveform { 0.000 0.469 } [get_ports {DDR4B_DQS_P[0]}]
create_clock -name {DDR4B_DQS_P[1]_IN} -period 0.937 -waveform { 0.000 0.469 } [get_ports {DDR4B_DQS_P[1]}]
create_clock -name {DDR4B_DQS_P[2]_IN} -period 0.937 -waveform { 0.000 0.469 } [get_ports {DDR4B_DQS_P[2]}]
create_clock -name {DDR4B_DQS_P[3]_IN} -period 0.937 -waveform { 0.000 0.469 } [get_ports {DDR4B_DQS_P[3]}]
create_clock -name {DDR4B_DQS_P[4]_IN} -period 0.937 -waveform { 0.000 0.469 } [get_ports {DDR4B_DQS_P[4]}]
create_clock -name {DDR4B_DQS_P[5]_IN} -period 0.937 -waveform { 0.000 0.469 } [get_ports {DDR4B_DQS_P[5]}]
create_clock -name {DDR4B_DQS_P[6]_IN} -period 0.937 -waveform { 0.000 0.469 } [get_ports {DDR4B_DQS_P[6]}]
create_clock -name {DDR4B_DQS_P[7]_IN} -period 0.937 -waveform { 0.000 0.469 } [get_ports {DDR4B_DQS_P[7]}]
create_clock -name {DDR4A_DQS_P[0]_IN} -period 0.937 -waveform { 0.000 0.469 } [get_ports {DDR4A_DQS_P[0]}]
create_clock -name {DDR4A_DQS_P[1]_IN} -period 0.937 -waveform { 0.000 0.469 } [get_ports {DDR4A_DQS_P[1]}]
create_clock -name {DDR4A_DQS_P[2]_IN} -period 0.937 -waveform { 0.000 0.469 } [get_ports {DDR4A_DQS_P[2]}]
create_clock -name {DDR4A_DQS_P[3]_IN} -period 0.937 -waveform { 0.000 0.469 } [get_ports {DDR4A_DQS_P[3]}]
create_clock -name {DDR4A_DQS_P[4]_IN} -period 0.937 -waveform { 0.000 0.469 } [get_ports {DDR4A_DQS_P[4]}]
create_clock -name {DDR4A_DQS_P[5]_IN} -period 0.937 -waveform { 0.000 0.469 } [get_ports {DDR4A_DQS_P[5]}]
create_clock -name {DDR4A_DQS_P[6]_IN} -period 0.937 -waveform { 0.000 0.469 } [get_ports {DDR4A_DQS_P[6]}]
create_clock -name {DDR4A_DQS_P[7]_IN} -period 0.937 -waveform { 0.000 0.469 } [get_ports {DDR4A_DQS_P[7]}]


#**************************************************************
# Create Generated Clock
#**************************************************************

create_generated_clock -name {filtered_sclk_negedge} -source [get_ports {fspi_sclk}] -duty_cycle 2/1 -multiply_by 1 -master_clock {fspi_sclk} [get_pins {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|filtered_sclk_negedge|q}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_r_0|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_r_0_outclk0} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_r_0|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_r_0_outclk0} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_r_0|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_r_0_outclk0} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_r_0|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_r_0_outclk0} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0} -source [get_pins {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_refclk_select_inst|refclk}] -duty_cycle 50/1 -multiply_by 25 -divide_by 16 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_inst|outclk[0]}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1} -source [get_pins {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_refclk_select_inst|refclk}] -duty_cycle 50/1 -multiply_by 25 -divide_by 8 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_inst|outclk[1]}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk} -source [get_pins {SYS_RefClk~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk} -source [get_pins {SYS_RefClk~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk} -source [get_pins {SYS_RefClk~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk} -source [get_pins {SYS_RefClk~inputCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {SYS_RefClk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_t_outclk0} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_t_outclk0} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_t_outclk0} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|pll_t|xcvr_fpll_a10_0|outclk0~CLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {hssi_pll_t_outclk0} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk} -source [get_pins {PCIE_REFCLK~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys|pll_fixed_clk_central}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys|core_clk_out}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys~CORE_CLK_OUTCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|wys|pld_clk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk} -source [get_pins {PCIE_REFCLK~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk} -source [get_pins {PCIE_REFCLK~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk} -source [get_pins {PCIE_REFCLK~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface|hip_cmn_clk[0]}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk} -source [get_pins {PCIE_REFCLK~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk} -source [get_pins {PCIE_REFCLK~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk} -source [get_pins {PCIE_REFCLK~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk} -source [get_pins {PCIE_REFCLK~inputFITTER_INSERTEDCLKENA0|outclk}] -duty_cycle 50/1 -multiply_by 1 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pld_clk_div_by_4_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1_out}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_4_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by4_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_x6_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 33 -master_clock {fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser|clk_divtx_user}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_x6_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 4 -divide_by 5 -master_clock {ETH_RefClk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 33 -master_clock {ETH_RefClk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_div_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_x6_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 33 -master_clock {fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser|clk_divtx_user}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_x6_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 4 -divide_by 5 -master_clock {ETH_RefClk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_div_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 33 -master_clock {ETH_RefClk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_div_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_x6_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 33 -master_clock {fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser|clk_divtx_user}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_x6_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 4 -divide_by 5 -master_clock {ETH_RefClk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_div_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 33 -master_clock {ETH_RefClk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_div_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_x6_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 33 -master_clock {fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_ser.inst_twentynm_hssi_pma_tx_ser|clk_divtx_user}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_x6_dn_bus[5]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 20 -master_clock {fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 4 -divide_by 5 -master_clock {ETH_RefClk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_div_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 16 -divide_by 33 -master_clock {ETH_RefClk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv_user}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|pma_hclk}] -duty_cycle 50/1 -multiply_by 1 -divide_by 2 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_common_pcs_pma_interface.inst_twentynm_hssi_common_pcs_pma_interface|sta_pma_hclk_by2}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 1 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_channel_pll.inst_twentynm_hssi_pma_channel_pll|fref}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 25 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|clk0}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_refclk_select_inst|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.fpll_g3|fpll_g3|fpll_inst|hclk_out}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 40 -master_clock {PCIE_REFCLK} -invert [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_atx_pll_inst|clk0_8g}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[0]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pld_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1_out}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[11]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[10]}] -duty_cycle 50/1 -multiply_by 5 -master_clock {PCIE_REFCLK} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_4_reg}] -duty_cycle 50/1 -multiply_by 1 -divide_by 4 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by4_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|mcgb_serial_clk} -source [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|lvpecl_in}] -duty_cycle 50/1 -multiply_by 16 -master_clock {ETH_RefClk} [get_pins {fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|cpulse_out_bus[5]}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|clk_fpll_*}] -divide_by 5 -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_pll.g_pll_g3n.lcpll_g3xn|lcpll_g3xn|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_cgb_master_inst|cpulse_out_bus[0]}] 
create_generated_clock -name {u0|dcp_iopll|dcp_iopll|clk1x} -source [get_pins {u0|dcp_iopll|dcp_iopll|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]}] -duty_cycle 50/1 -multiply_by 8 -divide_by 4 -master_clock {SYS_RefClk} [get_pins {u0|dcp_iopll|dcp_iopll|altera_iopll_i|twentynm_pll|iopll_inst|outclk[1]}] 
create_generated_clock -name {u0|dcp_iopll|dcp_iopll|clk50} -source [get_pins {u0|dcp_iopll|dcp_iopll|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]}] -duty_cycle 50/1 -multiply_by 8 -divide_by 16 -master_clock {SYS_RefClk} [get_pins {u0|dcp_iopll|dcp_iopll|altera_iopll_i|twentynm_pll|iopll_inst|outclk[2]}] 
create_generated_clock -name {u0|dcp_iopll|dcp_iopll|clk100} -source [get_pins {u0|dcp_iopll|dcp_iopll|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]}] -duty_cycle 50/1 -multiply_by 8 -divide_by 8 -master_clock {SYS_RefClk} [get_pins {u0|dcp_iopll|dcp_iopll|altera_iopll_i|twentynm_pll|iopll_inst|outclk[3]}] 
create_generated_clock -name {u0|dcp_iopll|dcp_iopll|clk25} -source [get_pins {u0|dcp_iopll|dcp_iopll|altera_iopll_i|twentynm_pll|iopll_inst|refclk[0]}] -duty_cycle 50/1 -multiply_by 8 -divide_by 32 -master_clock {SYS_RefClk} [get_pins {u0|dcp_iopll|dcp_iopll|altera_iopll_i|twentynm_pll|iopll_inst|outclk[4]}] 
create_generated_clock -name {vl_qph_user_clk_clkpsc_clk0} -source [get_pins {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_inst|outclk[0]}] -master_clock {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0} [get_pins {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_freq_u0|vl_qph_user_clk_clkpsc|combout}] -add
create_generated_clock -name {vl_qph_user_clk_clkpsc_clk1} -source [get_pins {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|fpll_inst|outclk[1]}] -master_clock {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1} [get_pins {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_freq_u0|vl_qph_user_clk_clkpsc|combout}] -add
create_generated_clock -name {pr_clk_enable_dclk_reg2_user_clk} -source [get_pins {u0|dcp_iopll|dcp_iopll|altera_iopll_i|twentynm_pll|iopll_inst|outclk[3]}] -master_clock {u0|dcp_iopll|dcp_iopll|clk100} -invert [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|enable_dclk_reg2}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[0]} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[1]} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[2]} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[3]} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[4]} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[5]} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[6]} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[7]} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|byte_deserializer_pcs_clk_div_by_2_txclk_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|sta_rx_clk2_by2_1}] 
create_generated_clock -name {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]} -source [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|byte_serializer_pcs_clk_div_by_2_reg}] -master_clock {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]} [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x*.phy_g3x*|phy_g3x*|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs|sta_tx_clk2_by2_1}] 
create_generated_clock -name {mem|ddr4b|ddr4b_vco_clk_0} -source [get_ports {DDR4_RefClk}] -multiply_by 4 -master_clock {DDR4_RefClk} [get_nets {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|phy_clk_phs[0]}] 
create_generated_clock -name {mem|ddr4b|ddr4b_vco_clk_1} -source [get_ports {DDR4_RefClk}] -multiply_by 4 -master_clock {DDR4_RefClk} [get_nets {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1VCOPH0}] 
create_generated_clock -name {mem|ddr4b|ddr4b_vco_clk_2} -source [get_ports {DDR4_RefClk}] -multiply_by 4 -master_clock {DDR4_RefClk} [get_nets {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_DuplicateVCOPH0}] 
create_generated_clock -name {mem|ddr4a|ddr4a_vco_clk} -source [get_ports {DDR4_RefClk}] -multiply_by 4 -master_clock {DDR4_RefClk} [get_nets {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|phy_clk_phs[0]}] 
create_generated_clock -name {mem|ddr4a|ddr4a_core_usr_clk} -source [get_nets {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|phy_clk_phs[0]}] -divide_by 4 -phase 45/4 -master_clock {mem|ddr4a|ddr4a_vco_clk} [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]}] 
create_generated_clock -name {mem|ddr4a|ddr4a_core_cal_slave_clk} -source [get_nets {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|phy_clk_phs[0]}] -divide_by 7 -master_clock {mem|ddr4a|ddr4a_vco_clk} [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|outclk[3]}] 
create_generated_clock -name {mem|ddr4b|ddr4b_phy_clk_0} -source [get_nets {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|phy_clk_phs[0]}] -divide_by 2 -phase 45/2 -master_clock {mem|ddr4b|ddr4b_vco_clk_0} [get_nets {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|phy_clk[0]}] 
create_generated_clock -name {mem|ddr4b|ddr4b_phy_clk_1} -source [get_nets {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1VCOPH0}] -divide_by 2 -phase 45/2 -master_clock {mem|ddr4b|ddr4b_vco_clk_1} [get_nets {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1LOADEN0}] 
create_generated_clock -name {mem|ddr4b|ddr4b_phy_clk_2} -source [get_nets {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_DuplicateVCOPH0}] -divide_by 2 -phase 45/2 -master_clock {mem|ddr4b|ddr4b_vco_clk_2} [get_nets {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_DuplicateLOADEN0}] 
create_generated_clock -name {mem|ddr4b|ddr4b_phy_clk_l_0} -source [get_nets {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|phy_clk_phs[0]}] -divide_by 4 -phase 45/4 -master_clock {mem|ddr4b|ddr4b_vco_clk_0} [get_nets {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|phy_clk[1]}] 
create_generated_clock -name {mem|ddr4b|ddr4b_phy_clk_l_1} -source [get_nets {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1VCOPH0}] -divide_by 4 -phase 45/4 -master_clock {mem|ddr4b|ddr4b_vco_clk_1} [get_nets {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1LVDS_CLK0}] 
create_generated_clock -name {mem|ddr4b|ddr4b_phy_clk_l_2} -source [get_nets {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_DuplicateVCOPH0}] -divide_by 4 -phase 45/4 -master_clock {mem|ddr4b|ddr4b_vco_clk_2} [get_nets {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_DuplicateLVDS_CLK0}] 
create_generated_clock -name {mem|ddr4b|ddr4b_wf_clk_0} -source [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst|vcoph[0]}] -master_clock {mem|ddr4b|ddr4b_vco_clk_0} [get_registers {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[0].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4b|ddr4b_wf_clk_1} -source [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst|vcoph[0]}] -master_clock {mem|ddr4b|ddr4b_vco_clk_0} [get_registers {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[1].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4b|ddr4b_wf_clk_2} -source [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst|vcoph[0]}] -master_clock {mem|ddr4b|ddr4b_vco_clk_0} [get_registers {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[2].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4b|ddr4b_wf_clk_3} -source [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]}] -master_clock {mem|ddr4b|ddr4b_vco_clk_2} [get_registers {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4b|ddr4b_wf_clk_4} -source [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]}] -master_clock {mem|ddr4b|ddr4b_vco_clk_2} [get_registers {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4b|ddr4b_wf_clk_5} -source [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]}] -master_clock {mem|ddr4b|ddr4b_vco_clk_2} [get_registers {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4b|ddr4b_wf_clk_6} -source [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]}] -master_clock {mem|ddr4b|ddr4b_vco_clk_2} [get_registers {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4b|ddr4b_wf_clk_7} -source [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]}] -master_clock {mem|ddr4b|ddr4b_vco_clk_1} [get_registers {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4b|ddr4b_wf_clk_8} -source [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]}] -master_clock {mem|ddr4b|ddr4b_vco_clk_1} [get_registers {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4b|ddr4b_wf_clk_9} -source [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]}] -master_clock {mem|ddr4b|ddr4b_vco_clk_1} [get_registers {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4b|ddr4b_wf_clk_10} -source [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]}] -master_clock {mem|ddr4b|ddr4b_vco_clk_1} [get_registers {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4a|ddr4a_vco_clk_1} -source [get_ports {DDR4_RefClk}] -multiply_by 4 -master_clock {DDR4_RefClk} [get_nets {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1VCOPH0}] 
create_generated_clock -name {mem|ddr4a|ddr4a_vco_clk_2} -source [get_ports {DDR4_RefClk}] -multiply_by 4 -master_clock {DDR4_RefClk} [get_nets {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_DuplicateVCOPH0}] 
create_generated_clock -name {mem|ddr4a|ddr4a_phy_clk_0} -source [get_nets {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|phy_clk_phs[0]}] -divide_by 2 -phase 45/2 -master_clock {mem|ddr4a|ddr4a_vco_clk} [get_nets {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|phy_clk[0]}] 
create_generated_clock -name {mem|ddr4a|ddr4a_phy_clk_1} -source [get_nets {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1VCOPH0}] -divide_by 2 -phase 45/2 -master_clock {mem|ddr4a|ddr4a_vco_clk_1} [get_nets {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1LOADEN0}] 
create_generated_clock -name {mem|ddr4a|ddr4a_phy_clk_2} -source [get_nets {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_DuplicateVCOPH0}] -divide_by 2 -phase 45/2 -master_clock {mem|ddr4a|ddr4a_vco_clk_2} [get_nets {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_DuplicateLOADEN0}] 
create_generated_clock -name {mem|ddr4a|ddr4a_phy_clk_l_0} -source [get_nets {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|phy_clk_phs[0]}] -divide_by 4 -phase 45/4 -master_clock {mem|ddr4a|ddr4a_vco_clk} [get_nets {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|phy_clk[1]}] 
create_generated_clock -name {mem|ddr4a|ddr4a_phy_clk_l_1} -source [get_nets {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1VCOPH0}] -divide_by 4 -phase 45/4 -master_clock {mem|ddr4a|ddr4a_vco_clk_1} [get_nets {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1LVDS_CLK0}] 
create_generated_clock -name {mem|ddr4a|ddr4a_phy_clk_l_2} -source [get_nets {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_DuplicateVCOPH0}] -divide_by 4 -phase 45/4 -master_clock {mem|ddr4a|ddr4a_vco_clk_2} [get_nets {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_DuplicateLVDS_CLK0}] 
create_generated_clock -name {mem|ddr4a|ddr4a_wf_clk_0} -source [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|vcoph[0]}] -master_clock {mem|ddr4a|ddr4a_vco_clk} [get_registers {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[0].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4a|ddr4a_wf_clk_1} -source [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|vcoph[0]}] -master_clock {mem|ddr4a|ddr4a_vco_clk} [get_registers {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[1].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4a|ddr4a_wf_clk_2} -source [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst|vcoph[0]}] -master_clock {mem|ddr4a|ddr4a_vco_clk} [get_registers {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[2].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4a|ddr4a_wf_clk_3} -source [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]}] -master_clock {mem|ddr4a|ddr4a_vco_clk_2} [get_registers {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4a|ddr4a_wf_clk_4} -source [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]}] -master_clock {mem|ddr4a|ddr4a_vco_clk_2} [get_registers {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4a|ddr4a_wf_clk_5} -source [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]}] -master_clock {mem|ddr4a|ddr4a_vco_clk_2} [get_registers {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4a|ddr4a_wf_clk_6} -source [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]}] -master_clock {mem|ddr4a|ddr4a_vco_clk_2} [get_registers {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4a|ddr4a_wf_clk_7} -source [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]}] -master_clock {mem|ddr4a|ddr4a_vco_clk_1} [get_registers {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4a|ddr4a_wf_clk_8} -source [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]}] -master_clock {mem|ddr4a|ddr4a_vco_clk_1} [get_registers {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4a|ddr4a_wf_clk_9} -source [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]}] -master_clock {mem|ddr4a|ddr4a_vco_clk_1} [get_registers {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~out_phy_reg}] 
create_generated_clock -name {mem|ddr4a|ddr4a_wf_clk_10} -source [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]}] -master_clock {mem|ddr4a|ddr4a_vco_clk_1} [get_registers {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst~out_phy_reg}] 


#**************************************************************
# Set Clock Latency
#**************************************************************



#**************************************************************
# Set Clock Uncertainty
#**************************************************************

set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -setup 0.152  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -hold 0.183  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -setup 0.152  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -hold 0.183  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -setup 0.152  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -hold 0.183  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -setup 0.152  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -hold 0.183  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -setup 0.152  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -hold 0.183  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -setup 0.152  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -hold 0.183  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -setup 0.152  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -hold 0.183  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -setup 0.152  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -hold 0.183  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}]  0.000  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -setup 0.192  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -hold 0.223  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -setup 0.192  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -hold 0.223  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -setup 0.289  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -hold 0.320  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -setup 0.152  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -hold 0.183  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -setup 0.152  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -hold 0.183  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}]  0.000  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -setup 0.192  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -hold 0.223  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -setup 0.192  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -hold 0.223  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -setup 0.289  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -hold 0.320  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -setup 0.152  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -hold 0.183  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -setup 0.152  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -hold 0.183  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.131  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.135  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.131  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.135  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.171  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.175  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.171  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.175  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.131  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.135  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.131  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.135  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.171  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.175  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.171  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.175  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.268  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.272  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.131  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.135  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.131  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.135  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.171  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.175  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.171  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.175  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.131  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.135  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -setup 0.131  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}] -hold 0.135  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.171  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.175  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -setup 0.171  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -hold 0.175  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_0_outclk0}] -rise_to [get_clocks {hssi_pll_r_0_outclk0}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_0_outclk0}] -fall_to [get_clocks {hssi_pll_r_0_outclk0}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_0_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_0_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_0_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_0_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_0_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_0_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_0_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_0_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_0_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_0_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_0_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_0_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_0_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_0_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_0_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_0_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_0_outclk0}] -rise_to [get_clocks {hssi_pll_r_0_outclk0}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_0_outclk0}] -fall_to [get_clocks {hssi_pll_r_0_outclk0}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_0_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_0_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_0_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_0_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_0_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_0_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_0_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_0_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_0_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_0_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_0_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_0_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_0_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_0_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_0_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_0_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_0_outclk1}] -rise_to [get_clocks {hssi_pll_r_0_outclk1}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_r_0_outclk1}] -fall_to [get_clocks {hssi_pll_r_0_outclk1}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_0_outclk1}] -rise_to [get_clocks {hssi_pll_r_0_outclk1}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_r_0_outclk1}] -fall_to [get_clocks {hssi_pll_r_0_outclk1}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk}] -rise_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk}] -fall_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk}] -rise_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk}] -fall_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -hold 0.088  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -setup 0.022  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -hold 0.088  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -hold 0.088  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -setup 0.022  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -hold 0.088  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -setup 0.019  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -hold 0.067  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -setup 0.019  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -hold 0.067  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {PCIE_REFCLK}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {PCIE_REFCLK}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.300  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.300  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -setup 0.019  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -hold 0.067  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -setup 0.019  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pld_clk}] -hold 0.067  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {PCIE_REFCLK}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {PCIE_REFCLK}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.300  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.300  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}] -rise_to [get_clocks {hssi_pll_r_0_outclk1}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}] -fall_to [get_clocks {hssi_pll_r_0_outclk1}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}] -rise_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}] -fall_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}] -rise_to [get_clocks {hssi_pll_r_0_outclk1}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}] -fall_to [get_clocks {hssi_pll_r_0_outclk1}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}] -rise_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}] -fall_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}] -rise_to [get_clocks {hssi_pll_r_0_outclk1}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}] -fall_to [get_clocks {hssi_pll_r_0_outclk1}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}] -rise_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}] -fall_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}] -rise_to [get_clocks {hssi_pll_r_0_outclk1}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}] -fall_to [get_clocks {hssi_pll_r_0_outclk1}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}] -rise_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}] -fall_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}] -rise_to [get_clocks {hssi_pll_r_0_outclk1}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}] -fall_to [get_clocks {hssi_pll_r_0_outclk1}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}] -rise_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}] -fall_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}] -rise_to [get_clocks {hssi_pll_r_0_outclk1}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}] -fall_to [get_clocks {hssi_pll_r_0_outclk1}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}] -rise_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}] -fall_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}] -rise_to [get_clocks {hssi_pll_r_0_outclk1}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}] -fall_to [get_clocks {hssi_pll_r_0_outclk1}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}] -rise_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}] -fall_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}] -rise_to [get_clocks {hssi_pll_r_0_outclk1}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}] -fall_to [get_clocks {hssi_pll_r_0_outclk1}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}] -rise_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}] -fall_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk}] -rise_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk}] -fall_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk}] -rise_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk}] -fall_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {PCIE_REFCLK}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {PCIE_REFCLK}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {PCIE_REFCLK}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {PCIE_REFCLK}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {PCIE_REFCLK}] -rise_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {PCIE_REFCLK}] -fall_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {PCIE_REFCLK}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {PCIE_REFCLK}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {PCIE_REFCLK}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {PCIE_REFCLK}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {PCIE_REFCLK}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {PCIE_REFCLK}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {PCIE_REFCLK}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {PCIE_REFCLK}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {PCIE_REFCLK}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {PCIE_REFCLK}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {PCIE_REFCLK}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {PCIE_REFCLK}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {PCIE_REFCLK}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {PCIE_REFCLK}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {PCIE_REFCLK}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {PCIE_REFCLK}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {PCIE_REFCLK}] -rise_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {PCIE_REFCLK}] -fall_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {PCIE_REFCLK}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {PCIE_REFCLK}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {PCIE_REFCLK}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {PCIE_REFCLK}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {PCIE_REFCLK}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {PCIE_REFCLK}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {PCIE_REFCLK}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {PCIE_REFCLK}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {PCIE_REFCLK}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {PCIE_REFCLK}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {PCIE_REFCLK}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {PCIE_REFCLK}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_0_outclk0}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_0_outclk0}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_0_outclk0}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_0_outclk0}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_0_outclk0}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_0_outclk0}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_0_outclk0}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_0_outclk0}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_0_outclk0}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_0_outclk0}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_0_outclk0}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_0_outclk0}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_0_outclk0}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_0_outclk0}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_0_outclk0}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_0_outclk0}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_0_outclk0}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_0_outclk0}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_0_outclk0}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_0_outclk0}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_0_outclk0}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_0_outclk0}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_0_outclk0}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_0_outclk0}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_0_outclk0}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_0_outclk0}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_0_outclk0}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_0_outclk0}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}] -setup 0.074  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_0_outclk0}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {hssi_pll_r_0_outclk0}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_0_outclk0}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {hssi_pll_r_0_outclk0}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -rise_to [get_clocks {SYS_RefClk}] -hold 0.063  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}] -setup 0.074  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}] -fall_to [get_clocks {SYS_RefClk}] -hold 0.063  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_cvl_top|inst_user_clk|qph_user_clk_fpll_u0|xcvr_fpll_a10_0|outclk0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {filtered_sclk_negedge}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.300  
set_clock_uncertainty -rise_from [get_clocks {filtered_sclk_negedge}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.300  
set_clock_uncertainty -fall_from [get_clocks {filtered_sclk_negedge}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.300  
set_clock_uncertainty -fall_from [get_clocks {filtered_sclk_negedge}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.300  
set_clock_uncertainty -rise_from [get_clocks {fspi_sclk}] -rise_to [get_clocks {fspi_sclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fspi_sclk}] -fall_to [get_clocks {fspi_sclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fspi_sclk}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.310  
set_clock_uncertainty -rise_from [get_clocks {fspi_sclk}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.310  
set_clock_uncertainty -fall_from [get_clocks {fspi_sclk}] -rise_to [get_clocks {fspi_sclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fspi_sclk}] -fall_to [get_clocks {fspi_sclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fspi_sclk}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.310  
set_clock_uncertainty -fall_from [get_clocks {fspi_sclk}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.310  
set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_1}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_1}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.310  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.310  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_vco_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_vco_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_2}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_2}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_0}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_0}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_vco_clk_1}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_vco_clk_1}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_vco_clk_2}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_vco_clk_2}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|avmmclk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_coreclkin}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_coreclkin}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_coreclkin}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_coreclkin}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_1}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_1}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.310  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.310  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_cal_slave_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_vco_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_vco_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_2}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_2}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_0}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_0}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_vco_clk_1}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_vco_clk_1}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_vco_clk_2}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {SYS_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_vco_clk_2}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk1}] -rise_to [get_clocks {hssi_pll_t_outclk1}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk1}] -fall_to [get_clocks {hssi_pll_t_outclk1}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk1}] -rise_to [get_clocks {hssi_pll_t_outclk1}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk1}] -fall_to [get_clocks {hssi_pll_t_outclk1}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {hssi_pll_t_outclk0}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {hssi_pll_t_outclk0}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -setup 0.040  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_coreclkin}] -hold 0.069  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {hssi_pll_t_outclk0}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {hssi_pll_t_outclk0}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.110  
set_clock_uncertainty -fall_from [get_clocks {hssi_pll_t_outclk0}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk}]  0.110  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk}] -rise_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk}] -fall_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk}] -rise_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|tx_pma_clk}] -fall_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_div_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_div_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_div_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_div_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk}] -rise_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk}] -fall_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk}] -rise_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1]|tx_pma_clk}] -fall_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {ETH_RefClk}] -rise_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ETH_RefClk}] -fall_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {ETH_RefClk}] -rise_to [get_clocks {ETH_RefClk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {ETH_RefClk}] -fall_to [get_clocks {ETH_RefClk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {ETH_RefClk}] -rise_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ETH_RefClk}] -fall_to [get_clocks {SYS_RefClk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {ETH_RefClk}] -rise_to [get_clocks {ETH_RefClk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {ETH_RefClk}] -fall_to [get_clocks {ETH_RefClk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk}] -rise_to [get_clocks {SYS_RefClk}]  0.080  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk}] -fall_to [get_clocks {SYS_RefClk}]  0.080  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk}] -rise_to [get_clocks {SYS_RefClk}]  0.080  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk}] -fall_to [get_clocks {SYS_RefClk}]  0.080  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_div_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk}] -rise_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk}] -fall_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk}] -rise_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_clk}] -fall_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk}] -rise_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk}] -fall_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk}] -rise_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk}] -fall_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0]|tx_pma_div_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk}] -rise_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk}] -fall_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk}] -rise_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk}] -fall_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk}] -rise_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk}] -fall_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk}] -rise_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk}] -fall_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk}] -rise_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk}] -fall_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk}] -rise_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk}] -fall_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk}] -rise_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk}] -fall_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk}] -rise_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk}] -fall_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|hip_cmn_clk[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk}] -rise_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk}] -fall_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk}] -rise_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk}] -fall_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk}] -rise_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk}] -fall_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk}] -rise_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk}] -fall_to [get_clocks {PCIE_REFCLK}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|avmmclk}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -setup 0.161  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -hold 0.207  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -setup 0.161  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -hold 0.207  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -setup 0.161  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -hold 0.207  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -setup 0.161  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -hold 0.207  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_clkout}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|twentynm_atx_pll_inst~O_CLK0_8G}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|pll_pcie_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_serial_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|pma_hclk_by2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.020  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_fref}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.120  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_fref}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_div_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_div_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_div_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_div_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk}] -rise_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk}] -fall_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk}] -rise_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3]|tx_pma_clk}] -fall_to [get_clocks {SYS_RefClk}]  0.070  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_div_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_div_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_div_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_div_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_div_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {vl_qph_user_clk_clkpsc_clk1}] -rise_to [get_clocks {vl_qph_user_clk_clkpsc_clk1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {vl_qph_user_clk_clkpsc_clk1}] -fall_to [get_clocks {vl_qph_user_clk_clkpsc_clk1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {vl_qph_user_clk_clkpsc_clk1}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.440  
set_clock_uncertainty -rise_from [get_clocks {vl_qph_user_clk_clkpsc_clk1}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.440  
set_clock_uncertainty -fall_from [get_clocks {vl_qph_user_clk_clkpsc_clk1}] -rise_to [get_clocks {vl_qph_user_clk_clkpsc_clk1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {vl_qph_user_clk_clkpsc_clk1}] -fall_to [get_clocks {vl_qph_user_clk_clkpsc_clk1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {vl_qph_user_clk_clkpsc_clk1}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.440  
set_clock_uncertainty -fall_from [get_clocks {vl_qph_user_clk_clkpsc_clk1}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.440  
set_clock_uncertainty -rise_from [get_clocks {vl_qph_user_clk_clkpsc_clk0}] -rise_to [get_clocks {vl_qph_user_clk_clkpsc_clk0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {vl_qph_user_clk_clkpsc_clk0}] -fall_to [get_clocks {vl_qph_user_clk_clkpsc_clk0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {vl_qph_user_clk_clkpsc_clk0}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.440  
set_clock_uncertainty -rise_from [get_clocks {vl_qph_user_clk_clkpsc_clk0}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.440  
set_clock_uncertainty -fall_from [get_clocks {vl_qph_user_clk_clkpsc_clk0}] -rise_to [get_clocks {vl_qph_user_clk_clkpsc_clk0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {vl_qph_user_clk_clkpsc_clk0}] -fall_to [get_clocks {vl_qph_user_clk_clkpsc_clk0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {vl_qph_user_clk_clkpsc_clk0}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.440  
set_clock_uncertainty -fall_from [get_clocks {vl_qph_user_clk_clkpsc_clk0}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.440  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_1}] -rise_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_1}] -fall_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_1}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_1}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_1}] -rise_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_1}] -fall_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_1}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_1}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4_RefClk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4_RefClk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4B_DQS_P[7]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4B_DQS_P[7]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4B_DQS_P[6]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4B_DQS_P[6]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4B_DQS_P[5]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4B_DQS_P[5]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4B_DQS_P[4]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4B_DQS_P[4]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4B_DQS_P[3]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4B_DQS_P[3]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4B_DQS_P[2]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4B_DQS_P[2]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4B_DQS_P[1]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4B_DQS_P[1]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4B_DQS_P[0]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4B_DQS_P[0]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4A_DQS_P[7]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4A_DQS_P[7]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4A_DQS_P[6]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4A_DQS_P[6]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4A_DQS_P[5]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4A_DQS_P[5]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4A_DQS_P[4]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4A_DQS_P[4]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4A_DQS_P[3]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4A_DQS_P[3]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4A_DQS_P[2]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4A_DQS_P[2]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4A_DQS_P[1]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4A_DQS_P[1]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4A_DQS_P[0]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4A_DQS_P[0]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4_RefClk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4_RefClk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4B_DQS_P[7]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4B_DQS_P[7]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4B_DQS_P[6]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4B_DQS_P[6]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4B_DQS_P[5]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4B_DQS_P[5]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4B_DQS_P[4]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4B_DQS_P[4]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4B_DQS_P[3]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4B_DQS_P[3]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4B_DQS_P[2]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4B_DQS_P[2]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4B_DQS_P[1]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4B_DQS_P[1]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4B_DQS_P[0]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4B_DQS_P[0]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4A_DQS_P[7]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4A_DQS_P[7]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4A_DQS_P[6]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4A_DQS_P[6]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4A_DQS_P[5]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4A_DQS_P[5]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4A_DQS_P[4]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4A_DQS_P[4]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4A_DQS_P[3]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4A_DQS_P[3]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4A_DQS_P[2]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4A_DQS_P[2]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4A_DQS_P[1]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4A_DQS_P[1]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -rise_to [get_clocks {DDR4A_DQS_P[0]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4_RefClk}] -fall_to [get_clocks {DDR4A_DQS_P[0]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk25}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk25}]  0.220  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk25}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk25}]  0.220  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk25}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk25}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk25}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk25}]  0.220  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk25}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk25}]  0.220  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk25}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk25}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.300  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.300  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -rise_to [get_clocks {SYS_RefClk}]  0.310  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -fall_to [get_clocks {SYS_RefClk}]  0.310  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.170  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.170  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.160  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.160  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -rise_to [get_clocks {pr_clk_enable_dclk_reg2_user_clk}]  0.170  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -fall_to [get_clocks {pr_clk_enable_dclk_reg2_user_clk}]  0.170  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}]  0.480  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}]  0.480  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.300  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.300  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -rise_to [get_clocks {SYS_RefClk}]  0.310  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -fall_to [get_clocks {SYS_RefClk}]  0.310  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.170  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.170  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.160  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.160  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -rise_to [get_clocks {pr_clk_enable_dclk_reg2_user_clk}]  0.170  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -fall_to [get_clocks {pr_clk_enable_dclk_reg2_user_clk}]  0.170  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}]  0.480  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}]  0.480  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk50}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk50}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk50}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk50}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk50}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk50}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk50}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk50}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.300  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.300  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -rise_to [get_clocks {filtered_sclk_negedge}]  0.300  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -fall_to [get_clocks {filtered_sclk_negedge}]  0.300  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -rise_to [get_clocks {fspi_sclk}]  0.310  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -fall_to [get_clocks {fspi_sclk}]  0.310  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -rise_to [get_clocks {SYS_RefClk}]  0.310  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -fall_to [get_clocks {SYS_RefClk}]  0.310  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk25}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk25}]  0.180  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.160  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.160  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk50}]  0.170  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk50}]  0.170  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.150  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}]  0.480  
set_clock_uncertainty -rise_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}]  0.480  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.300  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|wys~CORE_CLK_OUT}]  0.300  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -rise_to [get_clocks {filtered_sclk_negedge}]  0.300  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -fall_to [get_clocks {filtered_sclk_negedge}]  0.300  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -rise_to [get_clocks {fspi_sclk}]  0.310  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -fall_to [get_clocks {fspi_sclk}]  0.310  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -rise_to [get_clocks {SYS_RefClk}]  0.310  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -fall_to [get_clocks {SYS_RefClk}]  0.310  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk25}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk25}]  0.180  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.160  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.160  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk50}]  0.170  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk50}]  0.170  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.150  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -rise_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}]  0.480  
set_clock_uncertainty -fall_from [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}] -fall_to [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}]  0.480  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[6]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.190  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_pma_clk}]  0.010  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|tx_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_9}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_9}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_9}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_9}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_9}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_9}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_9}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_9}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_9}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_9}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_9}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_9}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[6]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[6]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[6]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[6]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[6]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[6]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[6]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[6]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[5]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[5]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[5]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[5]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[5]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[5]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[5]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[5]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[5]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[4]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[4]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[4]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[4]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[4]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[4]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[4]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[4]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[4]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[3]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[3]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[3]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[3]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[3]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[3]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[3]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[3]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[3]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[2]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[2]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[2]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[2]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[2]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[2]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[2]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[2]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[2]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[1]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[1]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[1]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[1]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[1]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[1]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[1]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[1]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[1]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[0]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[0]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[0]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[0]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {pr_clk_enable_dclk_reg2_user_clk}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.170  
set_clock_uncertainty -rise_from [get_clocks {pr_clk_enable_dclk_reg2_user_clk}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.170  
set_clock_uncertainty -rise_from [get_clocks {pr_clk_enable_dclk_reg2_user_clk}] -rise_to [get_clocks {pr_clk_enable_dclk_reg2_user_clk}]  0.170  
set_clock_uncertainty -rise_from [get_clocks {pr_clk_enable_dclk_reg2_user_clk}] -fall_to [get_clocks {pr_clk_enable_dclk_reg2_user_clk}]  0.170  
set_clock_uncertainty -fall_from [get_clocks {pr_clk_enable_dclk_reg2_user_clk}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.170  
set_clock_uncertainty -fall_from [get_clocks {pr_clk_enable_dclk_reg2_user_clk}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.170  
set_clock_uncertainty -fall_from [get_clocks {pr_clk_enable_dclk_reg2_user_clk}] -rise_to [get_clocks {pr_clk_enable_dclk_reg2_user_clk}]  0.170  
set_clock_uncertainty -fall_from [get_clocks {pr_clk_enable_dclk_reg2_user_clk}] -fall_to [get_clocks {pr_clk_enable_dclk_reg2_user_clk}]  0.170  
set_clock_uncertainty -rise_from [get_clocks {DDR4B_DQS_P[7]_IN}] -rise_to [get_clocks {DDR4B_DQS_P[7]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4B_DQS_P[7]_IN}] -fall_to [get_clocks {DDR4B_DQS_P[7]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4B_DQS_P[7]_IN}] -rise_to [get_clocks {DDR4B_DQS_P[7]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4B_DQS_P[7]_IN}] -fall_to [get_clocks {DDR4B_DQS_P[7]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4B_DQS_P[6]_IN}] -rise_to [get_clocks {DDR4B_DQS_P[6]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4B_DQS_P[6]_IN}] -fall_to [get_clocks {DDR4B_DQS_P[6]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4B_DQS_P[6]_IN}] -rise_to [get_clocks {DDR4B_DQS_P[6]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4B_DQS_P[6]_IN}] -fall_to [get_clocks {DDR4B_DQS_P[6]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4B_DQS_P[5]_IN}] -rise_to [get_clocks {DDR4B_DQS_P[5]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4B_DQS_P[5]_IN}] -fall_to [get_clocks {DDR4B_DQS_P[5]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4B_DQS_P[5]_IN}] -rise_to [get_clocks {DDR4B_DQS_P[5]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4B_DQS_P[5]_IN}] -fall_to [get_clocks {DDR4B_DQS_P[5]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4B_DQS_P[4]_IN}] -rise_to [get_clocks {DDR4B_DQS_P[4]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4B_DQS_P[4]_IN}] -fall_to [get_clocks {DDR4B_DQS_P[4]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4B_DQS_P[4]_IN}] -rise_to [get_clocks {DDR4B_DQS_P[4]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4B_DQS_P[4]_IN}] -fall_to [get_clocks {DDR4B_DQS_P[4]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4B_DQS_P[3]_IN}] -rise_to [get_clocks {DDR4B_DQS_P[3]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4B_DQS_P[3]_IN}] -fall_to [get_clocks {DDR4B_DQS_P[3]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4B_DQS_P[3]_IN}] -rise_to [get_clocks {DDR4B_DQS_P[3]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4B_DQS_P[3]_IN}] -fall_to [get_clocks {DDR4B_DQS_P[3]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4B_DQS_P[2]_IN}] -rise_to [get_clocks {DDR4B_DQS_P[2]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4B_DQS_P[2]_IN}] -fall_to [get_clocks {DDR4B_DQS_P[2]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4B_DQS_P[2]_IN}] -rise_to [get_clocks {DDR4B_DQS_P[2]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4B_DQS_P[2]_IN}] -fall_to [get_clocks {DDR4B_DQS_P[2]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4B_DQS_P[1]_IN}] -rise_to [get_clocks {DDR4B_DQS_P[1]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4B_DQS_P[1]_IN}] -fall_to [get_clocks {DDR4B_DQS_P[1]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4B_DQS_P[1]_IN}] -rise_to [get_clocks {DDR4B_DQS_P[1]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4B_DQS_P[1]_IN}] -fall_to [get_clocks {DDR4B_DQS_P[1]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4B_DQS_P[0]_IN}] -rise_to [get_clocks {DDR4B_DQS_P[0]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4B_DQS_P[0]_IN}] -fall_to [get_clocks {DDR4B_DQS_P[0]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4B_DQS_P[0]_IN}] -rise_to [get_clocks {DDR4B_DQS_P[0]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4B_DQS_P[0]_IN}] -fall_to [get_clocks {DDR4B_DQS_P[0]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_10}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_10}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_10}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_10}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_10}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_10}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_10}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_10}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_10}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_10}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_10}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_10}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_5}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_5}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_5}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_5}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_5}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_5}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_5}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_5}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_5}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_5}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_5}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_5}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_8}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_8}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_8}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_8}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_8}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_8}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_8}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_8}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_8}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_8}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_8}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_8}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_7}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_7}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_7}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_7}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_7}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_7}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_7}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_7}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_7}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_7}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_7}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_7}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_6}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_6}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_6}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_6}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_6}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_6}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_6}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_6}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_6}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_6}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_6}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_6}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_5}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_5}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_5}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_5}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_5}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_5}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_5}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_5}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_5}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_5}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_5}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_5}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_4}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_4}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_4}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_4}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_4}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_4}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_4}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_4}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_3}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_3}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_3}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_3}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_3}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_3}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_3}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_3}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_3}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_3}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_3}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_3}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_2}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_2}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_2}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_2}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_2}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_2}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_2}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_2}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_1}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_1}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_1}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_1}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_1}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_1}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_1}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_1}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_0}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_0}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_0}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_0}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_0}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_0}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_0}] -rise_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_wf_clk_0}] -fall_to [get_clocks {mem|ddr4b|ddr4b_wf_clk_0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_2}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_1}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_l_0}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_2}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_1}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -rise_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}] -fall_to [get_clocks {mem|ddr4b|ddr4b_phy_clk_0}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.480  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.480  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.480  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.480  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.480  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk100}]  0.480  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -rise_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.480  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_core_usr_clk}] -fall_to [get_clocks {u0|dcp_iopll|dcp_iopll|clk1x}]  0.480  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_vco_clk}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_vco_clk}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_vco_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_vco_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_vco_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_vco_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_vco_clk}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_vco_clk}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_vco_clk}] -rise_to [get_clocks {mem|ddr4a|ddr4a_vco_clk}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_vco_clk}] -fall_to [get_clocks {mem|ddr4a|ddr4a_vco_clk}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_2}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_2}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_2}] -rise_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_2}] -fall_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_2}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_2}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_2}] -rise_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_2}] -fall_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_0}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_0}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_0}] -rise_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_0}] -fall_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_0}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_0}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_0}] -rise_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4b|ddr4b_vco_clk_0}] -fall_to [get_clocks {mem|ddr4b|ddr4b_vco_clk_0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_pcs_clk_div_by_4[7]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[7]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[7]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[7]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[7]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[7]}] -rise_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[7]}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[7]}] -fall_to [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[7]}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4A_DQS_P[7]_IN}] -rise_to [get_clocks {DDR4A_DQS_P[7]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4A_DQS_P[7]_IN}] -fall_to [get_clocks {DDR4A_DQS_P[7]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4A_DQS_P[7]_IN}] -rise_to [get_clocks {DDR4A_DQS_P[7]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4A_DQS_P[7]_IN}] -fall_to [get_clocks {DDR4A_DQS_P[7]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4A_DQS_P[6]_IN}] -rise_to [get_clocks {DDR4A_DQS_P[6]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4A_DQS_P[6]_IN}] -fall_to [get_clocks {DDR4A_DQS_P[6]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4A_DQS_P[6]_IN}] -rise_to [get_clocks {DDR4A_DQS_P[6]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4A_DQS_P[6]_IN}] -fall_to [get_clocks {DDR4A_DQS_P[6]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4A_DQS_P[5]_IN}] -rise_to [get_clocks {DDR4A_DQS_P[5]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4A_DQS_P[5]_IN}] -fall_to [get_clocks {DDR4A_DQS_P[5]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4A_DQS_P[5]_IN}] -rise_to [get_clocks {DDR4A_DQS_P[5]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4A_DQS_P[5]_IN}] -fall_to [get_clocks {DDR4A_DQS_P[5]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4A_DQS_P[4]_IN}] -rise_to [get_clocks {DDR4A_DQS_P[4]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4A_DQS_P[4]_IN}] -fall_to [get_clocks {DDR4A_DQS_P[4]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4A_DQS_P[4]_IN}] -rise_to [get_clocks {DDR4A_DQS_P[4]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4A_DQS_P[4]_IN}] -fall_to [get_clocks {DDR4A_DQS_P[4]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4A_DQS_P[3]_IN}] -rise_to [get_clocks {DDR4A_DQS_P[3]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4A_DQS_P[3]_IN}] -fall_to [get_clocks {DDR4A_DQS_P[3]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4A_DQS_P[3]_IN}] -rise_to [get_clocks {DDR4A_DQS_P[3]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4A_DQS_P[3]_IN}] -fall_to [get_clocks {DDR4A_DQS_P[3]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4A_DQS_P[2]_IN}] -rise_to [get_clocks {DDR4A_DQS_P[2]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4A_DQS_P[2]_IN}] -fall_to [get_clocks {DDR4A_DQS_P[2]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4A_DQS_P[2]_IN}] -rise_to [get_clocks {DDR4A_DQS_P[2]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4A_DQS_P[2]_IN}] -fall_to [get_clocks {DDR4A_DQS_P[2]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4A_DQS_P[1]_IN}] -rise_to [get_clocks {DDR4A_DQS_P[1]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4A_DQS_P[1]_IN}] -fall_to [get_clocks {DDR4A_DQS_P[1]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4A_DQS_P[1]_IN}] -rise_to [get_clocks {DDR4A_DQS_P[1]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4A_DQS_P[1]_IN}] -fall_to [get_clocks {DDR4A_DQS_P[1]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4A_DQS_P[0]_IN}] -rise_to [get_clocks {DDR4A_DQS_P[0]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {DDR4A_DQS_P[0]_IN}] -fall_to [get_clocks {DDR4A_DQS_P[0]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4A_DQS_P[0]_IN}] -rise_to [get_clocks {DDR4A_DQS_P[0]_IN}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {DDR4A_DQS_P[0]_IN}] -fall_to [get_clocks {DDR4A_DQS_P[0]_IN}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_10}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_10}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_10}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_10}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_10}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_10}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_10}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_10}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_10}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_10}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_10}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_10}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_9}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_9}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_9}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_9}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_9}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_9}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_9}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_9}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_9}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_9}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_9}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_9}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_8}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_8}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_8}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_8}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_8}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_8}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_8}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_8}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_8}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_8}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_8}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_8}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_7}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_7}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_7}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_7}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_7}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_7}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_7}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_7}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_7}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_7}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_7}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_7}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_6}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_6}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_6}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_6}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_6}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_6}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_6}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_6}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_6}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_6}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_6}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_6}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_4}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_4}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_4}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_4}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_4}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_4}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_4}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_4}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_4}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_4}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_3}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_3}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_3}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_3}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_3}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_3}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_3}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_3}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_3}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_3}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_3}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_3}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_2}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_2}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_2}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_2}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_1}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_1}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_1}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_1}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_0}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_0}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_0}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_0}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_0}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_wf_clk_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_wf_clk_0}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_2}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_1}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}]  0.050  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_l_0}]  0.050  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_2}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_1}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -rise_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}]  0.040  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}] -fall_to [get_clocks {mem|ddr4a|ddr4a_phy_clk_0}]  0.040  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_vco_clk_1}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_vco_clk_1}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_vco_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_vco_clk_1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_vco_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_vco_clk_1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_vco_clk_1}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_vco_clk_1}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_vco_clk_1}] -rise_to [get_clocks {mem|ddr4a|ddr4a_vco_clk_1}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_vco_clk_1}] -fall_to [get_clocks {mem|ddr4a|ddr4a_vco_clk_1}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_vco_clk_2}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_vco_clk_2}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_vco_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_vco_clk_2}]  0.030  
set_clock_uncertainty -rise_from [get_clocks {mem|ddr4a|ddr4a_vco_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_vco_clk_2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_vco_clk_2}] -rise_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_vco_clk_2}] -fall_to [get_clocks {DDR4_RefClk}]  0.200  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_vco_clk_2}] -rise_to [get_clocks {mem|ddr4a|ddr4a_vco_clk_2}]  0.030  
set_clock_uncertainty -fall_from [get_clocks {mem|ddr4a|ddr4a_vco_clk_2}] -fall_to [get_clocks {mem|ddr4a|ddr4a_vco_clk_2}]  0.030  


#**************************************************************
# Set Input Delay
#**************************************************************

set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_ALERT_L}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DBI_L[0]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DBI_L[1]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DBI_L[2]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DBI_L[3]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DBI_L[4]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DBI_L[5]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DBI_L[6]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DBI_L[7]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[0]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[1]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[2]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[3]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[4]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[5]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[6]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[7]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[8]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[9]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[10]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[11]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[12]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[13]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[14]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[15]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[16]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[17]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[18]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[19]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[20]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[21]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[22]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[23]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[24]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[25]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[26]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[27]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[28]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[29]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[30]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[31]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[32]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[33]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[34]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[35]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[36]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[37]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[38]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[39]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[40]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[41]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[42]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[43]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[44]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[45]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[46]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[47]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[48]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[49]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[50]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[51]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[52]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[53]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[54]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[55]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[56]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[57]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[58]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[59]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[60]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[61]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[62]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[63]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_ALERT_L}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DBI_L[0]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DBI_L[1]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DBI_L[2]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DBI_L[3]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DBI_L[4]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DBI_L[5]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DBI_L[6]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DBI_L[7]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[0]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[1]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[2]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[3]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[4]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[5]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[6]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[7]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[8]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[9]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[10]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[11]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[12]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[13]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[14]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[15]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[16]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[17]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[18]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[19]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[20]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[21]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[22]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[23]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[24]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[25]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[26]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[27]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[28]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[29]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[30]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[31]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[32]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[33]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[34]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[35]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[36]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[37]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[38]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[39]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[40]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[41]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[42]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[43]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[44]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[45]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[46]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[47]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[48]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[49]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[50]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[51]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[52]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[53]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[54]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[55]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[56]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[57]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[58]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[59]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[60]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[61]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[62]}]
set_input_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[63]}]
set_input_delay -add_delay -max -clock [get_clocks {fspi_sclk}]  5.000 [get_ports {fspi_cs_l}]
set_input_delay -add_delay -min -clock [get_clocks {fspi_sclk}]  -5.000 [get_ports {fspi_cs_l}]
set_input_delay -add_delay -max -clock [get_clocks {fspi_sclk}]  5.000 [get_ports {fspi_mosi}]
set_input_delay -add_delay -min -clock [get_clocks {fspi_sclk}]  -5.000 [get_ports {fspi_mosi}]


#**************************************************************
# Set Output Delay
#**************************************************************

set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_ACT_L}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_A[0]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_A[1]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_A[2]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_A[3]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_A[4]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_A[5]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_A[6]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_A[7]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_A[8]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_A[9]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_A[10]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_A[11]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_A[12]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_A[13]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_A[14]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_A[15]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_A[16]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_BA[0]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_BA[1]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_BG}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_CKE}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_CK_N}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_CK_P}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_CS_L}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DBI_L[0]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DBI_L[1]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DBI_L[2]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DBI_L[3]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DBI_L[4]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DBI_L[5]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DBI_L[6]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DBI_L[7]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQS_N[0]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQS_N[1]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQS_N[2]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQS_N[3]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQS_N[4]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQS_N[5]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQS_N[6]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQS_N[7]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQS_P[0]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQS_P[1]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQS_P[2]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQS_P[3]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQS_P[4]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQS_P[5]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQS_P[6]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQS_P[7]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[0]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[1]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[2]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[3]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[4]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[5]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[6]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[7]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[8]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[9]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[10]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[11]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[12]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[13]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[14]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[15]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[16]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[17]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[18]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[19]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[20]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[21]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[22]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[23]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[24]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[25]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[26]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[27]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[28]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[29]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[30]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[31]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[32]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[33]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[34]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[35]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[36]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[37]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[38]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[39]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[40]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[41]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[42]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[43]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[44]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[45]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[46]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[47]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[48]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[49]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[50]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[51]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[52]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[53]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[54]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[55]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[56]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[57]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[58]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[59]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[60]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[61]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[62]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_DQ[63]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_ODT}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_PAR}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4A_RESET_L}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_ACT_L}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_A[0]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_A[1]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_A[2]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_A[3]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_A[4]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_A[5]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_A[6]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_A[7]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_A[8]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_A[9]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_A[10]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_A[11]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_A[12]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_A[13]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_A[14]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_A[15]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_A[16]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_BA[0]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_BA[1]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_BG}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_CKE}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_CK_N}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_CK_P}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_CS_L}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DBI_L[0]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DBI_L[1]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DBI_L[2]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DBI_L[3]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DBI_L[4]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DBI_L[5]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DBI_L[6]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DBI_L[7]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQS_N[0]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQS_N[1]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQS_N[2]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQS_N[3]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQS_N[4]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQS_N[5]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQS_N[6]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQS_N[7]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQS_P[0]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQS_P[1]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQS_P[2]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQS_P[3]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQS_P[4]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQS_P[5]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQS_P[6]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQS_P[7]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[0]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[1]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[2]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[3]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[4]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[5]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[6]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[7]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[8]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[9]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[10]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[11]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[12]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[13]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[14]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[15]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[16]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[17]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[18]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[19]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[20]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[21]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[22]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[23]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[24]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[25]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[26]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[27]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[28]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[29]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[30]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[31]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[32]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[33]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[34]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[35]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[36]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[37]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[38]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[39]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[40]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[41]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[42]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[43]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[44]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[45]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[46]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[47]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[48]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[49]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[50]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[51]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[52]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[53]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[54]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[55]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[56]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[57]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[58]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[59]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[60]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[61]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[62]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_DQ[63]}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_ODT}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_PAR}]
set_output_delay -add_delay  -clock [get_clocks {DDR4_RefClk}]  0.000 [get_ports {DDR4B_RESET_L}]
set_output_delay -add_delay -max -clock [get_clocks {fspi_sclk}]  5.000 [get_ports {fspi_miso}]
set_output_delay -add_delay -min -clock [get_clocks {fspi_sclk}]  -5.000 [get_ports {fspi_miso}]


#**************************************************************
# Set Clock Groups
#**************************************************************

set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] 
set_clock_groups -asynchronous -group [get_clocks {hssi_pll_r_0_outclk0 hssi_pll_r_0_outclk1}] -group [get_clocks {hssi_pll_t_outclk0 hssi_pll_t_outclk1}] -group [get_clocks {SYS_RefClk}] 
set_clock_groups -asynchronous -group [get_clocks {fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[*]*|rx_pma_clk}] 
set_clock_groups -asynchronous -group [get_clocks {flash_oe_clk}] -group [get_clocks {u0|dcp_iopll|dcp_iopll|clk25}] 
set_clock_groups -asynchronous -group [get_clocks {vl_qph_user_clk_clkpsc_clk0}] -group [get_clocks {vl_qph_user_clk_clkpsc_clk1}] 
set_clock_groups -exclusive -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[0]|rx_clkout}] 
set_clock_groups -exclusive -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[0]}] 
set_clock_groups -exclusive -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[1]|rx_clkout}] 
set_clock_groups -exclusive -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[1]}] 
set_clock_groups -exclusive -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[2]|rx_clkout}] 
set_clock_groups -exclusive -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[2]}] 
set_clock_groups -exclusive -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[3]|rx_clkout}] 
set_clock_groups -exclusive -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[3]}] 
set_clock_groups -exclusive -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[4]|rx_clkout}] 
set_clock_groups -exclusive -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[4]}] 
set_clock_groups -exclusive -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[5]|rx_clkout}] 
set_clock_groups -exclusive -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[5]}] 
set_clock_groups -exclusive -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[6]|rx_clkout}] 
set_clock_groups -exclusive -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[6]}] 
set_clock_groups -exclusive -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_xcvr_native_insts[7]|rx_clkout}] 
set_clock_groups -exclusive -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|tx_bonding_clocks[0]}] -group [get_clocks {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|rx_pcs_clk_div_by_4[7]}] 


#**************************************************************
# Set False Path
#**************************************************************

set_false_path  -from  [get_clocks {altera_ts_clk}]  -to  [get_clocks {*dcp_iopll|clk100}]
set_false_path -from [get_pins -nocase -compatibility_mode {*SPIPhy_altera_avalon_st_idle_inserter|received_esc*|*}] -to [get_pins -nocase -compatibility_mode {*|rdshiftreg*|*}]
set_false_path -from [get_pins -nocase -compatibility_mode {*|stsourcedata*|*}] -to [get_registers *]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}] 
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers *]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}] 
set_false_path -to [get_keepers {*alt_sync1r1*ff_meta[*]}]
set_false_path -hold -to [get_keepers {*sync_regs_m*din_meta[*]}]
set_false_path -to [get_registers {*alt_xcvr_resync*sync_r[0]}]
set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
set_false_path -from [get_fanins -asynch [get_keepers {*app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]}]] -to [get_keepers {*app_rstn_altpcie_reset_delay_sync_altpcie_a10_hip_hwtcl*rs_meta[*]}]
set_false_path -from [get_fanins -asynch [get_keepers {*por_sync_altpcie_reset_delay_sync*rs_meta[*]}]] -to [get_keepers {*por_sync_altpcie_reset_delay_sync*rs_meta[*]}]
set_false_path -hold -to [get_keepers {*pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]}]
set_false_path -hold -to [get_keepers {*reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]}]
set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_t5c:dffpipe16|dffe17a*}]
set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_r5c:dffpipe12|dffe13a*}]
set_false_path -from [get_fanins -asynch [get_keepers {*aclr_filter*aclr_meta[*]}]] -to [get_keepers {*aclr_filter*aclr_meta[*]}]
set_false_path -to [get_keepers {*flag_mx_meta[*]}]
set_false_path -from [get_fanins -asynch [get_keepers {*reset_delay*rs_meta[*]}]] -to [get_keepers {*reset_delay*rs_meta[*]}]
set_false_path -to [get_keepers {*sync_regs*din_meta[*]}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[23]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[31]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[0]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[7]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[30]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[16]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[14]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[18]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[15]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[12]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[22]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[29]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[10]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[2]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[4]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[5]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[24]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[6]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[21]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[19]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[8]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[3]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[11]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[17]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[13]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[28]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[26]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[25]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[9]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[20]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[1]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_bitstream_host|alt_pr_bitstream_controller_v2|pr_data_reg2[27]}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}]
set_false_path -from [get_keepers {fspi_cs_l}] -to [get_keepers {*sync_spi_reset*}]
set_false_path -from [get_registers {SYS_RST_N}] 
set_false_path -from [get_keepers {DDR4_RST_N}] 
set_false_path -from [get_registers {*|inst_hssi_ctrl|*meta*}] 
set_false_path -to [get_registers {*|inst_hssi_ctrl|*meta*}]
set_false_path -from [get_registers {*|inst_hssi_ctrl|system_status_r[*]}] -to [get_registers {*|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|csr_reg[6][2][*]}]
set_false_path -from [get_registers {*|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|csr_reg[6][1][*]}] -to [get_registers {*|inst_hssi_ctrl|system_ctrl_r[*]}]
set_false_path -through [get_nets {*|hssi.f2a_tx_cal_busy}]  
set_false_path -through [get_nets {*|hssi.f2a_tx_locked}]  
set_false_path -through [get_nets {*|hssi.f2a_tx_pll_locked}]  
set_false_path -through [get_nets {*|hssi.f2a_rx_cal_busy}]  
set_false_path -from [get_keepers {*|alt_sld_fab_0|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mix_writedata*}] -to [get_keepers {*connection_id_rom*}]
set_false_path -from [get_keepers {MACID_SDA}] 
set_false_path -to [get_keepers {MACID_SDA}]
set_false_path -from [get_keepers {QSFP1_PRS_L}] 
set_false_path -from [get_keepers {QSFP1_INT_L}] 
set_false_path -to [get_keepers {LED_L_0}]
set_false_path -to [get_keepers {LED_L_1}]
set_false_path -to [get_keepers {LED_L_2}]
set_false_path -to [get_keepers {LED_L_3}]
set_false_path -to [get_keepers {MACID_SCL}]
set_false_path -from [get_keepers {MACID_SCL}] 
set_false_path -to [get_keepers {MACID_WP}]
set_false_path -to [get_keepers {QSFP1_LP}]
set_false_path -to [get_keepers {QSFP1_RST_L}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*cdn2x_SoftReset_T1*}] -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*ccie_t_cdc*inst_async_CfgTx_fifo*}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*cdn2x_SoftReset_T1*}] -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*ccie_t_cdc*inst_async_C0Tx_fifo*}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*cdn2x_SoftReset_T1*}] -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*ccie_t_cdc*inst_async_C1Tx_fifo*}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*cdn2x_SoftReset_T1*}] -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*ccie_t_cdc*inst_async_C0Rx_fifo*}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*cdn2x_SoftReset_T1*}] -to [get_cells -compatibility_mode {*inst_ccip_fabric_top*ccie_t_cdc*inst_async_C1Rx_fifo*}]
set_false_path -to [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*cup_ap_tx_en_cdc[0]}]
set_false_path -to [get_registers {*inst_ccip_fabric_top*ccie_t_cdc*cup_SoftReset_n_cdc*}]
set_false_path -to [get_registers {*ccip_fabric_top|cavl0_SystemReset_n_1}]
set_false_path -to [get_registers {*ccip_fabric_top*ccie_t_cdc*error_grpA_v_cdc*}]
set_false_path -to [get_registers {*ccip_fabric_top*ccie_t_cdc*error_grpA_ack_cdc*}]
set_false_path -from [get_registers {*ccip_fabric_top*ccie_t_cdc*cup_error_grpA*}] -to [get_registers {*ccip_fabric_top*ccie_t_cdc*cdn1x_error_grpA*}]
set_false_path -to [get_registers {*ccip_fabric_top*inst_pcie0_cdc*cdnrx_initDn_cdc*}]
set_false_path -to [get_registers {*inst_ccip_fabric_top*inst_ccip_front_end*flr_completed_vf_sync1*}]
set_false_path -to [get_registers {*inst_ccip_fabric_top*inst_ccip_front_end*flr_completed_pf_sync1*}]
set_false_path -from [get_registers {*inst_ccip_fabric_top*inst_ccip_front_end*flr_rcvd_vf_flag*}] -to [get_registers {*inst_ccip_fabric_top*inst_ccip_front_end*flr_rcvd_vf_flag_sync1*}]
set_false_path -from [get_registers {*inst_pcie0_ccib_top*altpcie_sriov2_cfg_fn0_regset_inst*flr_active*}] -to [get_registers {*inst_ccip_fabric_top*inst_ccip_front_end*flr_active_pf_sync1*}]
set_false_path -to [get_registers {*inst_fme_top*c100_sync_reset_full_cdc_n*0*}]
set_false_path -from [get_registers {*|inst_user_clk|*|ffs_ckpsc_vl4_prescaler[*]}] -to [get_registers {*|inst_user_clk|*|ffs_ck100_vl_smpclk_meta}]
set_false_path -from [get_registers {*|inst_pcie*_ccib_top|avl_cci_bridge|b2c_rx_err*}] -to [get_registers {*|inst_fme_top|b2c_rx_err_*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_rx_pld_rst_n*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_8g_g3_rx_pld_rst_n*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_8g_rxpolarity*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pmaif_rx_pld_rst_n*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_bitslip*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_rx_prbs_err_clr*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_polinv_tx*}]
set_false_path -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_polinv_rx*}]
set_false_path -through [get_pins -compatibility_mode {*xcvr_native*optional_chnl_reconfig_logic*prbs_accumulators_enable*prbs_soft_accumulators|rx_clk_reset_sync*sync_r*clrn}]  -to [get_registers {*xcvr_native*optional_chnl_reconfig_logic*prbs_accumulators_enable*prbs_soft_accumulators|rx_clk_reset_sync*sync_r[?]}]
set_false_path -from [get_registers {*xcvr_native*optional_chnl_reconfig_logic*avmm_csr_enabled*embedded_debug_soft_csr*prbs_reg*}] -to [get_registers {*xcvr_native*optional_chnl_reconfig_logic*prbs_accumulators_enable*prbs_soft_accumulators|rx_clk_prbs_reset_sync*sync_r[?]}]
set_false_path -from [get_keepers {*|altpcie_a10_hip_pipen1b|wys~ch*_pcs_chnl_hip_clk_out[0].reg}] -to [get_keepers {*|altpcie_a10_hip_pipen1b|*altpcie_a10_hip_pllnphy|*g_xcvr_native_insts[*].twentynm_xcvr_native_inst|*twentynm_xcvr_native_inst|*gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface~pld_rate_reg.reg}]
set_false_path -from [get_keepers {*|altpcie_a10_hip_pipen1b|wys~ch*_pcs_chnl_hip_clk_out[0].reg}] -to [get_keepers {*|altpcie_a10_hip_pipen1b|*altpcie_a10_hip_pllnphy|*g_xcvr_native_insts[*].twentynm_xcvr_native_inst|*twentynm_xcvr_native_inst|*gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs~tx_clk2_by2_1.reg}]
set_false_path -from [get_keepers {*|altpcie_a10_hip_pipen1b|wys~ch*_pcs_chnl_hip_clk_out[0].reg}] -to [get_keepers {*|altpcie_a10_hip_pipen1b|*altpcie_a10_hip_pllnphy|*g_xcvr_native_insts[*].twentynm_xcvr_native_inst|*twentynm_xcvr_native_inst|*gen_twentynm_hssi_8g_tx_pcs.inst_twentynm_hssi_8g_tx_pcs~tx_clk2_by4_1.reg}]
set_false_path -from [get_keepers {*|altpcie_a10_hip_pipen1b|wys~ch*_pcs_chnl_hip_clk_out[0].reg}] -to [get_keepers {*|altpcie_a10_hip_pipen1b|*altpcie_a10_hip_pllnphy|*g_xcvr_native_insts[*].twentynm_xcvr_native_inst|*twentynm_xcvr_native_inst|*gen_twentynm_hssi_common_pld_pcs_interface.inst_twentynm_hssi_common_pld_pcs_interface~pld_8g_eidleinfersel_reg.reg}]
set_false_path -to [get_keepers {{DDR4B_A[0]} {DDR4B_A[1]} {DDR4B_A[2]} {DDR4B_A[3]} {DDR4B_A[4]} {DDR4B_A[5]} {DDR4B_A[6]} {DDR4B_A[7]} {DDR4B_A[8]} {DDR4B_A[9]} {DDR4B_A[10]} {DDR4B_A[11]} {DDR4B_A[12]} {DDR4B_A[13]} {DDR4B_A[14]} {DDR4B_A[15]} {DDR4B_A[16]} DDR4B_ACT_L {DDR4B_BA[0]} {DDR4B_BA[1]} DDR4B_BG DDR4B_CKE DDR4B_CS_L DDR4B_ODT DDR4B_PAR}]
set_false_path -through [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].lane_gen[*].lane_inst|core_dll[2]}]  -to [get_keepers {mem|ddr4b|ddr4b*|tile_gen[*].lane_gen[*].lane_inst~lane_reg}]
set_false_path -to [get_keepers {{DDR4B_DQ[0]} {DDR4B_DQ[1]} {DDR4B_DQ[2]} {DDR4B_DQ[3]} {DDR4B_DQ[4]} {DDR4B_DQ[5]} {DDR4B_DQ[6]} {DDR4B_DQ[7]} {DDR4B_DQ[8]} {DDR4B_DQ[9]} {DDR4B_DQ[10]} {DDR4B_DQ[11]} {DDR4B_DQ[12]} {DDR4B_DQ[13]} {DDR4B_DQ[14]} {DDR4B_DQ[15]} {DDR4B_DQ[16]} {DDR4B_DQ[17]} {DDR4B_DQ[18]} {DDR4B_DQ[19]} {DDR4B_DQ[20]} {DDR4B_DQ[21]} {DDR4B_DQ[22]} {DDR4B_DQ[23]} {DDR4B_DQ[24]} {DDR4B_DQ[25]} {DDR4B_DQ[26]} {DDR4B_DQ[27]} {DDR4B_DQ[28]} {DDR4B_DQ[29]} {DDR4B_DQ[30]} {DDR4B_DQ[31]} {DDR4B_DQ[32]} {DDR4B_DQ[33]} {DDR4B_DQ[34]} {DDR4B_DQ[35]} {DDR4B_DQ[36]} {DDR4B_DQ[37]} {DDR4B_DQ[38]} {DDR4B_DQ[39]} {DDR4B_DQ[40]} {DDR4B_DQ[41]} {DDR4B_DQ[42]} {DDR4B_DQ[43]} {DDR4B_DQ[44]} {DDR4B_DQ[45]} {DDR4B_DQ[46]} {DDR4B_DQ[47]} {DDR4B_DQ[48]} {DDR4B_DQ[49]} {DDR4B_DQ[50]} {DDR4B_DQ[51]} {DDR4B_DQ[52]} {DDR4B_DQ[53]} {DDR4B_DQ[54]} {DDR4B_DQ[55]} {DDR4B_DQ[56]} {DDR4B_DQ[57]} {DDR4B_DQ[58]} {DDR4B_DQ[59]} {DDR4B_DQ[60]} {DDR4B_DQ[61]} {DDR4B_DQ[62]} {DDR4B_DQ[63]}}]
set_false_path -from [get_keepers {{DDR4B_DQ[0]} {DDR4B_DQ[1]} {DDR4B_DQ[2]} {DDR4B_DQ[3]} {DDR4B_DQ[4]} {DDR4B_DQ[5]} {DDR4B_DQ[6]} {DDR4B_DQ[7]} {DDR4B_DQ[8]} {DDR4B_DQ[9]} {DDR4B_DQ[10]} {DDR4B_DQ[11]} {DDR4B_DQ[12]} {DDR4B_DQ[13]} {DDR4B_DQ[14]} {DDR4B_DQ[15]} {DDR4B_DQ[16]} {DDR4B_DQ[17]} {DDR4B_DQ[18]} {DDR4B_DQ[19]} {DDR4B_DQ[20]} {DDR4B_DQ[21]} {DDR4B_DQ[22]} {DDR4B_DQ[23]} {DDR4B_DQ[24]} {DDR4B_DQ[25]} {DDR4B_DQ[26]} {DDR4B_DQ[27]} {DDR4B_DQ[28]} {DDR4B_DQ[29]} {DDR4B_DQ[30]} {DDR4B_DQ[31]} {DDR4B_DQ[32]} {DDR4B_DQ[33]} {DDR4B_DQ[34]} {DDR4B_DQ[35]} {DDR4B_DQ[36]} {DDR4B_DQ[37]} {DDR4B_DQ[38]} {DDR4B_DQ[39]} {DDR4B_DQ[40]} {DDR4B_DQ[41]} {DDR4B_DQ[42]} {DDR4B_DQ[43]} {DDR4B_DQ[44]} {DDR4B_DQ[45]} {DDR4B_DQ[46]} {DDR4B_DQ[47]} {DDR4B_DQ[48]} {DDR4B_DQ[49]} {DDR4B_DQ[50]} {DDR4B_DQ[51]} {DDR4B_DQ[52]} {DDR4B_DQ[53]} {DDR4B_DQ[54]} {DDR4B_DQ[55]} {DDR4B_DQ[56]} {DDR4B_DQ[57]} {DDR4B_DQ[58]} {DDR4B_DQ[59]} {DDR4B_DQ[60]} {DDR4B_DQ[61]} {DDR4B_DQ[62]} {DDR4B_DQ[63]}}] 
set_false_path -to [get_keepers {{DDR4B_DBI_L[0]} {DDR4B_DBI_L[1]} {DDR4B_DBI_L[2]} {DDR4B_DBI_L[3]} {DDR4B_DBI_L[4]} {DDR4B_DBI_L[5]} {DDR4B_DBI_L[6]} {DDR4B_DBI_L[7]}}]
set_false_path -from [get_keepers {{DDR4B_DBI_L[0]} {DDR4B_DBI_L[1]} {DDR4B_DBI_L[2]} {DDR4B_DBI_L[3]} {DDR4B_DBI_L[4]} {DDR4B_DBI_L[5]} {DDR4B_DBI_L[6]} {DDR4B_DBI_L[7]}}] 
set_false_path -to [get_keepers {{DDR4B_DQS_P[0]} {DDR4B_DQS_P[1]} {DDR4B_DQS_P[2]} {DDR4B_DQS_P[3]} {DDR4B_DQS_P[4]} {DDR4B_DQS_P[5]} {DDR4B_DQS_P[6]} {DDR4B_DQS_P[7]}}]
set_false_path -to [get_keepers {{DDR4B_DQS_N[0]} {DDR4B_DQS_N[1]} {DDR4B_DQS_N[2]} {DDR4B_DQS_N[3]} {DDR4B_DQS_N[4]} {DDR4B_DQS_N[5]} {DDR4B_DQS_N[6]} {DDR4B_DQS_N[7]}}]
set_false_path -from [get_keepers {{DDR4B_DQS_P[0]} {DDR4B_DQS_P[1]} {DDR4B_DQS_P[2]} {DDR4B_DQS_P[3]} {DDR4B_DQS_P[4]} {DDR4B_DQS_P[5]} {DDR4B_DQS_P[6]} {DDR4B_DQS_P[7]}}] 
set_false_path -from [get_keepers {{DDR4B_DQS_N[0]} {DDR4B_DQS_N[1]} {DDR4B_DQS_N[2]} {DDR4B_DQS_N[3]} {DDR4B_DQS_N[4]} {DDR4B_DQS_N[5]} {DDR4B_DQS_N[6]} {DDR4B_DQS_N[7]}}] 
set_false_path -to [get_keepers {DDR4B_CK_P}]
set_false_path -to [get_keepers {DDR4B_CK_N}]
set_false_path -to [get_keepers {DDR4B_RESET_L DDR4B_ALERT_L}]
set_false_path -from [get_keepers {DDR4B_RESET_L DDR4B_ALERT_L}] 
set_false_path -to [get_keepers {{DDR4A_A[0]} {DDR4A_A[1]} {DDR4A_A[2]} {DDR4A_A[3]} {DDR4A_A[4]} {DDR4A_A[5]} {DDR4A_A[6]} {DDR4A_A[7]} {DDR4A_A[8]} {DDR4A_A[9]} {DDR4A_A[10]} {DDR4A_A[11]} {DDR4A_A[12]} {DDR4A_A[13]} {DDR4A_A[14]} {DDR4A_A[15]} {DDR4A_A[16]} DDR4A_ACT_L {DDR4A_BA[0]} {DDR4A_BA[1]} DDR4A_BG DDR4A_CKE DDR4A_CS_L DDR4A_ODT DDR4A_PAR}]
set_false_path -through [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].lane_gen[*].lane_inst|core_dll[2]}]  -to [get_keepers {mem|ddr4a|ddr4a*|tile_gen[*].lane_gen[*].lane_inst~lane_reg}]
set_false_path -to [get_keepers {{DDR4A_DQ[0]} {DDR4A_DQ[1]} {DDR4A_DQ[2]} {DDR4A_DQ[3]} {DDR4A_DQ[4]} {DDR4A_DQ[5]} {DDR4A_DQ[6]} {DDR4A_DQ[7]} {DDR4A_DQ[8]} {DDR4A_DQ[9]} {DDR4A_DQ[10]} {DDR4A_DQ[11]} {DDR4A_DQ[12]} {DDR4A_DQ[13]} {DDR4A_DQ[14]} {DDR4A_DQ[15]} {DDR4A_DQ[16]} {DDR4A_DQ[17]} {DDR4A_DQ[18]} {DDR4A_DQ[19]} {DDR4A_DQ[20]} {DDR4A_DQ[21]} {DDR4A_DQ[22]} {DDR4A_DQ[23]} {DDR4A_DQ[24]} {DDR4A_DQ[25]} {DDR4A_DQ[26]} {DDR4A_DQ[27]} {DDR4A_DQ[28]} {DDR4A_DQ[29]} {DDR4A_DQ[30]} {DDR4A_DQ[31]} {DDR4A_DQ[32]} {DDR4A_DQ[33]} {DDR4A_DQ[34]} {DDR4A_DQ[35]} {DDR4A_DQ[36]} {DDR4A_DQ[37]} {DDR4A_DQ[38]} {DDR4A_DQ[39]} {DDR4A_DQ[40]} {DDR4A_DQ[41]} {DDR4A_DQ[42]} {DDR4A_DQ[43]} {DDR4A_DQ[44]} {DDR4A_DQ[45]} {DDR4A_DQ[46]} {DDR4A_DQ[47]} {DDR4A_DQ[48]} {DDR4A_DQ[49]} {DDR4A_DQ[50]} {DDR4A_DQ[51]} {DDR4A_DQ[52]} {DDR4A_DQ[53]} {DDR4A_DQ[54]} {DDR4A_DQ[55]} {DDR4A_DQ[56]} {DDR4A_DQ[57]} {DDR4A_DQ[58]} {DDR4A_DQ[59]} {DDR4A_DQ[60]} {DDR4A_DQ[61]} {DDR4A_DQ[62]} {DDR4A_DQ[63]}}]
set_false_path -from [get_keepers {{DDR4A_DQ[0]} {DDR4A_DQ[1]} {DDR4A_DQ[2]} {DDR4A_DQ[3]} {DDR4A_DQ[4]} {DDR4A_DQ[5]} {DDR4A_DQ[6]} {DDR4A_DQ[7]} {DDR4A_DQ[8]} {DDR4A_DQ[9]} {DDR4A_DQ[10]} {DDR4A_DQ[11]} {DDR4A_DQ[12]} {DDR4A_DQ[13]} {DDR4A_DQ[14]} {DDR4A_DQ[15]} {DDR4A_DQ[16]} {DDR4A_DQ[17]} {DDR4A_DQ[18]} {DDR4A_DQ[19]} {DDR4A_DQ[20]} {DDR4A_DQ[21]} {DDR4A_DQ[22]} {DDR4A_DQ[23]} {DDR4A_DQ[24]} {DDR4A_DQ[25]} {DDR4A_DQ[26]} {DDR4A_DQ[27]} {DDR4A_DQ[28]} {DDR4A_DQ[29]} {DDR4A_DQ[30]} {DDR4A_DQ[31]} {DDR4A_DQ[32]} {DDR4A_DQ[33]} {DDR4A_DQ[34]} {DDR4A_DQ[35]} {DDR4A_DQ[36]} {DDR4A_DQ[37]} {DDR4A_DQ[38]} {DDR4A_DQ[39]} {DDR4A_DQ[40]} {DDR4A_DQ[41]} {DDR4A_DQ[42]} {DDR4A_DQ[43]} {DDR4A_DQ[44]} {DDR4A_DQ[45]} {DDR4A_DQ[46]} {DDR4A_DQ[47]} {DDR4A_DQ[48]} {DDR4A_DQ[49]} {DDR4A_DQ[50]} {DDR4A_DQ[51]} {DDR4A_DQ[52]} {DDR4A_DQ[53]} {DDR4A_DQ[54]} {DDR4A_DQ[55]} {DDR4A_DQ[56]} {DDR4A_DQ[57]} {DDR4A_DQ[58]} {DDR4A_DQ[59]} {DDR4A_DQ[60]} {DDR4A_DQ[61]} {DDR4A_DQ[62]} {DDR4A_DQ[63]}}] 
set_false_path -to [get_keepers {{DDR4A_DBI_L[0]} {DDR4A_DBI_L[1]} {DDR4A_DBI_L[2]} {DDR4A_DBI_L[3]} {DDR4A_DBI_L[4]} {DDR4A_DBI_L[5]} {DDR4A_DBI_L[6]} {DDR4A_DBI_L[7]}}]
set_false_path -from [get_keepers {{DDR4A_DBI_L[0]} {DDR4A_DBI_L[1]} {DDR4A_DBI_L[2]} {DDR4A_DBI_L[3]} {DDR4A_DBI_L[4]} {DDR4A_DBI_L[5]} {DDR4A_DBI_L[6]} {DDR4A_DBI_L[7]}}] 
set_false_path -to [get_keepers {{DDR4A_DQS_P[0]} {DDR4A_DQS_P[1]} {DDR4A_DQS_P[2]} {DDR4A_DQS_P[3]} {DDR4A_DQS_P[4]} {DDR4A_DQS_P[5]} {DDR4A_DQS_P[6]} {DDR4A_DQS_P[7]}}]
set_false_path -to [get_keepers {{DDR4A_DQS_N[0]} {DDR4A_DQS_N[1]} {DDR4A_DQS_N[2]} {DDR4A_DQS_N[3]} {DDR4A_DQS_N[4]} {DDR4A_DQS_N[5]} {DDR4A_DQS_N[6]} {DDR4A_DQS_N[7]}}]
set_false_path -from [get_keepers {{DDR4A_DQS_P[0]} {DDR4A_DQS_P[1]} {DDR4A_DQS_P[2]} {DDR4A_DQS_P[3]} {DDR4A_DQS_P[4]} {DDR4A_DQS_P[5]} {DDR4A_DQS_P[6]} {DDR4A_DQS_P[7]}}] 
set_false_path -from [get_keepers {{DDR4A_DQS_N[0]} {DDR4A_DQS_N[1]} {DDR4A_DQS_N[2]} {DDR4A_DQS_N[3]} {DDR4A_DQS_N[4]} {DDR4A_DQS_N[5]} {DDR4A_DQS_N[6]} {DDR4A_DQS_N[7]}}] 
set_false_path -to [get_keepers {DDR4A_CK_P}]
set_false_path -to [get_keepers {DDR4A_CK_N}]
set_false_path -to [get_keepers {DDR4A_RESET_L DDR4A_ALERT_L}]
set_false_path -from [get_keepers {DDR4A_RESET_L DDR4A_ALERT_L}] 
set_false_path -from [get_keepers {*tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a:*|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci_break:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci_break|break_readreg*}] -to [get_keepers {*tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a:*|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_wrapper:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_wrapper|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_tck:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_tck|*sr*}]
set_false_path -from [get_keepers {*tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a:*|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci_debug:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci_debug|*resetlatch}] -to [get_keepers {*tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a:*|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_wrapper:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_wrapper|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_tck:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_tck|*sr[33]}]
set_false_path -from [get_keepers {*tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a:*|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci_debug:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci_debug|monitor_ready}] -to [get_keepers {*tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a:*|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_wrapper:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_wrapper|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_tck:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_tck|*sr[0]}]
set_false_path -from [get_keepers {*tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a:*|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci_debug:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci_debug|monitor_error}] -to [get_keepers {*tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a:*|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_wrapper:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_wrapper|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_tck:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_tck|*sr[34]}]
set_false_path -from [get_keepers {*tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a:*|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_ocimem:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_ocimem|*MonDReg*}] -to [get_keepers {*tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a:*|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_wrapper:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_wrapper|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_tck:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_tck|*sr*}]
set_false_path -from [get_keepers {*tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a:*|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_wrapper:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_wrapper|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_tck:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_tck|*sr*}] -to [get_keepers {*tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a:*|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_wrapper:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_wrapper|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_sysclk:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_sysclk|*jdo*}]
set_false_path -from [get_keepers {*sld_jtag_hub:*|irf_reg*}] -to [get_keepers {*tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a:*|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_wrapper:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_wrapper|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_sysclk:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_debug_slave_sysclk|ir*}]
set_false_path -from [get_keepers {*sld_jtag_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a:*|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci|tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci_debug:the_tcm_nios2_gen2_0_altera_nios2_gen2_unit_191_dbuc52a_nios2_oci_debug|monitor_go}]
set_false_path -from [get_pins -nocase -compatibility_mode {*SPIPhy_MOSIctl|stsourcedata*|*}] -to [get_registers *]
set_false_path -from [get_pins -nocase -compatibility_mode {*SPIPhy_altera_avalon_st_idle_inserter|received_esc*|*}] -to [get_pins -nocase -compatibility_mode {*SPIPhy_MISOctl|rdshiftreg*|*}]
set_false_path -from [get_registers {*altera_jtag_src_crosser:*|sink_data_buffer*}] -to [get_registers {*altera_jtag_src_crosser:*|src_data*}]
set_false_path -to [get_pins -nocase -compatibility_mode {*|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|clrn}]


#**************************************************************
# Set Multicycle Path
#**************************************************************

set_multicycle_path -setup -end -to [get_keepers {*sync_regs_m*din_meta[*]}] 2
set_multicycle_path -setup -end -to [get_keepers {*pld_clk_in_use_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]}] 3
set_multicycle_path -setup -end -to [get_keepers {*reset_status_altpcie_sc_bitsync*altpcie_sc_bitsync_meta_dff[*]}] 3
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MISOctl|rdshiftreg*}] 2
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MISOctl|rdshiftreg*}] 1
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MISOctl|loadstsinkdata}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MISOctl|sync_miso_ack|dreg[0]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MISOctl|sclkpedgecounter[0]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MISOctl|sclkpedgecounter[2]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MISOctl|sclkpedgecounter[1]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|sclkpedgecounter[2]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|sclkpedgecounter[0]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|sclkpedgecounter[1]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|wrshiftreg[1]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|wrshiftreg[6]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|wrshiftreg[4]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|wrshiftreg[2]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|wrshiftreg[3]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|wrshiftreg[0]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|wrshiftreg[5]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|sendsetvalid}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|stsourcedata[3]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|stsourcedata[2]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|stsourcedata[5]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|stsourcedata[0]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|stsourcedata[4]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|stsourcedata[1]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|stsourcedata[6]}] 2
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|stsourcedata[7]}] 2
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MISOctl|loadstsinkdata}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MISOctl|sync_miso_ack|dreg[0]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MISOctl|sclkpedgecounter[0]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MISOctl|sclkpedgecounter[2]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MISOctl|sclkpedgecounter[1]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|sclkpedgecounter[2]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|sclkpedgecounter[0]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|sclkpedgecounter[1]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|wrshiftreg[1]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|wrshiftreg[6]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|wrshiftreg[4]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|wrshiftreg[2]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|wrshiftreg[3]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|wrshiftreg[0]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|wrshiftreg[5]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|sendsetvalid}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|stsourcedata[3]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|stsourcedata[2]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|stsourcedata[5]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|stsourcedata[0]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|stsourcedata[4]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|stsourcedata[1]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|stsourcedata[6]}] 1
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|stsourcedata[7]}] 1
set_multicycle_path -setup -start -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|SPISlaveToAvalonMasterBridge_reset_clk_domain_synch|data_out}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MISOctl|*}] 2
set_multicycle_path -hold -start -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|SPISlaveToAvalonMasterBridge_reset_clk_domain_synch|data_out}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MISOctl|*}] 1
set_multicycle_path -setup -start -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|SPISlaveToAvalonMasterBridge_reset_clk_domain_synch|data_out}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|*}] 2
set_multicycle_path -hold -start -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|SPISlaveToAvalonMasterBridge_reset_clk_domain_synch|data_out}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MOSIctl|*}] 1
set_multicycle_path -setup -start -from [get_keepers {*SPISlaveToAvalonMasterBridge_reset_clk_domain_synch|data_out}] -to [get_keepers {*SPIPhy_MOSIctl|stsourcedata*}] 3
set_multicycle_path -hold -start -from [get_keepers {*SPISlaveToAvalonMasterBridge_reset_clk_domain_synch|data_out}] -to [get_keepers {*SPIPhy_MOSIctl|stsourcedata*}] 1
set_multicycle_path -setup -start -from [get_keepers {*sync_spi_reset|dreg*}] -to [get_keepers {*SPIPhy_MOSIctl|sclkpedgecounter*}] 3
set_multicycle_path -hold -start -from [get_keepers {*sync_spi_reset|dreg*}] -to [get_keepers {*SPIPhy_MOSIctl|sclkpedgecounter*}] 1
set_multicycle_path -setup -start -from [get_keepers {*sync_spi_reset|dreg*}] -to [get_keepers {*SPIPhy_MOSIctl|wrshiftreg*}] 3
set_multicycle_path -hold -start -from [get_keepers {*sync_spi_reset|dreg*}] -to [get_keepers {*SPIPhy_MOSIctl|wrshiftreg*}] 1
set_multicycle_path -setup -start -from [get_keepers {*sync_spi_reset|dreg*}] -to [get_keepers {*SPIPhy_MOSIctl|sendsetvalid}] 3
set_multicycle_path -hold -start -from [get_keepers {*sync_spi_reset|dreg*}] -to [get_keepers {*SPIPhy_MOSIctl|sendsetvalid}] 1
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rdaclr|dffe6a[0]}] 2
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rdaclr|dffe6a[0]}] 1
set_multicycle_path -setup -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rdaclr|dffe7a[0]}] 2
set_multicycle_path -hold -start -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rdaclr|dffe7a[0]}] 1
set_multicycle_path -setup -end -through [get_pins -nocase -compatibility_mode {*|altpcie_a10_hip_pipen1b:altpcie_a10_hip_pipen1b|wys|tl_cfg_ctl[*]}]  2
set_multicycle_path -hold -end -through [get_pins -nocase -compatibility_mode {*|altpcie_a10_hip_pipen1b:altpcie_a10_hip_pipen1b|wys|tl_cfg_ctl[*]}]  2
set_multicycle_path -setup -end -through [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|pld_rx_data_8g_txclk_reg}]  0
set_multicycle_path -setup -end -through [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|pld_rx_data_8g_reg}]  0
set_multicycle_path -setup -end -through [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|pld_rx_data_8g_txclk_reg}]  0
set_multicycle_path -setup -end -through [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|pld_rx_data_8g_reg}]  0
set_multicycle_path -setup -end -through [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|pld_rx_data_8g_reg}]  0
set_multicycle_path -setup -end -through [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|pld_rx_data_8g_txclk_reg}]  0
set_multicycle_path -setup -end -through [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|pld_rx_data_8g_reg}]  0
set_multicycle_path -setup -end -through [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|pld_rx_data_8g_txclk_reg}]  0
set_multicycle_path -setup -end -through [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|pld_rx_data_8g_reg}]  0
set_multicycle_path -setup -end -through [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[4].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|pld_rx_data_8g_txclk_reg}]  0
set_multicycle_path -setup -end -through [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|pld_rx_data_8g_txclk_reg}]  0
set_multicycle_path -setup -end -through [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[5].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|pld_rx_data_8g_reg}]  0
set_multicycle_path -setup -end -through [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|pld_rx_data_8g_txclk_reg}]  0
set_multicycle_path -setup -end -through [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[6].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|pld_rx_data_8g_reg}]  0
set_multicycle_path -setup -end -through [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|pld_rx_data_8g_txclk_reg}]  0
set_multicycle_path -setup -end -through [get_pins {fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|altpcie_a10_hip_pipen1b|g_xcvr.altpcie_a10_hip_pllnphy|g_xcvr.g_phy_g3x8.phy_g3x8|phy_g3x8|g_xcvr_native_insts[7].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_8g_rx_pcs.inst_twentynm_hssi_8g_rx_pcs|pld_rx_data_8g_reg}]  0
set_multicycle_path -setup -start -from [get_keepers {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] -through [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|ctl2core_avl_cmd_ready}]  2
set_multicycle_path -hold -start -from [get_keepers {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] -through [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|ctl2core_avl_cmd_ready}]  1
set_multicycle_path -setup -end -through [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1|d mem|ddr4b|ddr4b|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1|*data}]  -to [get_keepers {mem|ddr4b|ddr4b|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1}] 7
set_multicycle_path -hold -end -through [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1|d mem|ddr4b|ddr4b|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1|*data}]  -to [get_keepers {mem|ddr4b|ddr4b|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1}] 6
set_multicycle_path -setup -end -through [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1|d mem|ddr4b|ddr4b|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1|*data}]  -to [get_keepers {mem|ddr4b|ddr4b|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1}] 7
set_multicycle_path -hold -end -through [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1|d mem|ddr4b|ddr4b|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1|*data}]  -to [get_keepers {mem|ddr4b|ddr4b|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1}] 6
set_multicycle_path -setup -end -through [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].lane_gen[*].lane_inst|reset_n}]  -to [get_keepers {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].lane_gen[*].lane_inst*}] 7
set_multicycle_path -hold -end -through [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].lane_gen[*].lane_inst|reset_n}]  -to [get_keepers {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].lane_gen[*].lane_inst*}] 6
set_multicycle_path -setup -end -through [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst*|global_reset_n}]  -to [get_keepers {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst*}] 7
set_multicycle_path -hold -end -through [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst*|global_reset_n}]  -to [get_keepers {mem|ddr4b|ddr4b|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst*}] 6
set_multicycle_path -setup -end -through [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|io_aux_inst|io_aux|core_usr_reset_n}]  -to [get_keepers {mem|ddr4b|ddr4b|arch|arch_inst|io_aux_inst|io_aux*}] 7
set_multicycle_path -hold -end -through [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|io_aux_inst|io_aux|core_usr_reset_n}]  -to [get_keepers {mem|ddr4b|ddr4b|arch|arch_inst|io_aux_inst|io_aux*}] 6
set_multicycle_path -setup -end -through [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}]  -to [get_keepers {mem|ddr4b|ddr4b|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 7
set_multicycle_path -hold -end -through [get_pins {mem|ddr4b|ddr4b|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}]  -to [get_keepers {mem|ddr4b|ddr4b|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 6
set_multicycle_path -setup -start -from [get_keepers {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] -through [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|ctl2core_avl_cmd_ready}]  2
set_multicycle_path -hold -start -from [get_keepers {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst~hmc_reg0}] -through [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst|ctl2core_avl_cmd_ready}]  1
set_multicycle_path -setup -end -through [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1|d mem|ddr4a|ddr4a|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1|*data}]  -to [get_keepers {mem|ddr4a|ddr4a|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1}] 7
set_multicycle_path -hold -end -through [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1|d mem|ddr4a|ddr4a|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1|*data}]  -to [get_keepers {mem|ddr4a|ddr4a|arch|arch_inst|seq_if_inst|afi_cal_success_sync_inst|din_s1}] 6
set_multicycle_path -setup -end -through [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1|d mem|ddr4a|ddr4a|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1|*data}]  -to [get_keepers {mem|ddr4a|ddr4a|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1}] 7
set_multicycle_path -hold -end -through [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1|d mem|ddr4a|ddr4a|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1|*data}]  -to [get_keepers {mem|ddr4a|ddr4a|arch|arch_inst|seq_if_inst|afi_cal_fail_sync_inst|din_s1}] 6
set_multicycle_path -setup -end -through [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].lane_gen[*].lane_inst|reset_n}]  -to [get_keepers {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].lane_gen[*].lane_inst*}] 7
set_multicycle_path -hold -end -through [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].lane_gen[*].lane_inst|reset_n}]  -to [get_keepers {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].lane_gen[*].lane_inst*}] 6
set_multicycle_path -setup -end -through [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst*|global_reset_n}]  -to [get_keepers {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst*}] 7
set_multicycle_path -hold -end -through [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst*|global_reset_n}]  -to [get_keepers {mem|ddr4a|ddr4a|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[*].tile_ctrl_inst*}] 6
set_multicycle_path -setup -end -through [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}]  -to [get_keepers {mem|ddr4a|ddr4a|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 7
set_multicycle_path -hold -end -through [get_pins {mem|ddr4a|ddr4a|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}]  -to [get_keepers {mem|ddr4a|ddr4a|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 6
set_multicycle_path -setup -start -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}] 2
set_multicycle_path -hold -start -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}] 1
set_multicycle_path -setup -start -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|pr_request_reg}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}] 2
set_multicycle_path -hold -start -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|pr_request_reg}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|alt_pr_0|alt_pr_0|alt_pr_cb_host|alt_pr_cb_controller_v2|alt_pr_cb_interface|m_prblock~cs_css/pr_clk_core.reg}] 1


#**************************************************************
# Set Maximum Delay
#**************************************************************

set_max_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {*filtered_mosi*}] 30.000
set_max_delay -from [get_keepers {fspi_cs_l}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MISOctl|*}] 30.000
set_max_delay -from [get_keepers {fspi_cs_l}] -to [get_keepers {fspi_miso}] 30.000
set_max_delay -from [get_clocks {*cci*pcie_a10_hip_0*}] -to [get_keepers {*fme*csr_reg*}] 5.000
set_max_delay -from [get_keepers {fpga_top|inst_blue_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|tcm_control_out|pio_0|data_out[0]}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] 100.000
set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pmaif_tx_pld_rst_n}] 50.000
set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_8g_g3_tx_pld_rst_n}] 50.000
set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
set_max_delay -from [get_registers {*xcvr_native*optional_chnl_reconfig_logic*prbs_accumulators_enable*prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {*xcvr_native*optional_chnl_reconfig_logic*prbs_accumulators_enable*prbs_soft_accumulators|avmm_prbs_err_count*}] 15.000
set_max_delay -to [get_registers {*xcvr_native*altera_xcvr_native_pcie_dfe_ip*pcie_rate[*]}] 30.000
set_max_delay -to [get_registers {*xcvr_native*altera_xcvr_native_pcie_dfe_ip*pcie_rate_sync[0]}] 30.000
set_max_delay -to [get_registers {*xcvr_native*altera_xcvr_native_pcie_dfe_ip*pcie_rate_sync[1]}] 30.000
set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|ddr_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|wraclr|*|clrn}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rdaclr|*|clrn}] 100.000
set_max_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|inst_green_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|Clk_100_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] 100.000
set_max_delay -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}] 100.000
set_max_delay -from [get_registers {*altera_avalon_st_clock_crosser:*}] -to [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}] 100.000
set_max_delay -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] 200.000
set_max_delay -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] 200.000


#**************************************************************
# Set Minimum Delay
#**************************************************************

set_min_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {fspi_cs_l}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|bmc|spi_bridge|spi_slave_to_avalon_mm_master_bridge_1|the_spislave_inst_for_spichain|the_SPIPhy|SPIPhy_MISOctl|*}] -30.000
set_min_delay -from [get_keepers {fspi_cs_l}] -to [get_keepers {fspi_miso}] -30.000
set_min_delay -from [get_keepers {fpga_top|inst_blue_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|tcm_control_out|pio_0|data_out[0]}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -100.000
set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pmaif_tx_pld_rst_n}] -50.000
set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_8g_g3_tx_pld_rst_n}] -50.000
set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
set_min_delay -from [get_registers {*xcvr_native*optional_chnl_reconfig_logic*prbs_accumulators_enable*prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {*xcvr_native*optional_chnl_reconfig_logic*prbs_accumulators_enable*prbs_soft_accumulators|avmm_prbs_err_count*}] -8.000
set_min_delay -to [get_registers {*xcvr_native*altera_xcvr_native_pcie_dfe_ip*pcie_rate[*]}] -4.000
set_min_delay -to [get_registers {*xcvr_native*altera_xcvr_native_pcie_dfe_ip*pcie_rate_sync[0]}] -4.000
set_min_delay -to [get_registers {*xcvr_native*altera_xcvr_native_pcie_dfe_ip*pcie_rate_sync[1]}] -4.000
set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|ddr_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|wraclr|*|clrn}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rdaclr|*|clrn}] -100.000
set_min_delay -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|inst_green_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|Clk_100_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -100.000
set_min_delay -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}] -100.000
set_min_delay -from [get_registers {*altera_avalon_st_clock_crosser:*}] -to [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}] -100.000
set_min_delay -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] -200.000
set_min_delay -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] -200.000


#**************************************************************
# Set Input Transition
#**************************************************************



#**************************************************************
# Set Net Delay
#**************************************************************

set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_data_buffer*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_toggle}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|in_data_toggle}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|in_data_toggle}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_toggle}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_toggle}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_toggle_flopped}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_toggle_flopped}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_data_toggle_flopped}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_006|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|out_data_toggle_flopped}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_007|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]
set_net_delay -max -value_multiplier 0.800 -get_value_from_clock_period dst_clock_period -from [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]


#**************************************************************
# Set Max Skew
#**************************************************************

set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_CfgTx_fifo|CfgTx_fifo.inst_async_CfgTx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Tx_fifo|C1Tx_fifo.inst_async_C1Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C1Rx_fifo|C1Rx_fifo.inst_async_C1Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Tx_fifo|C0Tx_fifo.inst_async_C0Tx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_msix_top|msix_brid|msix_dcfifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_blue_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|tcm_control_out|pio_0|data_out[0]}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|ddr4*_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4a_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|*rdptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|delayed_wrptr_g*}] -to [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4b_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|ddr_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_res_fifo|fifo_0|dcfifo_component|auto_generated|wraclr|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|SoftReset_mem}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|inst_local_mem|ddr4*_mem_if|afu_cmd_fifo|fifo_0|dcfifo_component|auto_generated|rdaclr|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_keepers {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|inst_green_ccip_interface_reg|pck_cp2af_softReset_T0_q}] -to [get_pins {fpga_top|inst_green_bs|bsp_interface_inst|inst_ccip_std_afu|nlb_lpbk|Clk_100_reset_sync|resync_chains[0].synchronizer_nocut|*|clrn}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|cmd_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|in_wr_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|out_rd_ptr_gray[*]}] -to [get_registers {fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|ddr_backchannel|mm_clock_crossing_bridge_0|rsp_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
set_max_skew -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}] -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.800 
