txwregif_fifo4x16_ip.v,verilog,xil_defaultlib,../../../../AXIS_LMAC_IP.srcs/sources_1/ip/txwregif_fifo4x16_ip/sim/txwregif_fifo4x16_ip.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
