//
//  SystemDescription.c
//  Apollo
//
//  Created by Dietmar Planitzer on 2/4/21.
//  Copyright Â© 2021 Dietmar Planitzer. All rights reserved.
//

#include "SystemDescription.h"
#include "Bytes.h"


SystemDescription* _Nonnull gSystemDescription;


Bool mem_probe(Byte* addr)
{
    static const Byte* MEM_PATTERN = (const Byte*)"HbGtF1J8";
    Byte saved_bytes[8];
    Byte read_bytes[8];
    
    if (cpu_guarded_read(addr, saved_bytes, 8) != 0)    { return false; }
    if (cpu_guarded_write(addr, MEM_PATTERN, 8) != 0)   { return false; }
    if (cpu_guarded_read(addr, read_bytes, 8) != 0)     { return false; }
    if (cpu_guarded_write(addr, saved_bytes, 8) != 0)   { return false; }
    
    return Bytes_FindFirstDifference(read_bytes, MEM_PATTERN, 8) == -1;
}

// Checks the physical CPU page that contains 'addr'. Returns true if the page exists
// and false if not.
static Bool mem_probe_cpu_page(Byte* addr)
{
    Byte* pBaseAddr = align_down_byte_ptr(addr, CPU_PAGE_SIZE);
    Byte* pTopAddr = pBaseAddr + CPU_PAGE_SIZE - 8;
    Byte* pMiddleAddr = pBaseAddr + CPU_PAGE_SIZE / 2;

    if (!mem_probe(pBaseAddr)) {
        return false;
    }
    if (!mem_probe(pMiddleAddr)) {
        return false;
    }
    if (!mem_probe(pTopAddr)) {
        return false;
    }

    return true;
}

static Bool mem_check_region(MemoryLayout* pMemLayout, Byte* lower, Byte* upper, UInt8 accessibility)
{
    Byte* p = align_up_byte_ptr(lower, CPU_PAGE_SIZE);
    Byte* pLimit = align_down_byte_ptr(upper, CPU_PAGE_SIZE);
    UInt nbytes = 0;
    Bool hasMemory = false;
    Bool hadMemory = false;
    
    if (pMemLayout->descriptor_count >= MEMORY_DESCRIPTORS_CAPACITY) {
        return false;
    }
    
    while (p < pLimit) {
        hasMemory = mem_probe_cpu_page(p) != 0;

        if (hasMemory) { nbytes += CPU_PAGE_SIZE; }
        
        if (!hadMemory && hasMemory) {
            // Transitioning from no memory to memory
            pMemLayout->descriptor[pMemLayout->descriptor_count].lower = p;
            pMemLayout->descriptor[pMemLayout->descriptor_count].upper = p;
            pMemLayout->descriptor[pMemLayout->descriptor_count].accessibility = accessibility;
        }
        
        if (hadMemory && !hasMemory) {
            // Transitioning from memory to no memory
            pMemLayout->descriptor[pMemLayout->descriptor_count].upper += nbytes;
            pMemLayout->descriptor_count++;
            nbytes = 0;
        }
        
        hadMemory = hasMemory;
        p += CPU_PAGE_SIZE;
    }
    
    if (hasMemory) {
        // We were scanning an existing memory region but we hit upperp. Close
        // the memory region.
        pMemLayout->descriptor[pMemLayout->descriptor_count].upper += nbytes;
        pMemLayout->descriptor_count++;
    }

    return true;
}

// Invoked by the OnReset() function after the chipset has been reset. This
// function tests the motherboard RAM and figures out how much RAM is installed
// on the motherboard and which address ranges contain operating RAM chips.
static void mem_check_motherboard(SystemDescription* pSysDesc, Byte* pBootServicesMemoryTop)
{
    Byte* chip_ram_lower_p = pBootServicesMemoryTop;
    Byte* chip_ram_upper_p;
    
    switch (pSysDesc->chipset_version) {
        case CHIPSET_8370_NTSC:             chip_ram_upper_p = (Byte*) (512 * 1024); break;
        case CHIPSET_8371_PAL:              chip_ram_upper_p = (Byte*) (512 * 1024); break;
        case CHIPSET_8372_rev4_PAL:         chip_ram_upper_p = (Byte*) (1 * 1024 * 1024); break;
        case CHIPSET_8372_rev4_NTSC:        chip_ram_upper_p = (Byte*) (1 * 1024 * 1024); break;
        case CHIPSET_8372_rev5_NTSC:        chip_ram_upper_p = (Byte*) (1 * 1024 * 1024); break;
        case CHIPSET_8374_rev2_PAL:         chip_ram_upper_p = (Byte*) (2 * 1024 * 1024); break;
        case CHIPSET_8374_rev2_NTSC:        chip_ram_upper_p = (Byte*) (2 * 1024 * 1024); break;
        case CHIPSET_8374_rev3_PAL:         chip_ram_upper_p = (Byte*) (2 * 1024 * 1024); break;
        case CHIPSET_8374_rev3_NTSC:        chip_ram_upper_p = (Byte*) (2 * 1024 * 1024); break;
        default:                            chip_ram_upper_p = (Byte*) (2 * 1024 * 1024); break;
    }

    // Forget the memory map set up by traps.s 'cause we'll build our own map here
    pSysDesc->memory.descriptor_count = 0;
    
    
    // Memory map: http://amigadev.elowar.com/read/ADCD_2.1/Hardware_Manual_guide/node00D4.html
    
    // Scan chip RAM
    // 256KB chip memory (A1000)
    // 256KB chip memory (A500, A2000)
    // 512KB reserved if chipset limit < 1MB; otherwise 512KB chip memory (A2000)
    // 1MB reserved if chipset limit < 2MB; otherwise 1MB chip memory (A3000+)
    mem_check_region(&pSysDesc->memory, chip_ram_lower_p, min((Byte*)0x00200000, chip_ram_upper_p), MEM_ACCESS_CPU | MEM_ACCESS_CHIPSET);
    
    
    // Scan expansion RAM (A500 / A2000 motherboard RAM)
    mem_check_region(&pSysDesc->memory, (Byte*)0x00c00000, (Byte*)0x00d80000, MEM_ACCESS_CPU);
    
    
    // Scan 32bit (A3000 / A4000) motherboard RAM
    if (pSysDesc->chipset_ramsey_version > 0) {
        mem_check_region(&pSysDesc->memory, (Byte*)0x04000000, (Byte*)0x08000000, MEM_ACCESS_CPU);
    }
}

// Finds out how much RAM is installed in expansion boards, tests it and adds it
// to the mem range table.
void mem_check_expanion_boards(SystemDescription* pSysDesc)
{    
    for (Int i = 0; i < pSysDesc->expansion.board_count; i++) {
        const ExpansionBoard* board = &pSysDesc->expansion.board[i];
       
        if (board->type != EXPANSION_TYPE_RAM) {
            continue;
        }
        
        if (!mem_check_region(&pSysDesc->memory, board->start, board->start + board->logical_size, MEM_ACCESS_CPU)) {
            break;
        }
    }
}


extern Int8 fpu_get_model(void);

// Initializes the system description which contains basic information about the
// platform. The system description is stored in low memory.
// \param pSysDesc the system description memory
// \param pBootServicesMemoryTop the end address of the memory used by the boot
//                               services. Range is [0...pBootServicesMemoryTop]
// \param cpu_model the detected CPU model 
void SystemDescription_Init(SystemDescription* _Nonnull pSysDesc, Byte* pBootServicesMemoryTop, Int cpu_model)
{
    pSysDesc->cpu_model = cpu_model;
    pSysDesc->fpu_model = fpu_get_model();

    pSysDesc->chipset_version = (Int8)chipset_get_version();
    pSysDesc->chipset_ramsey_version = (Int8)chipset_get_ramsey_version();

    // Compute the quantum timer parameters:
    //
    // Amiga system clock:
    //  NTSC    28.63636 MHz
    //  PAL     28.37516 MHz
    //
    // CIA B timer A clock:
    //   NTSC    0.715909 MHz (1/10th CPU clock)     [1.3968255 us]
    //   PAL     0.709379 MHz                        [1.4096836 us]
    //
    // Quantum duration:
    //   NTSC    16.761906 ms    [12000 timer clock cycles]
    //   PAL     17.621045 ms    [12500 timer clock cycles]
    //
    // The quantum duration is chosen such that:
    // - it is approx 16ms - 17ms
    // - the value is a positive integer in terms of nanoseconds to avoid accumulating / rounding errors as time progresses
    //
    // The ns_per_quantum_timer_cycle value is rounded such that:
    // ns_per_quantum_timer_cycle * quantum_duration_cycles <= quantum_duration_ns
    // to ensure that we do not end up in a situation where the result of this product would return a quantum duration in
    // nanoseconds that's longer than what chipset_get_quantum_timer_duration_ns() returns.
    const Bool is_ntsc = chipset_is_ntsc();
    
    pSysDesc->ns_per_quantum_timer_cycle = (is_ntsc) ? 1396 : 1409;
    pSysDesc->quantum_duration_cycles = (is_ntsc) ? 12000 : 12500;
    pSysDesc->quantum_duration_ns = (is_ntsc) ? 16761906 : 17621045;
    

    // Find the populated motherboard RAM regions
    mem_check_motherboard(pSysDesc, pBootServicesMemoryTop);


    // Auto config the Zorro bus
    zorro_auto_config(&pSysDesc->expansion);

    
    // Find and add expansion board RAM
    mem_check_expanion_boards(pSysDesc);
}
