

================================================================
== Vitis HLS Report for 'matrix_vector'
================================================================
* Date:           Wed Mar 10 23:57:29 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dft_hls
* Solution:       text_solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       55|       55|  0.550 us|  0.550 us|   56|   56|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_loop  |       53|       53|        47|          1|          1|     8|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 1
  Pipeline-0 : II = 1, D = 47, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 49 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 2 
49 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 50 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_0"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_1"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_2"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_3"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_4"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_5"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_6"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_7"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_0"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_1"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_2"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_3"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_4"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_5"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_6"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_7"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_Out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_Out"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%V_In_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_0"   --->   Operation 85 'read' 'V_In_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %V_In_0_read"   --->   Operation 86 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%V_In_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_1"   --->   Operation 87 'read' 'V_In_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%empty_6 = bitcast i32 %V_In_1_read"   --->   Operation 88 'bitcast' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%V_In_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_2"   --->   Operation 89 'read' 'V_In_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%empty_7 = bitcast i32 %V_In_2_read"   --->   Operation 90 'bitcast' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%V_In_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_3"   --->   Operation 91 'read' 'V_In_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%empty_8 = bitcast i32 %V_In_3_read"   --->   Operation 92 'bitcast' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%V_In_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_4"   --->   Operation 93 'read' 'V_In_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%empty_9 = bitcast i32 %V_In_4_read"   --->   Operation 94 'bitcast' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%V_In_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_5"   --->   Operation 95 'read' 'V_In_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%empty_10 = bitcast i32 %V_In_5_read"   --->   Operation 96 'bitcast' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%V_In_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_6"   --->   Operation 97 'read' 'V_In_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%empty_11 = bitcast i32 %V_In_6_read"   --->   Operation 98 'bitcast' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%V_In_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_7"   --->   Operation 99 'read' 'V_In_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%empty_12 = bitcast i32 %V_In_7_read"   --->   Operation 100 'bitcast' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.58ns)   --->   "%br_ln9 = br void %arrayidx518.case.0" [simple_dft.cpp:9]   --->   Operation 101 'br' 'br_ln9' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%i = phi i4 0, void %.case.0, i4 %add_ln9, void %arrayidx518.case.0.split" [simple_dft.cpp:9]   --->   Operation 102 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.73ns)   --->   "%add_ln9 = add i4 %i, i4 1" [simple_dft.cpp:9]   --->   Operation 103 'add' 'add_ln9' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (1.30ns)   --->   "%icmp_ln9 = icmp_eq  i4 %i, i4 8" [simple_dft.cpp:9]   --->   Operation 104 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 105 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %arrayidx518.case.0.split, void" [simple_dft.cpp:9]   --->   Operation 106 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i4 %i" [simple_dft.cpp:9]   --->   Operation 107 'zext' 'zext_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%M_0_addr = getelementptr i32 %M_0, i64 0, i64 %zext_ln9" [simple_dft.cpp:16]   --->   Operation 108 'getelementptr' 'M_0_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (2.32ns)   --->   "%M_0_load = load i3 %M_0_addr" [simple_dft.cpp:16]   --->   Operation 109 'load' 'M_0_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 110 [1/2] (2.32ns)   --->   "%M_0_load = load i3 %M_0_addr" [simple_dft.cpp:16]   --->   Operation 110 'load' 'M_0_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %M_0_load" [simple_dft.cpp:16]   --->   Operation 111 'bitcast' 'bitcast_ln16' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 112 [4/4] (5.70ns)   --->   "%mul = fmul i32 %empty, i32 %bitcast_ln16" [simple_dft.cpp:16]   --->   Operation 112 'fmul' 'mul' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 113 [3/4] (5.70ns)   --->   "%mul = fmul i32 %empty, i32 %bitcast_ln16" [simple_dft.cpp:16]   --->   Operation 113 'fmul' 'mul' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 114 [2/4] (5.70ns)   --->   "%mul = fmul i32 %empty, i32 %bitcast_ln16" [simple_dft.cpp:16]   --->   Operation 114 'fmul' 'mul' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 115 [1/4] (5.70ns)   --->   "%mul = fmul i32 %empty, i32 %bitcast_ln16" [simple_dft.cpp:16]   --->   Operation 115 'fmul' 'mul' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%M_1_addr = getelementptr i32 %M_1, i64 0, i64 %zext_ln9" [simple_dft.cpp:16]   --->   Operation 116 'getelementptr' 'M_1_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 117 [2/2] (2.32ns)   --->   "%M_1_load = load i3 %M_1_addr" [simple_dft.cpp:16]   --->   Operation 117 'load' 'M_1_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 118 [5/5] (7.25ns)   --->   "%sum = fadd i32 %mul, i32 0" [simple_dft.cpp:16]   --->   Operation 118 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/2] (2.32ns)   --->   "%M_1_load = load i3 %M_1_addr" [simple_dft.cpp:16]   --->   Operation 119 'load' 'M_1_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 120 [4/5] (7.25ns)   --->   "%sum = fadd i32 %mul, i32 0" [simple_dft.cpp:16]   --->   Operation 120 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln16_1 = bitcast i32 %M_1_load" [simple_dft.cpp:16]   --->   Operation 121 'bitcast' 'bitcast_ln16_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_9 : Operation 122 [4/4] (5.70ns)   --->   "%mul_1 = fmul i32 %empty_6, i32 %bitcast_ln16_1" [simple_dft.cpp:16]   --->   Operation 122 'fmul' 'mul_1' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 123 [3/5] (7.25ns)   --->   "%sum = fadd i32 %mul, i32 0" [simple_dft.cpp:16]   --->   Operation 123 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [3/4] (5.70ns)   --->   "%mul_1 = fmul i32 %empty_6, i32 %bitcast_ln16_1" [simple_dft.cpp:16]   --->   Operation 124 'fmul' 'mul_1' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 125 [2/5] (7.25ns)   --->   "%sum = fadd i32 %mul, i32 0" [simple_dft.cpp:16]   --->   Operation 125 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [2/4] (5.70ns)   --->   "%mul_1 = fmul i32 %empty_6, i32 %bitcast_ln16_1" [simple_dft.cpp:16]   --->   Operation 126 'fmul' 'mul_1' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 127 [1/5] (7.25ns)   --->   "%sum = fadd i32 %mul, i32 0" [simple_dft.cpp:16]   --->   Operation 127 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/4] (5.70ns)   --->   "%mul_1 = fmul i32 %empty_6, i32 %bitcast_ln16_1" [simple_dft.cpp:16]   --->   Operation 128 'fmul' 'mul_1' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%M_2_addr = getelementptr i32 %M_2, i64 0, i64 %zext_ln9" [simple_dft.cpp:16]   --->   Operation 129 'getelementptr' 'M_2_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 130 [2/2] (2.32ns)   --->   "%M_2_load = load i3 %M_2_addr" [simple_dft.cpp:16]   --->   Operation 130 'load' 'M_2_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 131 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [simple_dft.cpp:16]   --->   Operation 131 'fadd' 'sum_1' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/2] (2.32ns)   --->   "%M_2_load = load i3 %M_2_addr" [simple_dft.cpp:16]   --->   Operation 132 'load' 'M_2_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 133 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [simple_dft.cpp:16]   --->   Operation 133 'fadd' 'sum_1' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln16_2 = bitcast i32 %M_2_load" [simple_dft.cpp:16]   --->   Operation 134 'bitcast' 'bitcast_ln16_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_14 : Operation 135 [4/4] (5.70ns)   --->   "%mul_2 = fmul i32 %empty_7, i32 %bitcast_ln16_2" [simple_dft.cpp:16]   --->   Operation 135 'fmul' 'mul_2' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 136 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [simple_dft.cpp:16]   --->   Operation 136 'fadd' 'sum_1' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [3/4] (5.70ns)   --->   "%mul_2 = fmul i32 %empty_7, i32 %bitcast_ln16_2" [simple_dft.cpp:16]   --->   Operation 137 'fmul' 'mul_2' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 138 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [simple_dft.cpp:16]   --->   Operation 138 'fadd' 'sum_1' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [2/4] (5.70ns)   --->   "%mul_2 = fmul i32 %empty_7, i32 %bitcast_ln16_2" [simple_dft.cpp:16]   --->   Operation 139 'fmul' 'mul_2' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 140 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [simple_dft.cpp:16]   --->   Operation 140 'fadd' 'sum_1' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [1/4] (5.70ns)   --->   "%mul_2 = fmul i32 %empty_7, i32 %bitcast_ln16_2" [simple_dft.cpp:16]   --->   Operation 141 'fmul' 'mul_2' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%M_3_addr = getelementptr i32 %M_3, i64 0, i64 %zext_ln9" [simple_dft.cpp:16]   --->   Operation 142 'getelementptr' 'M_3_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_17 : Operation 143 [2/2] (2.32ns)   --->   "%M_3_load = load i3 %M_3_addr" [simple_dft.cpp:16]   --->   Operation 143 'load' 'M_3_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 144 [5/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [simple_dft.cpp:16]   --->   Operation 144 'fadd' 'sum_2' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [1/2] (2.32ns)   --->   "%M_3_load = load i3 %M_3_addr" [simple_dft.cpp:16]   --->   Operation 145 'load' 'M_3_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 146 [4/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [simple_dft.cpp:16]   --->   Operation 146 'fadd' 'sum_2' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln16_3 = bitcast i32 %M_3_load" [simple_dft.cpp:16]   --->   Operation 147 'bitcast' 'bitcast_ln16_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_19 : Operation 148 [4/4] (5.70ns)   --->   "%mul_3 = fmul i32 %empty_8, i32 %bitcast_ln16_3" [simple_dft.cpp:16]   --->   Operation 148 'fmul' 'mul_3' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 149 [3/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [simple_dft.cpp:16]   --->   Operation 149 'fadd' 'sum_2' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 150 [3/4] (5.70ns)   --->   "%mul_3 = fmul i32 %empty_8, i32 %bitcast_ln16_3" [simple_dft.cpp:16]   --->   Operation 150 'fmul' 'mul_3' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 151 [2/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [simple_dft.cpp:16]   --->   Operation 151 'fadd' 'sum_2' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 152 [2/4] (5.70ns)   --->   "%mul_3 = fmul i32 %empty_8, i32 %bitcast_ln16_3" [simple_dft.cpp:16]   --->   Operation 152 'fmul' 'mul_3' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 153 [1/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [simple_dft.cpp:16]   --->   Operation 153 'fadd' 'sum_2' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 154 [1/4] (5.70ns)   --->   "%mul_3 = fmul i32 %empty_8, i32 %bitcast_ln16_3" [simple_dft.cpp:16]   --->   Operation 154 'fmul' 'mul_3' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%M_4_addr = getelementptr i32 %M_4, i64 0, i64 %zext_ln9" [simple_dft.cpp:16]   --->   Operation 155 'getelementptr' 'M_4_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_22 : Operation 156 [2/2] (2.32ns)   --->   "%M_4_load = load i3 %M_4_addr" [simple_dft.cpp:16]   --->   Operation 156 'load' 'M_4_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 157 [5/5] (7.25ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [simple_dft.cpp:16]   --->   Operation 157 'fadd' 'sum_3' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 158 [1/2] (2.32ns)   --->   "%M_4_load = load i3 %M_4_addr" [simple_dft.cpp:16]   --->   Operation 158 'load' 'M_4_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 159 [4/5] (7.25ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [simple_dft.cpp:16]   --->   Operation 159 'fadd' 'sum_3' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%bitcast_ln16_4 = bitcast i32 %M_4_load" [simple_dft.cpp:16]   --->   Operation 160 'bitcast' 'bitcast_ln16_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_24 : Operation 161 [4/4] (5.70ns)   --->   "%mul_4 = fmul i32 %empty_9, i32 %bitcast_ln16_4" [simple_dft.cpp:16]   --->   Operation 161 'fmul' 'mul_4' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 162 [3/5] (7.25ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [simple_dft.cpp:16]   --->   Operation 162 'fadd' 'sum_3' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 163 [3/4] (5.70ns)   --->   "%mul_4 = fmul i32 %empty_9, i32 %bitcast_ln16_4" [simple_dft.cpp:16]   --->   Operation 163 'fmul' 'mul_4' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 164 [2/5] (7.25ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [simple_dft.cpp:16]   --->   Operation 164 'fadd' 'sum_3' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 165 [2/4] (5.70ns)   --->   "%mul_4 = fmul i32 %empty_9, i32 %bitcast_ln16_4" [simple_dft.cpp:16]   --->   Operation 165 'fmul' 'mul_4' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 166 [1/5] (7.25ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [simple_dft.cpp:16]   --->   Operation 166 'fadd' 'sum_3' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 167 [1/4] (5.70ns)   --->   "%mul_4 = fmul i32 %empty_9, i32 %bitcast_ln16_4" [simple_dft.cpp:16]   --->   Operation 167 'fmul' 'mul_4' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 168 [1/1] (0.00ns)   --->   "%M_5_addr = getelementptr i32 %M_5, i64 0, i64 %zext_ln9" [simple_dft.cpp:16]   --->   Operation 168 'getelementptr' 'M_5_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_27 : Operation 169 [2/2] (2.32ns)   --->   "%M_5_load = load i3 %M_5_addr" [simple_dft.cpp:16]   --->   Operation 169 'load' 'M_5_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 170 [5/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [simple_dft.cpp:16]   --->   Operation 170 'fadd' 'sum_4' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 171 [1/2] (2.32ns)   --->   "%M_5_load = load i3 %M_5_addr" [simple_dft.cpp:16]   --->   Operation 171 'load' 'M_5_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 172 [4/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [simple_dft.cpp:16]   --->   Operation 172 'fadd' 'sum_4' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 173 [1/1] (0.00ns)   --->   "%bitcast_ln16_5 = bitcast i32 %M_5_load" [simple_dft.cpp:16]   --->   Operation 173 'bitcast' 'bitcast_ln16_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_29 : Operation 174 [4/4] (5.70ns)   --->   "%mul_5 = fmul i32 %empty_10, i32 %bitcast_ln16_5" [simple_dft.cpp:16]   --->   Operation 174 'fmul' 'mul_5' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 175 [3/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [simple_dft.cpp:16]   --->   Operation 175 'fadd' 'sum_4' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 176 [3/4] (5.70ns)   --->   "%mul_5 = fmul i32 %empty_10, i32 %bitcast_ln16_5" [simple_dft.cpp:16]   --->   Operation 176 'fmul' 'mul_5' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 177 [2/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [simple_dft.cpp:16]   --->   Operation 177 'fadd' 'sum_4' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 178 [2/4] (5.70ns)   --->   "%mul_5 = fmul i32 %empty_10, i32 %bitcast_ln16_5" [simple_dft.cpp:16]   --->   Operation 178 'fmul' 'mul_5' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 179 [1/5] (7.25ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [simple_dft.cpp:16]   --->   Operation 179 'fadd' 'sum_4' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 180 [1/4] (5.70ns)   --->   "%mul_5 = fmul i32 %empty_10, i32 %bitcast_ln16_5" [simple_dft.cpp:16]   --->   Operation 180 'fmul' 'mul_5' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 181 [1/1] (0.00ns)   --->   "%M_6_addr = getelementptr i32 %M_6, i64 0, i64 %zext_ln9" [simple_dft.cpp:16]   --->   Operation 181 'getelementptr' 'M_6_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_32 : Operation 182 [2/2] (2.32ns)   --->   "%M_6_load = load i3 %M_6_addr" [simple_dft.cpp:16]   --->   Operation 182 'load' 'M_6_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 183 [5/5] (7.25ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [simple_dft.cpp:16]   --->   Operation 183 'fadd' 'sum_5' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 184 [1/2] (2.32ns)   --->   "%M_6_load = load i3 %M_6_addr" [simple_dft.cpp:16]   --->   Operation 184 'load' 'M_6_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 185 [4/5] (7.25ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [simple_dft.cpp:16]   --->   Operation 185 'fadd' 'sum_5' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln16_6 = bitcast i32 %M_6_load" [simple_dft.cpp:16]   --->   Operation 186 'bitcast' 'bitcast_ln16_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_34 : Operation 187 [4/4] (5.70ns)   --->   "%mul_6 = fmul i32 %empty_11, i32 %bitcast_ln16_6" [simple_dft.cpp:16]   --->   Operation 187 'fmul' 'mul_6' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 188 [3/5] (7.25ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [simple_dft.cpp:16]   --->   Operation 188 'fadd' 'sum_5' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 189 [3/4] (5.70ns)   --->   "%mul_6 = fmul i32 %empty_11, i32 %bitcast_ln16_6" [simple_dft.cpp:16]   --->   Operation 189 'fmul' 'mul_6' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 190 [2/5] (7.25ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [simple_dft.cpp:16]   --->   Operation 190 'fadd' 'sum_5' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 191 [2/4] (5.70ns)   --->   "%mul_6 = fmul i32 %empty_11, i32 %bitcast_ln16_6" [simple_dft.cpp:16]   --->   Operation 191 'fmul' 'mul_6' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 192 [1/5] (7.25ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [simple_dft.cpp:16]   --->   Operation 192 'fadd' 'sum_5' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 193 [1/4] (5.70ns)   --->   "%mul_6 = fmul i32 %empty_11, i32 %bitcast_ln16_6" [simple_dft.cpp:16]   --->   Operation 193 'fmul' 'mul_6' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 194 [1/1] (0.00ns)   --->   "%M_7_addr = getelementptr i32 %M_7, i64 0, i64 %zext_ln9" [simple_dft.cpp:16]   --->   Operation 194 'getelementptr' 'M_7_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_37 : Operation 195 [2/2] (2.32ns)   --->   "%M_7_load = load i3 %M_7_addr" [simple_dft.cpp:16]   --->   Operation 195 'load' 'M_7_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 196 [5/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [simple_dft.cpp:16]   --->   Operation 196 'fadd' 'sum_6' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 197 [1/2] (2.32ns)   --->   "%M_7_load = load i3 %M_7_addr" [simple_dft.cpp:16]   --->   Operation 197 'load' 'M_7_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 198 [4/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [simple_dft.cpp:16]   --->   Operation 198 'fadd' 'sum_6' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln16_7 = bitcast i32 %M_7_load" [simple_dft.cpp:16]   --->   Operation 199 'bitcast' 'bitcast_ln16_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_39 : Operation 200 [4/4] (5.70ns)   --->   "%mul_7 = fmul i32 %empty_12, i32 %bitcast_ln16_7" [simple_dft.cpp:16]   --->   Operation 200 'fmul' 'mul_7' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 201 [3/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [simple_dft.cpp:16]   --->   Operation 201 'fadd' 'sum_6' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 202 [3/4] (5.70ns)   --->   "%mul_7 = fmul i32 %empty_12, i32 %bitcast_ln16_7" [simple_dft.cpp:16]   --->   Operation 202 'fmul' 'mul_7' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 203 [2/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [simple_dft.cpp:16]   --->   Operation 203 'fadd' 'sum_6' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 204 [2/4] (5.70ns)   --->   "%mul_7 = fmul i32 %empty_12, i32 %bitcast_ln16_7" [simple_dft.cpp:16]   --->   Operation 204 'fmul' 'mul_7' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 205 [1/5] (7.25ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [simple_dft.cpp:16]   --->   Operation 205 'fadd' 'sum_6' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 206 [1/4] (5.70ns)   --->   "%mul_7 = fmul i32 %empty_12, i32 %bitcast_ln16_7" [simple_dft.cpp:16]   --->   Operation 206 'fmul' 'mul_7' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 207 [5/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [simple_dft.cpp:16]   --->   Operation 207 'fadd' 'sum_7' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 208 [4/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [simple_dft.cpp:16]   --->   Operation 208 'fadd' 'sum_7' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 209 [3/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [simple_dft.cpp:16]   --->   Operation 209 'fadd' 'sum_7' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 210 [2/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [simple_dft.cpp:16]   --->   Operation 210 'fadd' 'sum_7' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 211 [1/5] (7.25ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [simple_dft.cpp:16]   --->   Operation 211 'fadd' 'sum_7' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.32>
ST_48 : Operation 212 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [simple_dft.cpp:11]   --->   Operation 212 'specpipeline' 'specpipeline_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_48 : Operation 213 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [simple_dft.cpp:11]   --->   Operation 213 'specloopname' 'specloopname_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_48 : Operation 214 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %sum_7" [simple_dft.cpp:19]   --->   Operation 214 'bitcast' 'bitcast_ln19' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_48 : Operation 215 [1/1] (0.00ns)   --->   "%V_Out_addr = getelementptr i32 %V_Out, i64 0, i64 %zext_ln9" [simple_dft.cpp:19]   --->   Operation 215 'getelementptr' 'V_Out_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_48 : Operation 216 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i3 %V_Out_addr" [simple_dft.cpp:19]   --->   Operation 216 'store' 'store_ln19' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_48 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx518.case.0"   --->   Operation 217 'br' 'br_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 49 <SV = 2> <Delay = 0.00>
ST_49 : Operation 218 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [simple_dft.cpp:40]   --->   Operation 218 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_In_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_Out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
V_In_0_read       (read             ) [ 00000000000000000000000000000000000000000000000000]
empty             (bitcast          ) [ 00111111111111111111111111111111111111111111111110]
V_In_1_read       (read             ) [ 00000000000000000000000000000000000000000000000000]
empty_6           (bitcast          ) [ 00111111111111111111111111111111111111111111111110]
V_In_2_read       (read             ) [ 00000000000000000000000000000000000000000000000000]
empty_7           (bitcast          ) [ 00111111111111111111111111111111111111111111111110]
V_In_3_read       (read             ) [ 00000000000000000000000000000000000000000000000000]
empty_8           (bitcast          ) [ 00111111111111111111111111111111111111111111111110]
V_In_4_read       (read             ) [ 00000000000000000000000000000000000000000000000000]
empty_9           (bitcast          ) [ 00111111111111111111111111111111111111111111111110]
V_In_5_read       (read             ) [ 00000000000000000000000000000000000000000000000000]
empty_10          (bitcast          ) [ 00111111111111111111111111111111111111111111111110]
V_In_6_read       (read             ) [ 00000000000000000000000000000000000000000000000000]
empty_11          (bitcast          ) [ 00111111111111111111111111111111111111111111111110]
V_In_7_read       (read             ) [ 00000000000000000000000000000000000000000000000000]
empty_12          (bitcast          ) [ 00111111111111111111111111111111111111111111111110]
br_ln9            (br               ) [ 01111111111111111111111111111111111111111111111110]
i                 (phi              ) [ 00100000000000000000000000000000000000000000000000]
add_ln9           (add              ) [ 01111111111111111111111111111111111111111111111110]
icmp_ln9          (icmp             ) [ 00111111111111111111111111111111111111111111111110]
empty_13          (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
br_ln9            (br               ) [ 00000000000000000000000000000000000000000000000000]
zext_ln9          (zext             ) [ 00111111111111111111111111111111111111111111111110]
M_0_addr          (getelementptr    ) [ 00110000000000000000000000000000000000000000000000]
M_0_load          (load             ) [ 00101000000000000000000000000000000000000000000000]
bitcast_ln16      (bitcast          ) [ 00100111000000000000000000000000000000000000000000]
mul               (fmul             ) [ 00100000111110000000000000000000000000000000000000]
M_1_addr          (getelementptr    ) [ 00100000100000000000000000000000000000000000000000]
M_1_load          (load             ) [ 00100000010000000000000000000000000000000000000000]
bitcast_ln16_1    (bitcast          ) [ 00100000001110000000000000000000000000000000000000]
sum               (fadd             ) [ 00100000000001111100000000000000000000000000000000]
mul_1             (fmul             ) [ 00100000000001111100000000000000000000000000000000]
M_2_addr          (getelementptr    ) [ 00100000000001000000000000000000000000000000000000]
M_2_load          (load             ) [ 00100000000000100000000000000000000000000000000000]
bitcast_ln16_2    (bitcast          ) [ 00100000000000011100000000000000000000000000000000]
sum_1             (fadd             ) [ 00100000000000000011111000000000000000000000000000]
mul_2             (fmul             ) [ 00100000000000000011111000000000000000000000000000]
M_3_addr          (getelementptr    ) [ 00100000000000000010000000000000000000000000000000]
M_3_load          (load             ) [ 00100000000000000001000000000000000000000000000000]
bitcast_ln16_3    (bitcast          ) [ 00100000000000000000111000000000000000000000000000]
sum_2             (fadd             ) [ 00100000000000000000000111110000000000000000000000]
mul_3             (fmul             ) [ 00100000000000000000000111110000000000000000000000]
M_4_addr          (getelementptr    ) [ 00100000000000000000000100000000000000000000000000]
M_4_load          (load             ) [ 00100000000000000000000010000000000000000000000000]
bitcast_ln16_4    (bitcast          ) [ 00100000000000000000000001110000000000000000000000]
sum_3             (fadd             ) [ 00100000000000000000000000001111100000000000000000]
mul_4             (fmul             ) [ 00100000000000000000000000001111100000000000000000]
M_5_addr          (getelementptr    ) [ 00100000000000000000000000001000000000000000000000]
M_5_load          (load             ) [ 00100000000000000000000000000100000000000000000000]
bitcast_ln16_5    (bitcast          ) [ 00100000000000000000000000000011100000000000000000]
sum_4             (fadd             ) [ 00100000000000000000000000000000011111000000000000]
mul_5             (fmul             ) [ 00100000000000000000000000000000011111000000000000]
M_6_addr          (getelementptr    ) [ 00100000000000000000000000000000010000000000000000]
M_6_load          (load             ) [ 00100000000000000000000000000000001000000000000000]
bitcast_ln16_6    (bitcast          ) [ 00100000000000000000000000000000000111000000000000]
sum_5             (fadd             ) [ 00100000000000000000000000000000000000111110000000]
mul_6             (fmul             ) [ 00100000000000000000000000000000000000111110000000]
M_7_addr          (getelementptr    ) [ 00100000000000000000000000000000000000100000000000]
M_7_load          (load             ) [ 00100000000000000000000000000000000000010000000000]
bitcast_ln16_7    (bitcast          ) [ 00100000000000000000000000000000000000001110000000]
sum_6             (fadd             ) [ 00100000000000000000000000000000000000000001111100]
mul_7             (fmul             ) [ 00100000000000000000000000000000000000000001111100]
sum_7             (fadd             ) [ 00100000000000000000000000000000000000000000000010]
specpipeline_ln11 (specpipeline     ) [ 00000000000000000000000000000000000000000000000000]
specloopname_ln11 (specloopname     ) [ 00000000000000000000000000000000000000000000000000]
bitcast_ln19      (bitcast          ) [ 00000000000000000000000000000000000000000000000000]
V_Out_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
store_ln19        (store            ) [ 00000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 01111111111111111111111111111111111111111111111110]
ret_ln40          (ret              ) [ 00000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="M_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="M_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="M_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="V_In_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="V_In_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="V_In_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="V_In_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="V_In_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="V_In_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="V_In_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="V_In_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="V_Out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_Out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="V_In_0_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_0_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="V_In_1_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_1_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="V_In_2_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_2_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="V_In_3_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_3_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="V_In_4_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_4_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="V_In_5_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_5_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="V_In_6_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_6_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="V_In_7_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_7_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="M_0_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_0_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_0_load/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="M_1_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="5"/>
<pin id="139" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_1_addr/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_1_load/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="M_2_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="10"/>
<pin id="152" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_2_addr/12 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_2_load/12 "/>
</bind>
</comp>

<comp id="161" class="1004" name="M_3_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="15"/>
<pin id="165" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_3_addr/17 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_3_load/17 "/>
</bind>
</comp>

<comp id="174" class="1004" name="M_4_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="20"/>
<pin id="178" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_4_addr/22 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_4_load/22 "/>
</bind>
</comp>

<comp id="187" class="1004" name="M_5_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="4" slack="25"/>
<pin id="191" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_5_addr/27 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_5_load/27 "/>
</bind>
</comp>

<comp id="200" class="1004" name="M_6_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="30"/>
<pin id="204" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_6_addr/32 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_6_load/32 "/>
</bind>
</comp>

<comp id="213" class="1004" name="M_7_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="4" slack="35"/>
<pin id="217" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_7_addr/37 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_7_load/37 "/>
</bind>
</comp>

<comp id="226" class="1004" name="V_Out_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="46"/>
<pin id="230" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_Out_addr/48 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln19_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/48 "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="1"/>
<pin id="241" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="i_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="4" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/8 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="0" index="1" bw="32" slack="1"/>
<pin id="258" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/13 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="0" index="1" bw="32" slack="1"/>
<pin id="262" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/18 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="0" index="1" bw="32" slack="1"/>
<pin id="266" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3/23 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="0" index="1" bw="32" slack="1"/>
<pin id="270" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_4/28 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="0" index="1" bw="32" slack="1"/>
<pin id="274" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5/33 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="0" index="1" bw="32" slack="1"/>
<pin id="278" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_6/38 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="0" index="1" bw="32" slack="1"/>
<pin id="282" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_7/43 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="3"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="8"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/9 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="13"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2/14 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="18"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_3/19 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="23"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_4/24 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="28"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_5/29 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="33"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_6/34 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="38"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_7/39 "/>
</bind>
</comp>

<comp id="315" class="1004" name="empty_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="empty_6_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_6/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="empty_7_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_7/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="empty_8_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_8/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="empty_9_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_9/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="empty_10_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_10/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="empty_11_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="1" index="1" bw="32" slack="33"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_11/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="empty_12_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="38"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_12/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln9_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln9_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="4" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln9_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="bitcast_ln16_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="bitcast_ln16_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_1/9 "/>
</bind>
</comp>

<comp id="372" class="1004" name="bitcast_ln16_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_2/14 "/>
</bind>
</comp>

<comp id="376" class="1004" name="bitcast_ln16_3_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_3/19 "/>
</bind>
</comp>

<comp id="380" class="1004" name="bitcast_ln16_4_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_4/24 "/>
</bind>
</comp>

<comp id="384" class="1004" name="bitcast_ln16_5_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_5/29 "/>
</bind>
</comp>

<comp id="388" class="1004" name="bitcast_ln16_6_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_6/34 "/>
</bind>
</comp>

<comp id="392" class="1004" name="bitcast_ln16_7_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_7/39 "/>
</bind>
</comp>

<comp id="396" class="1004" name="bitcast_ln19_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/48 "/>
</bind>
</comp>

<comp id="400" class="1005" name="empty_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="3"/>
<pin id="402" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="405" class="1005" name="empty_6_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="8"/>
<pin id="407" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="empty_6 "/>
</bind>
</comp>

<comp id="410" class="1005" name="empty_7_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="13"/>
<pin id="412" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="empty_7 "/>
</bind>
</comp>

<comp id="415" class="1005" name="empty_8_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="18"/>
<pin id="417" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="empty_8 "/>
</bind>
</comp>

<comp id="420" class="1005" name="empty_9_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="23"/>
<pin id="422" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="empty_9 "/>
</bind>
</comp>

<comp id="425" class="1005" name="empty_10_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="28"/>
<pin id="427" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="empty_10 "/>
</bind>
</comp>

<comp id="430" class="1005" name="empty_11_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="33"/>
<pin id="432" dir="1" index="1" bw="32" slack="33"/>
</pin_list>
<bind>
<opset="empty_11 "/>
</bind>
</comp>

<comp id="435" class="1005" name="empty_12_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="38"/>
<pin id="437" dir="1" index="1" bw="32" slack="38"/>
</pin_list>
<bind>
<opset="empty_12 "/>
</bind>
</comp>

<comp id="440" class="1005" name="add_ln9_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="445" class="1005" name="icmp_ln9_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="449" class="1005" name="zext_ln9_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="5"/>
<pin id="451" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln9 "/>
</bind>
</comp>

<comp id="461" class="1005" name="M_0_addr_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="3" slack="1"/>
<pin id="463" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_0_addr "/>
</bind>
</comp>

<comp id="466" class="1005" name="M_0_load_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_0_load "/>
</bind>
</comp>

<comp id="471" class="1005" name="bitcast_ln16_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16 "/>
</bind>
</comp>

<comp id="476" class="1005" name="mul_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="481" class="1005" name="M_1_addr_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="3" slack="1"/>
<pin id="483" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_1_addr "/>
</bind>
</comp>

<comp id="486" class="1005" name="M_1_load_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_1_load "/>
</bind>
</comp>

<comp id="491" class="1005" name="bitcast_ln16_1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16_1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="sum_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="501" class="1005" name="mul_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="506" class="1005" name="M_2_addr_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="1"/>
<pin id="508" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_2_addr "/>
</bind>
</comp>

<comp id="511" class="1005" name="M_2_load_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_2_load "/>
</bind>
</comp>

<comp id="516" class="1005" name="bitcast_ln16_2_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16_2 "/>
</bind>
</comp>

<comp id="521" class="1005" name="sum_1_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="mul_2_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_2 "/>
</bind>
</comp>

<comp id="531" class="1005" name="M_3_addr_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="1"/>
<pin id="533" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_3_addr "/>
</bind>
</comp>

<comp id="536" class="1005" name="M_3_load_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_3_load "/>
</bind>
</comp>

<comp id="541" class="1005" name="bitcast_ln16_3_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16_3 "/>
</bind>
</comp>

<comp id="546" class="1005" name="sum_2_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

<comp id="551" class="1005" name="mul_3_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_3 "/>
</bind>
</comp>

<comp id="556" class="1005" name="M_4_addr_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="1"/>
<pin id="558" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_4_addr "/>
</bind>
</comp>

<comp id="561" class="1005" name="M_4_load_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_4_load "/>
</bind>
</comp>

<comp id="566" class="1005" name="bitcast_ln16_4_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16_4 "/>
</bind>
</comp>

<comp id="571" class="1005" name="sum_3_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

<comp id="576" class="1005" name="mul_4_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_4 "/>
</bind>
</comp>

<comp id="581" class="1005" name="M_5_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="1"/>
<pin id="583" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_5_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="M_5_load_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_5_load "/>
</bind>
</comp>

<comp id="591" class="1005" name="bitcast_ln16_5_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16_5 "/>
</bind>
</comp>

<comp id="596" class="1005" name="sum_4_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_4 "/>
</bind>
</comp>

<comp id="601" class="1005" name="mul_5_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_5 "/>
</bind>
</comp>

<comp id="606" class="1005" name="M_6_addr_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="3" slack="1"/>
<pin id="608" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_6_addr "/>
</bind>
</comp>

<comp id="611" class="1005" name="M_6_load_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_6_load "/>
</bind>
</comp>

<comp id="616" class="1005" name="bitcast_ln16_6_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16_6 "/>
</bind>
</comp>

<comp id="621" class="1005" name="sum_5_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5 "/>
</bind>
</comp>

<comp id="626" class="1005" name="mul_6_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_6 "/>
</bind>
</comp>

<comp id="631" class="1005" name="M_7_addr_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="3" slack="1"/>
<pin id="633" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_7_addr "/>
</bind>
</comp>

<comp id="636" class="1005" name="M_7_load_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_7_load "/>
</bind>
</comp>

<comp id="641" class="1005" name="bitcast_ln16_7_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16_7 "/>
</bind>
</comp>

<comp id="646" class="1005" name="sum_6_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_6 "/>
</bind>
</comp>

<comp id="651" class="1005" name="mul_7_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_7 "/>
</bind>
</comp>

<comp id="656" class="1005" name="sum_7_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="1"/>
<pin id="658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="52" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="52" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="52" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="52" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="52" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="52" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="52" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="64" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="64" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="64" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="64" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="64" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="64" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="64" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="64" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="64" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="66" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="318"><net_src comp="74" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="80" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="86" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="92" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="98" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="104" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="110" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="116" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="243" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="56" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="243" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="58" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="243" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="367"><net_src comp="364" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="371"><net_src comp="368" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="375"><net_src comp="372" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="379"><net_src comp="376" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="383"><net_src comp="380" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="387"><net_src comp="384" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="391"><net_src comp="388" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="395"><net_src comp="392" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="399"><net_src comp="396" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="403"><net_src comp="315" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="408"><net_src comp="319" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="413"><net_src comp="323" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="418"><net_src comp="327" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="423"><net_src comp="331" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="428"><net_src comp="335" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="433"><net_src comp="339" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="438"><net_src comp="343" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="443"><net_src comp="347" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="448"><net_src comp="353" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="359" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="456"><net_src comp="449" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="458"><net_src comp="449" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="459"><net_src comp="449" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="460"><net_src comp="449" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="464"><net_src comp="122" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="469"><net_src comp="129" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="474"><net_src comp="364" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="479"><net_src comp="283" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="484"><net_src comp="135" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="489"><net_src comp="142" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="494"><net_src comp="368" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="499"><net_src comp="250" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="504"><net_src comp="287" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="509"><net_src comp="148" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="514"><net_src comp="155" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="519"><net_src comp="372" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="524"><net_src comp="255" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="529"><net_src comp="291" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="534"><net_src comp="161" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="539"><net_src comp="168" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="544"><net_src comp="376" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="549"><net_src comp="259" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="554"><net_src comp="295" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="559"><net_src comp="174" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="564"><net_src comp="181" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="569"><net_src comp="380" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="574"><net_src comp="263" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="579"><net_src comp="299" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="584"><net_src comp="187" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="589"><net_src comp="194" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="594"><net_src comp="384" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="599"><net_src comp="267" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="604"><net_src comp="303" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="609"><net_src comp="200" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="614"><net_src comp="207" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="619"><net_src comp="388" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="624"><net_src comp="271" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="629"><net_src comp="307" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="634"><net_src comp="213" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="639"><net_src comp="220" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="644"><net_src comp="392" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="649"><net_src comp="275" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="654"><net_src comp="311" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="659"><net_src comp="279" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="396" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: V_Out | {48 }
 - Input state : 
	Port: matrix_vector : M_0 | {2 3 }
	Port: matrix_vector : M_1 | {7 8 }
	Port: matrix_vector : M_2 | {12 13 }
	Port: matrix_vector : M_3 | {17 18 }
	Port: matrix_vector : M_4 | {22 23 }
	Port: matrix_vector : M_5 | {27 28 }
	Port: matrix_vector : M_6 | {32 33 }
	Port: matrix_vector : M_7 | {37 38 }
	Port: matrix_vector : V_In_0 | {1 }
	Port: matrix_vector : V_In_1 | {1 }
	Port: matrix_vector : V_In_2 | {1 }
	Port: matrix_vector : V_In_3 | {1 }
	Port: matrix_vector : V_In_4 | {1 }
	Port: matrix_vector : V_In_5 | {1 }
	Port: matrix_vector : V_In_6 | {1 }
	Port: matrix_vector : V_In_7 | {1 }
  - Chain level:
	State 1
	State 2
		add_ln9 : 1
		icmp_ln9 : 1
		br_ln9 : 2
		zext_ln9 : 1
		M_0_addr : 2
		M_0_load : 3
	State 3
	State 4
		mul : 1
	State 5
	State 6
	State 7
		M_1_load : 1
	State 8
	State 9
		mul_1 : 1
	State 10
	State 11
	State 12
		M_2_load : 1
	State 13
	State 14
		mul_2 : 1
	State 15
	State 16
	State 17
		M_3_load : 1
	State 18
	State 19
		mul_3 : 1
	State 20
	State 21
	State 22
		M_4_load : 1
	State 23
	State 24
		mul_4 : 1
	State 25
	State 26
	State 27
		M_5_load : 1
	State 28
	State 29
		mul_5 : 1
	State 30
	State 31
	State 32
		M_6_load : 1
	State 33
	State 34
		mul_6 : 1
	State 35
	State 36
	State 37
		M_7_load : 1
	State 38
	State 39
		mul_7 : 1
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
		store_ln19 : 1
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_250       |    2    |   205   |   390   |
|          |        grp_fu_255       |    2    |   205   |   390   |
|          |        grp_fu_259       |    2    |   205   |   390   |
|   fadd   |        grp_fu_263       |    2    |   205   |   390   |
|          |        grp_fu_267       |    2    |   205   |   390   |
|          |        grp_fu_271       |    2    |   205   |   390   |
|          |        grp_fu_275       |    2    |   205   |   390   |
|          |        grp_fu_279       |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_283       |    3    |   143   |   321   |
|          |        grp_fu_287       |    3    |   143   |   321   |
|          |        grp_fu_291       |    3    |   143   |   321   |
|   fmul   |        grp_fu_295       |    3    |   143   |   321   |
|          |        grp_fu_299       |    3    |   143   |   321   |
|          |        grp_fu_303       |    3    |   143   |   321   |
|          |        grp_fu_307       |    3    |   143   |   321   |
|          |        grp_fu_311       |    3    |   143   |   321   |
|----------|-------------------------|---------|---------|---------|
|    add   |      add_ln9_fu_347     |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln9_fu_353     |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|          |  V_In_0_read_read_fu_74 |    0    |    0    |    0    |
|          |  V_In_1_read_read_fu_80 |    0    |    0    |    0    |
|          |  V_In_2_read_read_fu_86 |    0    |    0    |    0    |
|   read   |  V_In_3_read_read_fu_92 |    0    |    0    |    0    |
|          |  V_In_4_read_read_fu_98 |    0    |    0    |    0    |
|          | V_In_5_read_read_fu_104 |    0    |    0    |    0    |
|          | V_In_6_read_read_fu_110 |    0    |    0    |    0    |
|          | V_In_7_read_read_fu_116 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |     zext_ln9_fu_359     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    40   |   2784  |   5710  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   M_0_addr_reg_461   |    3   |
|   M_0_load_reg_466   |   32   |
|   M_1_addr_reg_481   |    3   |
|   M_1_load_reg_486   |   32   |
|   M_2_addr_reg_506   |    3   |
|   M_2_load_reg_511   |   32   |
|   M_3_addr_reg_531   |    3   |
|   M_3_load_reg_536   |   32   |
|   M_4_addr_reg_556   |    3   |
|   M_4_load_reg_561   |   32   |
|   M_5_addr_reg_581   |    3   |
|   M_5_load_reg_586   |   32   |
|   M_6_addr_reg_606   |    3   |
|   M_6_load_reg_611   |   32   |
|   M_7_addr_reg_631   |    3   |
|   M_7_load_reg_636   |   32   |
|    add_ln9_reg_440   |    4   |
|bitcast_ln16_1_reg_491|   32   |
|bitcast_ln16_2_reg_516|   32   |
|bitcast_ln16_3_reg_541|   32   |
|bitcast_ln16_4_reg_566|   32   |
|bitcast_ln16_5_reg_591|   32   |
|bitcast_ln16_6_reg_616|   32   |
|bitcast_ln16_7_reg_641|   32   |
| bitcast_ln16_reg_471 |   32   |
|   empty_10_reg_425   |   32   |
|   empty_11_reg_430   |   32   |
|   empty_12_reg_435   |   32   |
|    empty_6_reg_405   |   32   |
|    empty_7_reg_410   |   32   |
|    empty_8_reg_415   |   32   |
|    empty_9_reg_420   |   32   |
|     empty_reg_400    |   32   |
|       i_reg_239      |    4   |
|   icmp_ln9_reg_445   |    1   |
|     mul_1_reg_501    |   32   |
|     mul_2_reg_526    |   32   |
|     mul_3_reg_551    |   32   |
|     mul_4_reg_576    |   32   |
|     mul_5_reg_601    |   32   |
|     mul_6_reg_626    |   32   |
|     mul_7_reg_651    |   32   |
|      mul_reg_476     |   32   |
|     sum_1_reg_521    |   32   |
|     sum_2_reg_546    |   32   |
|     sum_3_reg_571    |   32   |
|     sum_4_reg_596    |   32   |
|     sum_5_reg_621    |   32   |
|     sum_6_reg_646    |   32   |
|     sum_7_reg_656    |   32   |
|      sum_reg_496     |   32   |
|   zext_ln9_reg_449   |   64   |
+----------------------+--------+
|         Total        |  1377  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_129 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_142 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_155 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_168 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_181 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_194 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_207 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_220 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_283    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_287    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_291    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_295    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_299    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_303    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_307    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_311    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   560  ||  25.408 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |    -   |  2784  |  5710  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   144  |
|  Register |    -   |    -   |  1377  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |   25   |  4161  |  5854  |
+-----------+--------+--------+--------+--------+
