
<h1 class="sectionedit1" id="mips_24kc">mips_24kc</h1>
<div class="level1">

<p>
mips_24kc stands for<br/>

</p>
<ul>
<li class="level1"><div class="li"> mips: <a href="https://www.mips.com/" class="urlextern" title="https://www.mips.com/" rel="ugc nofollow">The official MIPS company</a><br/>
</div>
</li>
<li class="level1"><div class="li"> 24kc: The 24Kc is a 32-bit RISC core for high performance applications</div>
</li>
</ul>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;mips_24kc&quot;,&quot;hid&quot;:&quot;mips_24kc&quot;,&quot;codeblockOffset&quot;:0,&quot;secid&quot;:1,&quot;range&quot;:&quot;1-188&quot;} -->
<h2 class="sectionedit2" id="general_introduction">General introduction</h2>
<div class="level2">

<p>
The 24K core family product line variants started shipping in fiscal 2004 and has become one of the most successful core families in MIPS&#039;s history with more than 50 licensee companies to date.<br/>

The 24K product line is based on a very efficient 8-stage pipeline that delivers excellent single-threaded performance at optimized area and power footprints.<br/>

The 24KE line leverages the high-performance 24K microarchitecture and efficiently adds Digital Signal Processing (DSP) functionality while the 24KE Pro product line adds to the 24KE a flexible co-processor interface that allows designers to include custom, value-add functions to their SoC.<br/>

The 24K core family has been licensed to notable companies including Atheros (acquired by Qualcomm), Broadcom, BroadLight, Cisco Systems, Lantiq, Ralink, Realtek, Sigma Designs, Renesas Electronics, Trident Microsystems, Toshiba and others.<br/>

</p>

<p>
<a href="http://www.ovpworld.org/processor-family-mips-24k" class="urlextern" title="http://www.ovpworld.org/processor-family-mips-24k" rel="ugc nofollow">source</a>
</p>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;General introduction&quot;,&quot;hid&quot;:&quot;general_introduction&quot;,&quot;codeblockOffset&quot;:0,&quot;secid&quot;:2,&quot;range&quot;:&quot;189-1182&quot;} -->
<h2 class="sectionedit3" id="mips_company_description">MIPS company description</h2>
<div class="level2">

<p>
The MIPS32 24K is a 8-stage pipeline processor core that implements the MIPS32 Release 2 Architecture, including support for dynamic branch prediction, optional MIPS DSP module, MIPS16e Instruction Set Architecture and programmable L1 cache controller.<br/>

</p>

<p>
The 24K includes an OCP Bus Interface Unit, EJTAG debug and MIPS Trace support is provided. The processor core delivers a performance of 1.6 DMIPS/<abbr title="Megahertz">MHz</abbr> and 3.1 Coremarks/<abbr title="Megahertz">MHz</abbr>. The 24Kf version includes an IEEE754 compliant Floating Point Unit, supporting both single and double precision datatypes.
</p>

<p>
<a href="https://www.mips.com/products/classic#MIPS32_24K" class="urlextern" title="https://www.mips.com/products/classic#MIPS32_24K" rel="ugc nofollow">Official product page from MIPS</a>
</p>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;MIPS company description&quot;,&quot;hid&quot;:&quot;mips_company_description&quot;,&quot;codeblockOffset&quot;:0,&quot;secid&quot;:3,&quot;range&quot;:&quot;1183-1860&quot;} -->
<h2 class="sectionedit4" id="datasheet">Datasheet</h2>
<div class="level2">

<p>
<a href="https://www.mips.com/?do-download=mips32-24kc-processor-core-datasheet-v4-00" class="urlextern" title="https://www.mips.com/?do-download=mips32-24kc-processor-core-datasheet-v4-00" rel="ugc nofollow">MIPS32® 24Kc™ Processor Core Datasheet v4.00 (134.50 KB)</a>
</p>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;Datasheet&quot;,&quot;hid&quot;:&quot;datasheet&quot;,&quot;codeblockOffset&quot;:0,&quot;secid&quot;:4,&quot;range&quot;:&quot;1861-2025&quot;} -->
<h2 class="sectionedit5" id="download_packages">Download Packages</h2>
<div class="level2">


<div class="table sectionedit6"><table class="inline">
	<tr class="row0">
		<td class="col0 leftalign"> <abbr title="Hypertext Transfer Protocol">HTTP</abbr>   </td><td class="col1 leftalign"> <a href="https://downloads.openwrt.org/releases/packages-18.06/mips_24kc/" class="urlextern" title="https://downloads.openwrt.org/releases/packages-18.06/mips_24kc/" rel="ugc nofollow">https://downloads.openwrt.org/releases/packages-18.06/mips_24kc/</a>      </td>
	</tr>
	<tr class="row1">
		<td class="col0 leftalign"> <abbr title="File Transfer Protocol">FTP</abbr>    </td><td class="col1 leftalign"> <a href="ftp://ftp.halifax.rwth-aachen.de/lede/releases/packages-18.06/mips_24kc/" class="urlextern" title="ftp://ftp.halifax.rwth-aachen.de/lede/releases/packages-18.06/mips_24kc/" rel="ugc nofollow">ftp://ftp.halifax.rwth-aachen.de/lede/releases/packages-18.06/mips_24kc/</a>   </td>
	</tr>
</table></div>
<!-- EDIT{&quot;target&quot;:&quot;table&quot;,&quot;name&quot;:&quot;&quot;,&quot;hid&quot;:&quot;table&quot;,&quot;secid&quot;:6,&quot;range&quot;:&quot;2101-2279&quot;} -->
<p>
See <a href="/downloads#mirrors" class="wikilink1" title="downloads" data-wiki-id="downloads">Mirrors</a> for more download sites.
</p>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;Download Packages&quot;,&quot;hid&quot;:&quot;download_packages&quot;,&quot;codeblockOffset&quot;:0,&quot;secid&quot;:5,&quot;range&quot;:&quot;2026-2341&quot;} -->
<h2 class="sectionedit7" id="devices_with_this_instructionset">Devices with this instructionset</h2>
<div class="level2">

<p>
<!-- ToH: {
  "source": "json",
  "dom": "t",
  "paging": false,
  "shownColumns": ["packagearchitecture", "target", "subtarget", "brand", "model", "version"],
  "filterColumns": {"packagearchitecture": "^mips_24kc$"}
} -->
</p>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;Devices with this instructionset&quot;,&quot;hid&quot;:&quot;devices_with_this_instructionset&quot;,&quot;codeblockOffset&quot;:0,&quot;secid&quot;:7,&quot;range&quot;:&quot;2342-&quot;} -->