# do run.do
# QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 20:58:40 on Aug 29,2023
# vcom ../src/constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# -- Compiling package body CONSTANTS
# -- Loading package CONSTANTS
# End time: 20:58:40 on Aug 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 20:58:40 on Aug 29,2023
# vcom ../src/registerfileWindowing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity REGISTER_FILE_WINDOWING
# -- Compiling architecture BEHAVIORAL of REGISTER_FILE_WINDOWING
# -- Compiling configuration CFG_RF_BEH
# -- Loading package CONSTANTS
# -- Loading entity REGISTER_FILE_WINDOWING
# -- Loading architecture BEHAVIORAL of REGISTER_FILE_WINDOWING
# End time: 20:58:40 on Aug 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 20:58:40 on Aug 29,2023
# vlog -F compile_sv.f 
# -- Compiling package generic_pkg
# -- Compiling package rf_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) ../tb/rf_pkg.sv(21): Using implicit +incdir+/home/fede/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Importing package generic_pkg
# -- Compiling package rf_if_sv_unit
# -- Compiling interface rf_if
# -- Compiling module rf_wrap
# -- Compiling package top_sv_unit
# -- Importing package rf_pkg
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:58:40 on Aug 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 20:58:40 on Aug 29,2023
# vopt top -o top_optimized "+acc" "+cover=sbfec+registerfileWindowing(src)" 
# 
# Top level modules:
# 	top
# 
# Analyzing design...
# -- Loading module top
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface rf_if
# -- Loading module rf_wrap
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Loading entity REGISTER_FILE_WINDOWING
# -- Loading architecture BEHAVIORAL of REGISTER_FILE_WINDOWING
# ** Warning: (vopt-2108) Cannot find module 'registerfileWindowing' specified in +cover option.
# Incremental compilation check found 12 design-units (out of 13) may be reused.
# Optimizing 1 design-unit (inlining 0/3 module instances, 0/1 architecture instances):
# -- Optimizing package rf_pkg(fast)
# Optimized design name is top_optimized
# End time: 20:58:41 on Aug 29,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -sv_seed random top_optimized -coverage "+UVM_TESTNAME=verbose_test" "+UVM_NO_RELNOTES" 
# Start time: 20:58:41 on Aug 29,2023
# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.rf_if(fast)
# Loading work.generic_pkg(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.rf_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.rf_if_sv_unit(fast)
# Loading work.rf_if(fast__2)
# Loading work.rf_wrap(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.constants(body)
# Loading work.register_file_windowing(behavioral)#1
# Loading /home/fede/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 952604559
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test verbose_test...
# ** Warning: (vsim-3881) ../tb/coverage.svh(35): Sign-and-Width conversion applied in bin 'cornerup' for Coverpoint 'data_cp'. Value '-1' changed to '0 (minimum)' value.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# ** Warning: (vsim-3882) ../tb/coverage.svh(35): Out of bounds value range in bin 'cornerup' for Coverpoint 'data_cp' converted to nearest valid bounded range of [0:9223372036854775807].
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# UVM_INFO ../tb/test_seq.svh(28) @ 0: uvm_test_top.t_env.seqr@@tst [run] First, we set the RESET signal
# 
# UVM_INFO @ 21: uvm_test_top.t_env.req_prt [run] The signal reset was set, all registers are put to 0
# 
# UVM_INFO ../tb/test_seq.svh(33) @ 41: uvm_test_top.t_env.seqr@@tst [run] We are about to initialize the registers in all the windows
# UVM_INFO @ 41: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 61: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 4f4b9e9218972f02 op: write
# UVM_INFO @ 81: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 9f8966f5b6a1e5bf op: write
# UVM_INFO @ 101: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): 95b77a8c7683b856 op: write
# UVM_INFO @ 121: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): 93011c4200fc2f09 op: write
# UVM_INFO @ 141: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 17eca92fcb53a7a5 op: write
# UVM_INFO @ 161: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): a2b03c1500c67425 op: write
# UVM_INFO @ 181: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): ec4ce6ebe0e5cec4 op: write
# UVM_INFO @ 201: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 2f682663b768f807 op: write
# UVM_INFO @ 221: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 013506ee3bd23267 op: write
# UVM_INFO @ 241: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): eadcdc1ae72fdfd2 op: write
# UVM_INFO @ 261: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): f4da6c5ae5b0974d op: write
# UVM_INFO @ 281: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 67c264cb6e842a14 op: write
# UVM_INFO @ 301: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 45bf1a8e8a4412d9 op: write
# UVM_INFO @ 321: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 99b5ba6d736750d6 op: write
# 
# 
# UVM_INFO @ 341: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO @ 361: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 381: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): bfbdc99bc42ea656 op: write
# UVM_INFO @ 401: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): af3a94ecb2fd2701 op: write
# UVM_INFO @ 421: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): cf892e5df574194b op: write
# UVM_INFO @ 441: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): 94f91f4c1d1e1afe op: write
# UVM_INFO @ 461: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 25413599512d78f2 op: write
# UVM_INFO @ 481: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): c97ffb2482898862 op: write
# UVM_INFO @ 501: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 18a23920361e9e86 op: write
# UVM_INFO @ 521: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 86bdcd431b0a86db op: write
# UVM_INFO @ 541: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 6f98acf5122f984f op: write
# UVM_INFO @ 561: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 067f6b197cf0623f op: write
# UVM_INFO @ 581: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 575619858e2cb88f op: write
# UVM_INFO @ 601: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 7276898f925d65ef op: write
# UVM_INFO @ 621: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 2bc6b0fa23865f46 op: write
# UVM_INFO @ 641: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): f25199d85a259eec op: write
# 
# 
# UVM_INFO @ 661: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO @ 681: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 701: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 95dcd7e56370dcc5 op: write
# UVM_INFO @ 721: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 1e12101601891553 op: write
# UVM_INFO @ 741: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): 54d856192aebd1a8 op: write
# UVM_INFO @ 761: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): 00cf3dac681686a1 op: write
# UVM_INFO @ 781: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 13a559215aba7d73 op: write
# UVM_INFO @ 801: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 933f610a7868324b op: write
# UVM_INFO @ 821: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): c5c9f054fd8e3ca5 op: write
# UVM_INFO @ 841: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): bb537dbf8f2ebc2a op: write
# UVM_INFO @ 861: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): c32355d2fe793d2f op: write
# UVM_INFO @ 881: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): fe9bd0fe278a89c9 op: write
# UVM_INFO @ 901: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 083f2e16b81a7d45 op: write
# UVM_INFO @ 921: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 411e0c54bd6591d5 op: write
# UVM_INFO @ 941: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 817483be7f6c55ac op: write
# UVM_INFO @ 961: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 9888f24212bd8b1e op: write
# 
# 
# UVM_INFO @ 981: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO @ 1001: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 1021: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 0f31d4e102720b3c op: write
# UVM_INFO @ 1041: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): b8d86089e59f169e op: write
# UVM_INFO @ 1061: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): 800a53e4534f5217 op: write
# UVM_INFO @ 1081: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): c4eedff7bb583b48 op: write
# UVM_INFO @ 1101: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 6735c065df3bc9ff op: write
# UVM_INFO @ 1121: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): a5ed9d9b2118c11f op: write
# UVM_INFO @ 1141: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 379742eb26d7e1b9 op: write
# UVM_INFO @ 1161: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 3e292a489fd20dde op: write
# UVM_INFO @ 1181: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): d6a1e6da0494072b op: write
# UVM_INFO @ 1201: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): dca5801726494f75 op: write
# UVM_INFO @ 1221: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): b6d34404e6040c2d op: write
# UVM_INFO @ 1241: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 2bb0b349c2801aef op: write
# UVM_INFO @ 1261: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): f315f5adae56f066 op: write
# UVM_INFO @ 1281: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): a4505a91a4fbc8ca op: write
# 
# UVM_INFO @ 1301: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 0f31d4e102720b3c op: read
# UVM_INFO @ 1301: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 0f31d4e102720b3c
# UVM_INFO @ 1321: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): b8d86089e59f169e op: read
# UVM_INFO @ 1321: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): b8d86089e59f169e
# UVM_INFO @ 1341: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): 800a53e4534f5217 op: read
# UVM_INFO @ 1341: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): 800a53e4534f5217
# UVM_INFO @ 1361: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): c4eedff7bb583b48 op: read
# UVM_INFO @ 1361: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): c4eedff7bb583b48
# UVM_INFO @ 1381: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 6735c065df3bc9ff op: read
# UVM_INFO @ 1381: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 6735c065df3bc9ff
# UVM_INFO @ 1401: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): a5ed9d9b2118c11f op: read
# UVM_INFO @ 1401: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): a5ed9d9b2118c11f
# UVM_INFO @ 1421: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 379742eb26d7e1b9 op: read
# UVM_INFO @ 1421: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 379742eb26d7e1b9
# UVM_INFO @ 1441: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 3e292a489fd20dde op: read
# UVM_INFO @ 1441: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): 3e292a489fd20dde
# UVM_INFO @ 1461: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): d6a1e6da0494072b op: read
# UVM_INFO @ 1461: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): d6a1e6da0494072b
# UVM_INFO @ 1481: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): dca5801726494f75 op: read
# UVM_INFO @ 1481: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): dca5801726494f75
# UVM_INFO @ 1501: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): b6d34404e6040c2d op: read
# UVM_INFO @ 1501: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): b6d34404e6040c2d
# UVM_INFO @ 1521: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 2bb0b349c2801aef op: read
# UVM_INFO @ 1521: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 2bb0b349c2801aef
# UVM_INFO @ 1541: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): f315f5adae56f066 op: read
# UVM_INFO @ 1541: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): f315f5adae56f066
# UVM_INFO @ 1561: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): a4505a91a4fbc8ca op: read
# UVM_INFO @ 1561: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): a4505a91a4fbc8ca
# 
# 
# UVM_INFO @ 1581: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO @ 1601: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 1621: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 0f31d4e102720b3c op: read
# UVM_INFO @ 1621: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 0f31d4e102720b3c
# UVM_INFO @ 1641: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): b8d86089e59f169e op: read
# UVM_INFO @ 1641: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): b8d86089e59f169e
# UVM_INFO @ 1661: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): 800a53e4534f5217 op: read
# UVM_INFO @ 1661: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): 800a53e4534f5217
# UVM_INFO @ 1681: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): c4eedff7bb583b48 op: read
# UVM_INFO @ 1681: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): c4eedff7bb583b48
# UVM_INFO @ 1701: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 6735c065df3bc9ff op: read
# UVM_INFO @ 1701: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 6735c065df3bc9ff
# UVM_INFO @ 1721: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 933f610a7868324b op: read
# UVM_INFO @ 1721: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): 933f610a7868324b
# UVM_INFO @ 1741: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): c5c9f054fd8e3ca5 op: read
# UVM_INFO @ 1741: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): c5c9f054fd8e3ca5
# UVM_INFO @ 1761: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): bb537dbf8f2ebc2a op: read
# UVM_INFO @ 1761: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): bb537dbf8f2ebc2a
# UVM_INFO @ 1781: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): c32355d2fe793d2f op: read
# UVM_INFO @ 1781: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): c32355d2fe793d2f
# UVM_INFO @ 1801: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): fe9bd0fe278a89c9 op: read
# UVM_INFO @ 1801: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): fe9bd0fe278a89c9
# UVM_INFO @ 1821: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 083f2e16b81a7d45 op: read
# UVM_INFO @ 1821: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): 083f2e16b81a7d45
# UVM_INFO @ 1841: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): a5ed9d9b2118c11f op: read
# UVM_INFO @ 1841: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): a5ed9d9b2118c11f
# UVM_INFO @ 1861: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 379742eb26d7e1b9 op: read
# UVM_INFO @ 1861: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 379742eb26d7e1b9
# UVM_INFO @ 1881: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 3e292a489fd20dde op: read
# UVM_INFO @ 1881: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): 3e292a489fd20dde
# 
# 
# UVM_INFO @ 1901: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO @ 1921: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 1941: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 0f31d4e102720b3c op: read
# UVM_INFO @ 1941: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 0f31d4e102720b3c
# UVM_INFO @ 1961: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): b8d86089e59f169e op: read
# UVM_INFO @ 1961: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): b8d86089e59f169e
# UVM_INFO @ 1981: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): 800a53e4534f5217 op: read
# UVM_INFO @ 1981: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): 800a53e4534f5217
# UVM_INFO @ 2001: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): c4eedff7bb583b48 op: read
# UVM_INFO @ 2001: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): c4eedff7bb583b48
# UVM_INFO @ 2021: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 6735c065df3bc9ff op: read
# UVM_INFO @ 2021: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 6735c065df3bc9ff
# UVM_INFO @ 2041: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): c97ffb2482898862 op: read
# UVM_INFO @ 2041: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): c97ffb2482898862
# UVM_INFO @ 2061: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 18a23920361e9e86 op: read
# UVM_INFO @ 2061: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 18a23920361e9e86
# UVM_INFO @ 2081: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 86bdcd431b0a86db op: read
# UVM_INFO @ 2081: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): 86bdcd431b0a86db
# UVM_INFO @ 2101: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 6f98acf5122f984f op: read
# UVM_INFO @ 2101: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): 6f98acf5122f984f
# UVM_INFO @ 2121: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 067f6b197cf0623f op: read
# UVM_INFO @ 2121: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): 067f6b197cf0623f
# UVM_INFO @ 2141: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 575619858e2cb88f op: read
# UVM_INFO @ 2141: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): 575619858e2cb88f
# UVM_INFO @ 2161: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 933f610a7868324b op: read
# UVM_INFO @ 2161: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 933f610a7868324b
# UVM_INFO @ 2181: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): c5c9f054fd8e3ca5 op: read
# UVM_INFO @ 2181: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): c5c9f054fd8e3ca5
# UVM_INFO @ 2201: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): bb537dbf8f2ebc2a op: read
# UVM_INFO @ 2201: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): bb537dbf8f2ebc2a
# 
# 
# UVM_INFO @ 2221: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO @ 2241: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 2261: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 0f31d4e102720b3c op: read
# UVM_INFO @ 2261: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 0f31d4e102720b3c
# UVM_INFO @ 2281: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): b8d86089e59f169e op: read
# UVM_INFO @ 2281: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): b8d86089e59f169e
# UVM_INFO @ 2301: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): 800a53e4534f5217 op: read
# UVM_INFO @ 2301: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): 800a53e4534f5217
# UVM_INFO @ 2321: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): c4eedff7bb583b48 op: read
# UVM_INFO @ 2321: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): c4eedff7bb583b48
# UVM_INFO @ 2341: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 6735c065df3bc9ff op: read
# UVM_INFO @ 2341: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 6735c065df3bc9ff
# UVM_INFO @ 2361: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): a2b03c1500c67425 op: read
# UVM_INFO @ 2361: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): a2b03c1500c67425
# UVM_INFO @ 2381: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): ec4ce6ebe0e5cec4 op: read
# UVM_INFO @ 2381: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): ec4ce6ebe0e5cec4
# UVM_INFO @ 2401: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 2f682663b768f807 op: read
# UVM_INFO @ 2401: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): 2f682663b768f807
# UVM_INFO @ 2421: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 013506ee3bd23267 op: read
# UVM_INFO @ 2421: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): 013506ee3bd23267
# UVM_INFO @ 2441: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): eadcdc1ae72fdfd2 op: read
# UVM_INFO @ 2441: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): eadcdc1ae72fdfd2
# UVM_INFO @ 2461: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): f4da6c5ae5b0974d op: read
# UVM_INFO @ 2461: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): f4da6c5ae5b0974d
# UVM_INFO @ 2481: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): c97ffb2482898862 op: read
# UVM_INFO @ 2481: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): c97ffb2482898862
# UVM_INFO @ 2501: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 18a23920361e9e86 op: read
# UVM_INFO @ 2501: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 18a23920361e9e86
# UVM_INFO @ 2521: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 86bdcd431b0a86db op: read
# UVM_INFO @ 2521: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): 86bdcd431b0a86db
# 
# UVM_INFO ../tb/test_seq.svh(50) @ 2522: uvm_test_top.t_env.seqr@@tst [run] Now we are going to call our first subroutine and read all the registers in the window
# 
# UVM_INFO @ 2541: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO @ 2561: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 2581: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 0f31d4e102720b3c op: read
# UVM_INFO @ 2581: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 0f31d4e102720b3c
# UVM_INFO @ 2601: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): b8d86089e59f169e op: read
# UVM_INFO @ 2601: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): b8d86089e59f169e
# UVM_INFO @ 2621: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): 800a53e4534f5217 op: read
# UVM_INFO @ 2621: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): 800a53e4534f5217
# UVM_INFO @ 2641: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): c4eedff7bb583b48 op: read
# UVM_INFO @ 2641: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): c4eedff7bb583b48
# UVM_INFO @ 2661: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 6735c065df3bc9ff op: read
# UVM_INFO @ 2661: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 6735c065df3bc9ff
# UVM_INFO @ 2681: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): c97ffb2482898862 op: read
# UVM_INFO @ 2681: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): c97ffb2482898862
# UVM_INFO @ 2701: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 18a23920361e9e86 op: read
# UVM_INFO @ 2701: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 18a23920361e9e86
# UVM_INFO @ 2721: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 86bdcd431b0a86db op: read
# UVM_INFO @ 2721: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): 86bdcd431b0a86db
# UVM_INFO @ 2741: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 6f98acf5122f984f op: read
# UVM_INFO @ 2741: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): 6f98acf5122f984f
# UVM_INFO @ 2761: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 067f6b197cf0623f op: read
# UVM_INFO @ 2761: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): 067f6b197cf0623f
# UVM_INFO @ 2781: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 575619858e2cb88f op: read
# UVM_INFO @ 2781: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): 575619858e2cb88f
# UVM_INFO @ 2801: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 933f610a7868324b op: read
# UVM_INFO @ 2801: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 933f610a7868324b
# UVM_INFO @ 2821: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): c5c9f054fd8e3ca5 op: read
# UVM_INFO @ 2821: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): c5c9f054fd8e3ca5
# UVM_INFO @ 2841: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): bb537dbf8f2ebc2a op: read
# UVM_INFO @ 2841: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): bb537dbf8f2ebc2a
# 
# UVM_INFO ../tb/test_seq.svh(53) @ 2842: uvm_test_top.t_env.seqr@@tst [run] Returning from the subroutine, SIGRETURN is set
# 
# UVM_INFO @ 2861: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO ../tb/test_seq.svh(55) @ 2881: uvm_test_top.t_env.seqr@@tst [run] Now we are going to read all the registers in the current window
# UVM_INFO @ 2881: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 2901: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 0f31d4e102720b3c op: read
# UVM_INFO @ 2901: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 0f31d4e102720b3c
# UVM_INFO @ 2921: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): b8d86089e59f169e op: read
# UVM_INFO @ 2921: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): b8d86089e59f169e
# UVM_INFO @ 2941: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): 800a53e4534f5217 op: read
# UVM_INFO @ 2941: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): 800a53e4534f5217
# UVM_INFO @ 2961: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): c4eedff7bb583b48 op: read
# UVM_INFO @ 2961: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): c4eedff7bb583b48
# UVM_INFO @ 2981: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 6735c065df3bc9ff op: read
# UVM_INFO @ 2981: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 6735c065df3bc9ff
# UVM_INFO @ 3001: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): a2b03c1500c67425 op: read
# UVM_INFO @ 3001: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): a2b03c1500c67425
# UVM_INFO @ 3021: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): ec4ce6ebe0e5cec4 op: read
# UVM_INFO @ 3021: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): ec4ce6ebe0e5cec4
# UVM_INFO @ 3041: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 2f682663b768f807 op: read
# UVM_INFO @ 3041: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): 2f682663b768f807
# UVM_INFO @ 3061: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 013506ee3bd23267 op: read
# UVM_INFO @ 3061: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): 013506ee3bd23267
# UVM_INFO @ 3081: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): eadcdc1ae72fdfd2 op: read
# UVM_INFO @ 3081: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): eadcdc1ae72fdfd2
# UVM_INFO @ 3101: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): f4da6c5ae5b0974d op: read
# UVM_INFO @ 3101: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): f4da6c5ae5b0974d
# UVM_INFO @ 3121: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): c97ffb2482898862 op: read
# UVM_INFO @ 3121: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): c97ffb2482898862
# UVM_INFO @ 3141: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 18a23920361e9e86 op: read
# UVM_INFO @ 3141: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 18a23920361e9e86
# UVM_INFO @ 3161: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 86bdcd431b0a86db op: read
# UVM_INFO @ 3161: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): 86bdcd431b0a86db
# 
# 
# UVM_INFO ../tb/test_seq.svh(62) @ 3162: uvm_test_top.t_env.seqr@@tst [run] Subroutine 1
# 
# UVM_INFO @ 3181: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO ../tb/test_seq.svh(64) @ 3201: uvm_test_top.t_env.seqr@@tst [run] Subroutine 2
# 
# UVM_INFO @ 3201: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 3221: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO ../tb/test_seq.svh(66) @ 3241: uvm_test_top.t_env.seqr@@tst [run] Subroutine 3
# 
# UVM_INFO @ 3241: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 3261: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO ../tb/test_seq.svh(69) @ 3281: uvm_test_top.t_env.seqr@@tst [run] Subroutine 4
# 
# UVM_INFO @ 3281: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO ../tb/predictor.svh(79) @ 3301: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3301: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO ../tb/predictor.svh(79) @ 3321: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3321: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO ../tb/predictor.svh(79) @ 3341: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3341: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO ../tb/predictor.svh(79) @ 3361: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3361: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO ../tb/predictor.svh(79) @ 3381: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3381: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO ../tb/predictor.svh(79) @ 3401: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3401: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO ../tb/predictor.svh(79) @ 3421: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3421: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 3441: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 3461: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): e6906e647613cd02 op: write
# UVM_INFO @ 3481: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 43e6952140ce2949 op: write
# UVM_INFO @ 3501: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): e11904c548522dd9 op: write
# UVM_INFO @ 3521: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): ce21fb59ccfcc2cd op: write
# UVM_INFO @ 3541: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 6334ffee9a9117cc op: write
# UVM_INFO @ 3561: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 375352e04454ba6e op: write
# UVM_INFO @ 3581: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 2e9d81c5899b4182 op: write
# UVM_INFO @ 3601: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 2b2ab777c94cc80a op: write
# 
# UVM_INFO @ 3621: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 0f31d4e102720b3c op: read
# UVM_INFO @ 3621: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 0f31d4e102720b3c
# UVM_INFO @ 3641: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): b8d86089e59f169e op: read
# UVM_INFO @ 3641: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): b8d86089e59f169e
# UVM_INFO @ 3661: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): 800a53e4534f5217 op: read
# UVM_INFO @ 3661: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): 800a53e4534f5217
# UVM_INFO @ 3681: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): c4eedff7bb583b48 op: read
# UVM_INFO @ 3681: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): c4eedff7bb583b48
# UVM_INFO @ 3701: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 6735c065df3bc9ff op: read
# UVM_INFO @ 3701: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 6735c065df3bc9ff
# UVM_INFO @ 3721: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): a2b03c1500c67425 op: read
# UVM_INFO @ 3721: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): a2b03c1500c67425
# UVM_INFO @ 3741: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): e6906e647613cd02 op: read
# UVM_INFO @ 3741: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): e6906e647613cd02
# UVM_INFO @ 3761: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 43e6952140ce2949 op: read
# UVM_INFO @ 3761: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): 43e6952140ce2949
# UVM_INFO @ 3781: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): e11904c548522dd9 op: read
# UVM_INFO @ 3781: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): e11904c548522dd9
# UVM_INFO @ 3801: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): ce21fb59ccfcc2cd op: read
# UVM_INFO @ 3801: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): ce21fb59ccfcc2cd
# UVM_INFO @ 3821: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 6334ffee9a9117cc op: read
# UVM_INFO @ 3821: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): 6334ffee9a9117cc
# UVM_INFO @ 3841: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 375352e04454ba6e op: read
# UVM_INFO @ 3841: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 375352e04454ba6e
# UVM_INFO @ 3861: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 2e9d81c5899b4182 op: read
# UVM_INFO @ 3861: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 2e9d81c5899b4182
# UVM_INFO @ 3881: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 2b2ab777c94cc80a op: read
# UVM_INFO @ 3881: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): 2b2ab777c94cc80a
# 
# 
# UVM_INFO @ 3901: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO @ 3921: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 3941: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 0f31d4e102720b3c op: read
# UVM_INFO @ 3941: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 0f31d4e102720b3c
# UVM_INFO @ 3961: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): b8d86089e59f169e op: read
# UVM_INFO @ 3961: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): b8d86089e59f169e
# UVM_INFO @ 3981: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): 800a53e4534f5217 op: read
# UVM_INFO @ 3981: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): 800a53e4534f5217
# UVM_INFO @ 4001: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): c4eedff7bb583b48 op: read
# UVM_INFO @ 4001: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): c4eedff7bb583b48
# UVM_INFO @ 4021: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 6735c065df3bc9ff op: read
# UVM_INFO @ 4021: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 6735c065df3bc9ff
# UVM_INFO @ 4041: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): a5ed9d9b2118c11f op: read
# UVM_INFO @ 4041: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): a5ed9d9b2118c11f
# UVM_INFO @ 4061: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 379742eb26d7e1b9 op: read
# UVM_INFO @ 4061: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 379742eb26d7e1b9
# UVM_INFO @ 4081: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 3e292a489fd20dde op: read
# UVM_INFO @ 4081: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): 3e292a489fd20dde
# UVM_INFO @ 4101: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): d6a1e6da0494072b op: read
# UVM_INFO @ 4101: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): d6a1e6da0494072b
# UVM_INFO @ 4121: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): dca5801726494f75 op: read
# UVM_INFO @ 4121: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): dca5801726494f75
# UVM_INFO @ 4141: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): b6d34404e6040c2d op: read
# UVM_INFO @ 4141: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): b6d34404e6040c2d
# UVM_INFO @ 4161: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 2bb0b349c2801aef op: read
# UVM_INFO @ 4161: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 2bb0b349c2801aef
# UVM_INFO @ 4181: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): f315f5adae56f066 op: read
# UVM_INFO @ 4181: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): f315f5adae56f066
# UVM_INFO @ 4201: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): a4505a91a4fbc8ca op: read
# UVM_INFO @ 4201: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): a4505a91a4fbc8ca
# 
# 
# UVM_INFO @ 4221: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO @ 4241: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 4261: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 0f31d4e102720b3c op: read
# UVM_INFO @ 4261: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 0f31d4e102720b3c
# UVM_INFO @ 4281: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): b8d86089e59f169e op: read
# UVM_INFO @ 4281: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): b8d86089e59f169e
# UVM_INFO @ 4301: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): 800a53e4534f5217 op: read
# UVM_INFO @ 4301: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): 800a53e4534f5217
# UVM_INFO @ 4321: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): c4eedff7bb583b48 op: read
# UVM_INFO @ 4321: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): c4eedff7bb583b48
# UVM_INFO @ 4341: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 6735c065df3bc9ff op: read
# UVM_INFO @ 4341: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 6735c065df3bc9ff
# UVM_INFO @ 4361: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 933f610a7868324b op: read
# UVM_INFO @ 4361: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): 933f610a7868324b
# UVM_INFO @ 4381: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): c5c9f054fd8e3ca5 op: read
# UVM_INFO @ 4381: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): c5c9f054fd8e3ca5
# UVM_INFO @ 4401: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): bb537dbf8f2ebc2a op: read
# UVM_INFO @ 4401: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): bb537dbf8f2ebc2a
# UVM_INFO @ 4421: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): c32355d2fe793d2f op: read
# UVM_INFO @ 4421: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): c32355d2fe793d2f
# UVM_INFO @ 4441: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): fe9bd0fe278a89c9 op: read
# UVM_INFO @ 4441: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): fe9bd0fe278a89c9
# UVM_INFO @ 4461: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 083f2e16b81a7d45 op: read
# UVM_INFO @ 4461: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): 083f2e16b81a7d45
# UVM_INFO @ 4481: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): a5ed9d9b2118c11f op: read
# UVM_INFO @ 4481: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): a5ed9d9b2118c11f
# UVM_INFO @ 4501: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 379742eb26d7e1b9 op: read
# UVM_INFO @ 4501: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 379742eb26d7e1b9
# UVM_INFO @ 4521: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 3e292a489fd20dde op: read
# UVM_INFO @ 4521: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): 3e292a489fd20dde
# 
# 
# UVM_INFO @ 4541: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO @ 4561: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 4581: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 0f31d4e102720b3c op: read
# UVM_INFO @ 4581: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 0f31d4e102720b3c
# UVM_INFO @ 4601: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): b8d86089e59f169e op: read
# UVM_INFO @ 4601: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): b8d86089e59f169e
# UVM_INFO @ 4621: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): 800a53e4534f5217 op: read
# UVM_INFO @ 4621: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): 800a53e4534f5217
# UVM_INFO @ 4641: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): c4eedff7bb583b48 op: read
# UVM_INFO @ 4641: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): c4eedff7bb583b48
# UVM_INFO @ 4661: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 6735c065df3bc9ff op: read
# UVM_INFO @ 4661: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 6735c065df3bc9ff
# UVM_INFO @ 4681: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 375352e04454ba6e op: read
# UVM_INFO @ 4681: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): 375352e04454ba6e
# UVM_INFO @ 4701: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 2e9d81c5899b4182 op: read
# UVM_INFO @ 4701: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 2e9d81c5899b4182
# UVM_INFO @ 4721: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 2b2ab777c94cc80a op: read
# UVM_INFO @ 4721: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): 2b2ab777c94cc80a
# UVM_INFO @ 4741: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 6f98acf5122f984f op: read
# UVM_INFO @ 4741: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): 6f98acf5122f984f
# UVM_INFO @ 4761: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 067f6b197cf0623f op: read
# UVM_INFO @ 4761: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): 067f6b197cf0623f
# UVM_INFO @ 4781: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 575619858e2cb88f op: read
# UVM_INFO @ 4781: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): 575619858e2cb88f
# UVM_INFO @ 4801: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 933f610a7868324b op: read
# UVM_INFO @ 4801: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 933f610a7868324b
# UVM_INFO @ 4821: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): c5c9f054fd8e3ca5 op: read
# UVM_INFO @ 4821: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): c5c9f054fd8e3ca5
# UVM_INFO @ 4841: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): bb537dbf8f2ebc2a op: read
# UVM_INFO @ 4841: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): bb537dbf8f2ebc2a
# 
# 
# UVM_INFO @ 4861: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO ../tb/test_seq.svh(81) @ 4881: uvm_test_top.t_env.seqr@@tst [run] Returning to main program
# UVM_INFO @ 4881: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 4901: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 4921: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 4941: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 4961: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 4981: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 5001: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 5021: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 5041: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 5061: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 5081: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 5101: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 0f31d4e102720b3c op: read
# UVM_INFO @ 5101: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 0f31d4e102720b3c
# UVM_INFO @ 5121: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): b8d86089e59f169e op: read
# UVM_INFO @ 5121: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): b8d86089e59f169e
# UVM_INFO @ 5141: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): 800a53e4534f5217 op: read
# UVM_INFO @ 5141: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): 800a53e4534f5217
# UVM_INFO @ 5161: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): c4eedff7bb583b48 op: read
# UVM_INFO @ 5161: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): c4eedff7bb583b48
# UVM_INFO @ 5181: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 6735c065df3bc9ff op: read
# UVM_INFO @ 5181: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): 6735c065df3bc9ff
# UVM_INFO @ 5201: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): a2b03c1500c67425 op: read
# UVM_INFO @ 5201: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): a2b03c1500c67425
# UVM_INFO @ 5221: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): ec4ce6ebe0e5cec4 op: read
# UVM_INFO @ 5221: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): ec4ce6ebe0e5cec4
# UVM_INFO @ 5241: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 2f682663b768f807 op: read
# UVM_INFO @ 5241: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): 2f682663b768f807
# UVM_INFO @ 5261: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 013506ee3bd23267 op: read
# UVM_INFO @ 5261: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): 013506ee3bd23267
# UVM_INFO @ 5281: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): eadcdc1ae72fdfd2 op: read
# UVM_INFO @ 5281: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): eadcdc1ae72fdfd2
# UVM_INFO @ 5301: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): f4da6c5ae5b0974d op: read
# UVM_INFO @ 5301: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): f4da6c5ae5b0974d
# UVM_INFO @ 5321: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 375352e04454ba6e op: read
# UVM_INFO @ 5321: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 375352e04454ba6e
# UVM_INFO @ 5341: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 2e9d81c5899b4182 op: read
# UVM_INFO @ 5341: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 2e9d81c5899b4182
# UVM_INFO @ 5361: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 2b2ab777c94cc80a op: read
# UVM_INFO @ 5361: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): 2b2ab777c94cc80a
# 
# UVM_INFO ../tb/test_seq.svh(95) @ 5362: uvm_test_top.t_env.seqr@@tst [run] NOW I WANT TO PERFORM 10000 RANDOM OPERATIONS WITHOUT VERBOSITY::::::::::
# 
# 
# UVM_INFO @ 5381: uvm_test_top.t_env.req_prt [run] The signal reset was set, all registers are put to 0
# 
# 
# UVM_INFO @ 253781: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# 
# 
# UVM_INFO @ 253801: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# 
# 
# UVM_INFO @ 253821: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# 
# UVM_INFO @ 253841: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 253841: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  449
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Monitor]     7
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [run]   438
# ** Note: $finish    : /home/fede/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 253841 ns  Iteration: 61  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/fede/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /home/fede/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# QuestaSim-64 vcover 2021.2_1 Coverage Utility 2021.05 May 15 2021
# Start time: 20:58:46 on Aug 29,2023
# vcover report verbose_test.ucdb -cvg -details 
# Coverage Report by instance with details
# 
# =================================================================================
# === Instance: /rf_pkg
# === Design Unit: work.rf_pkg
# =================================================================================
# 
# Covergroup Coverage:
#     Covergroups                      2        na        na    70.00%
#         Coverpoints/Crosses          5        na        na        na
#             Covergroup Bins         36        21        15    58.33%
# ----------------------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal       Bins    Status               
#                                                                                                          
# ----------------------------------------------------------------------------------------------------------
#  TYPE /rf_pkg/coverage/operation_transition_cg         40.00%        100          -    Uncovered            
#     covered/total bins:                                    10         25          -                      
#     missing/total bins:                                    15         25          -                      
#     % Hit:                                             40.00%        100          -                      
#     Coverpoint operation_cp1                           40.00%        100          -    Uncovered            
#         covered/total bins:                                10         25          -                      
#         missing/total bins:                                15         25          -                      
#         % Hit:                                         40.00%        100          -                      
#  Covergroup instance \/rf_pkg::coverage::operation_transition_cg  
#                                                        40.00%        100          -    Uncovered            
#     covered/total bins:                                    10         25          -                      
#     missing/total bins:                                    15         25          -                      
#     % Hit:                                             40.00%        100          -                      
#     Coverpoint operation_cp1                           40.00%        100          -    Uncovered            
#         covered/total bins:                                10         25          -                      
#         missing/total bins:                                15         25          -                      
#         % Hit:                                         40.00%        100          -                      
#         bin op_transition[ret=>ret]                         0          1          -    ZERO                 
#         bin op_transition[ret=>call]                        0          1          -    ZERO                 
#         bin op_transition[ret=>reset]                       0          1          -    ZERO                 
#         bin op_transition[ret=>write]                       0          1          -    ZERO                 
#         bin op_transition[ret=>read]                        0          1          -    ZERO                 
#         bin op_transition[call=>ret]                        0          1          -    ZERO                 
#         bin op_transition[call=>call]                       0          1          -    ZERO                 
#         bin op_transition[call=>reset]                      0          1          -    ZERO                 
#         bin op_transition[call=>write]                      0          1          -    ZERO                 
#         bin op_transition[call=>read]                       0          1          -    ZERO                 
#         bin op_transition[reset=>ret]                       0          1          -    ZERO                 
#         bin op_transition[reset=>call]                      0          1          -    ZERO                 
#         bin op_transition[reset=>reset]                     0          1          -    ZERO                 
#         bin op_transition[reset=>write]                     0          1          -    ZERO                 
#         bin op_transition[reset=>read]                      0          1          -    ZERO                 
#         bin op_transition[write=>ret]                     271          1          -    Covered              
#         bin op_transition[write=>call]                    280          1          -    Covered              
#         bin op_transition[write=>reset]                    80          1          -    Covered              
#         bin op_transition[write=>write]                   432          1          -    Covered              
#         bin op_transition[write=>read]                    377          1          -    Covered              
#         bin op_transition[read=>ret]                      301          1          -    Covered              
#         bin op_transition[read=>call]                     302          1          -    Covered              
#         bin op_transition[read=>reset]                     64          1          -    Covered              
#         bin op_transition[read=>write]                    375          1          -    Covered              
#         bin op_transition[read=>read]                     533          1          -    Covered              
#  TYPE /rf_pkg/coverage/comprehensive_rf_coverage      100.00%        100          -    Covered              
#     covered/total bins:                                    11         11          -                      
#     missing/total bins:                                     0         11          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint operation_cp2                          100.00%        100          -    Covered              
#         covered/total bins:                                 6          6          -                      
#         missing/total bins:                                 0          6          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin auto[read]                                   1575          1          -    Covered              
#         bin auto[write]                                  1440          1          -    Covered              
#         bin auto[reset]                                   271          1          -    Covered              
#         bin auto[call]                                   1102          1          -    Covered              
#         bin auto[ret]                                    1064          1          -    Covered              
#         bin auto[nop]                                    7240          1          -    Covered              
#     Coverpoint address_cp                             100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin range_0_to_13                               12688          1          -    Covered              
#     Coverpoint port_cp                                100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin auto[0]                                     11975          1          -    Covered              
#         bin auto[1]                                       717          1          -    Covered              
#     Coverpoint data_cp                                100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin cornerup                                    11267          1          -    Covered              
#         bin cornerlow                                    9705          1          -    Covered              
#         default bin others                               1425                     -    Occurred             
# 
# COVERGROUP COVERAGE:
# ----------------------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal       Bins    Status               
#                                                                                                          
# ----------------------------------------------------------------------------------------------------------
#  TYPE /rf_pkg/coverage/operation_transition_cg         40.00%        100          -    Uncovered            
#     covered/total bins:                                    10         25          -                      
#     missing/total bins:                                    15         25          -                      
#     % Hit:                                             40.00%        100          -                      
#     Coverpoint operation_cp1                           40.00%        100          -    Uncovered            
#         covered/total bins:                                10         25          -                      
#         missing/total bins:                                15         25          -                      
#         % Hit:                                         40.00%        100          -                      
#  Covergroup instance \/rf_pkg::coverage::operation_transition_cg  
#                                                        40.00%        100          -    Uncovered            
#     covered/total bins:                                    10         25          -                      
#     missing/total bins:                                    15         25          -                      
#     % Hit:                                             40.00%        100          -                      
#     Coverpoint operation_cp1                           40.00%        100          -    Uncovered            
#         covered/total bins:                                10         25          -                      
#         missing/total bins:                                15         25          -                      
#         % Hit:                                         40.00%        100          -                      
#         bin op_transition[ret=>ret]                         0          1          -    ZERO                 
#         bin op_transition[ret=>call]                        0          1          -    ZERO                 
#         bin op_transition[ret=>reset]                       0          1          -    ZERO                 
#         bin op_transition[ret=>write]                       0          1          -    ZERO                 
#         bin op_transition[ret=>read]                        0          1          -    ZERO                 
#         bin op_transition[call=>ret]                        0          1          -    ZERO                 
#         bin op_transition[call=>call]                       0          1          -    ZERO                 
#         bin op_transition[call=>reset]                      0          1          -    ZERO                 
#         bin op_transition[call=>write]                      0          1          -    ZERO                 
#         bin op_transition[call=>read]                       0          1          -    ZERO                 
#         bin op_transition[reset=>ret]                       0          1          -    ZERO                 
#         bin op_transition[reset=>call]                      0          1          -    ZERO                 
#         bin op_transition[reset=>reset]                     0          1          -    ZERO                 
#         bin op_transition[reset=>write]                     0          1          -    ZERO                 
#         bin op_transition[reset=>read]                      0          1          -    ZERO                 
#         bin op_transition[write=>ret]                     271          1          -    Covered              
#         bin op_transition[write=>call]                    280          1          -    Covered              
#         bin op_transition[write=>reset]                    80          1          -    Covered              
#         bin op_transition[write=>write]                   432          1          -    Covered              
#         bin op_transition[write=>read]                    377          1          -    Covered              
#         bin op_transition[read=>ret]                      301          1          -    Covered              
#         bin op_transition[read=>call]                     302          1          -    Covered              
#         bin op_transition[read=>reset]                     64          1          -    Covered              
#         bin op_transition[read=>write]                    375          1          -    Covered              
#         bin op_transition[read=>read]                     533          1          -    Covered              
#  TYPE /rf_pkg/coverage/comprehensive_rf_coverage      100.00%        100          -    Covered              
#     covered/total bins:                                    11         11          -                      
#     missing/total bins:                                     0         11          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint operation_cp2                          100.00%        100          -    Covered              
#         covered/total bins:                                 6          6          -                      
#         missing/total bins:                                 0          6          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin auto[read]                                   1575          1          -    Covered              
#         bin auto[write]                                  1440          1          -    Covered              
#         bin auto[reset]                                   271          1          -    Covered              
#         bin auto[call]                                   1102          1          -    Covered              
#         bin auto[ret]                                    1064          1          -    Covered              
#         bin auto[nop]                                    7240          1          -    Covered              
#     Coverpoint address_cp                             100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin range_0_to_13                               12688          1          -    Covered              
#     Coverpoint port_cp                                100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin auto[0]                                     11975          1          -    Covered              
#         bin auto[1]                                       717          1          -    Covered              
#     Coverpoint data_cp                                100.00%        100          -    Covered              
#         covered/total bins:                                 2          2          -                      
#         missing/total bins:                                 0          2          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin cornerup                                    11267          1          -    Covered              
#         bin cornerlow                                    9705          1          -    Covered              
#         default bin others                               1425                     -    Occurred             
# 
# TOTAL COVERGROUP COVERAGE: 70.00%  COVERGROUP TYPES: 2
# 
# Total Coverage By Instance (filtered view): 70.00%
# 
# End time: 20:58:46 on Aug 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:58:46 on Aug 29,2023, Elapsed time: 0:00:05
# Errors: 0, Warnings: 3
