
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003491                       # Number of seconds simulated
sim_ticks                                  3490870635                       # Number of ticks simulated
final_tick                                 3490870635                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 120689                       # Simulator instruction rate (inst/s)
host_op_rate                                   241888                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               10553790                       # Simulator tick rate (ticks/s)
host_mem_usage                               33978984                       # Number of bytes of host memory used
host_seconds                                   330.77                       # Real time elapsed on the host
sim_insts                                    39920289                       # Number of instructions simulated
sim_ops                                      80009267                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst         173952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         105664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         174656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         106048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         175040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         105920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         174912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         105408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1121600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       173952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       174656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       175040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       174912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        698560                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst            2718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            2729                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            1657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            2735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            1655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            2733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            1647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17525                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          49830549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          30268667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          50032218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          30378668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          50142219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          30342001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          50105552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          30195333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             321295206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     49830549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     50032218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     50142219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     50105552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        200110538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         49830549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         30268667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         50032218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         30378668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         50142219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         30342001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         50105552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         30195333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            321295206                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                5205140                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          5205140                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           442448                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             4573659                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 323608                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             66284                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        4573659                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           1583251                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses         2990408                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted       317906                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                    2503371                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                    1339777                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                        39886                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                        19574                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                    2114348                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                         2053                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   50                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     3490870635                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        10483096                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           3182835                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      20046897                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    5205140                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           1906859                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      6621378                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 886484                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 481                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         2845                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          187                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  2113738                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               136311                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          10250975                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             3.857173                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.571392                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 4124174     40.23%     40.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  202218      1.97%     42.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  195160      1.90%     44.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  485291      4.73%     48.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  387025      3.78%     52.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  618842      6.04%     58.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  427153      4.17%     62.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  202752      1.98%     64.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3608360     35.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            10250975                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.496527                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.912307                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 2719453                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              1631782                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  5084028                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               372470                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                443242                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts              36877785                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                443242                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 3018280                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1355930                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         31844                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  5119158                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               282521                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              34824403                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 1094                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 74730                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   350                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                177542                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           40441738                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             85413735                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        48610241                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups           442124                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             24437813                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                16003853                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts              4152                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          4666                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   530036                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             3145238                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1841361                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads            78729                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           55113                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  30635956                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              65001                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 26970166                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued           234656                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       10716601                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     15360308                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         46019                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     10250975                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.630985                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.733067                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            4330628     42.25%     42.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             617923      6.03%     48.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             687745      6.71%     54.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             526025      5.13%     60.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             804590      7.85%     67.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             842059      8.21%     76.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1351637     13.19%     89.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             862743      8.42%     97.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             227625      2.22%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       10250975                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1152761     94.17%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     94.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  297      0.02%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     94.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 36522      2.98%     97.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11149      0.91%     98.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              145      0.01%     98.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           23190      1.89%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass           302849      1.12%      1.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             22425677     83.15%     84.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3837      0.01%     84.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                16006      0.06%     84.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              82008      0.30%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2660144      9.86%     94.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1266302      4.70%     99.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          34317      0.13%     99.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        179026      0.66%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              26970166                       # Type of FU issued
system.cpu0.iq.rate                          2.572729                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    1224064                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.045386                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          65003253                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         41021301                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     25140573                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads             646774                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            397051                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       297549                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              27557343                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 334038                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           86898                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1262500                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         3410                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          977                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       754401                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          916                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           54                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                443242                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1284024                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                27249                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           30700957                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            25664                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              3145238                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             1841361                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             24273                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  2167                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                21631                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           977                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        128570                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       481591                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              610161                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             25842367                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              2499094                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1127799                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                     3829200                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 3309268                       # Number of branches executed
system.cpu0.iew.exec_stores                   1330106                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.465146                       # Inst execution rate
system.cpu0.iew.wb_sent                      25629150                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     25438122                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 18583596                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 28750574                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      2.426585                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.646373                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       10717008                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          18982                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           442666                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      8620791                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.318153                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.919447                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      4073980     47.26%     47.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       875628     10.16%     57.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       472769      5.48%     62.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       815715      9.46%     72.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       356052      4.13%     76.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       454189      5.27%     81.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       194193      2.25%     84.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       170428      1.98%     85.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1207837     14.01%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      8620791                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             9971446                       # Number of instructions committed
system.cpu0.commit.committedOps              19984314                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       2969695                       # Number of memory references committed
system.cpu0.commit.loads                      1882735                       # Number of loads committed
system.cpu0.commit.membars                      12000                       # Number of memory barriers committed
system.cpu0.commit.branches                   2810065                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                    286567                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 19767706                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              107327                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       110488      0.55%      0.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16807861     84.11%     84.66% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3633      0.02%     84.68% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           14211      0.07%     84.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         78426      0.39%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1857603      9.30%     94.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        917963      4.59%     99.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        25132      0.13%     99.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       168997      0.85%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         19984314                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              1207837                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    38114276                       # The number of ROB reads
system.cpu0.rob.rob_writes                   63063107                       # The number of ROB writes
system.cpu0.timesIdled                           5320                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         232121                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    9971446                       # Number of Instructions Simulated
system.cpu0.committedOps                     19984314                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.051312                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.051312                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.951193                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.951193                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                33840216                       # number of integer regfile reads
system.cpu0.int_regfile_writes               20637735                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                   378442                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  117050                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 15742943                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 9817702                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               10649436                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   930                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements             1899                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          507.419992                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3466457                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             2411                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          1437.767316                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   507.419992                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.991055                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991055                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          480                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27767427                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27767427                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      2372101                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2372101                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1094355                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1094355                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data      3466456                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3466456                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      3466456                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3466456                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         3464                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         3464                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data          707                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          707                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data         4171                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4171                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         4171                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4171                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    166670163                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    166670163                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     36629001                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     36629001                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    203299164                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    203299164                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    203299164                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    203299164                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      2375565                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2375565                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1095062                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1095062                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      3470627                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3470627                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      3470627                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3470627                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.001458                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001458                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000646                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000646                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.001202                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001202                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.001202                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001202                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 48114.943129                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48114.943129                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 51809.053748                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51809.053748                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 48741.108607                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48741.108607                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 48741.108607                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48741.108607                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          902                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.428571                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks          678                       # number of writebacks
system.cpu0.dcache.writebacks::total              678                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         1717                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1717                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data           42                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           42                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1759                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1759                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1759                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1759                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         1747                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1747                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          665                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          665                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         2412                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         2412                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         2412                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         2412                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     75552372                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     75552372                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     35839791                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     35839791                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    111392163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    111392163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    111392163                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    111392163                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000735                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000735                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000607                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000607                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000695                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000695                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000695                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000695                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 43246.921580                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43246.921580                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 53894.422556                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 53894.422556                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 46182.488806                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46182.488806                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 46182.488806                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46182.488806                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            91995                       # number of replacements
system.cpu0.icache.tags.tagsinuse          509.008040                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2015430                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            92507                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            21.786784                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   509.008040                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.994156                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.994156                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          360                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17002388                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17002388                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      2015430                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2015430                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      2015430                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2015430                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      2015430                       # number of overall hits
system.cpu0.icache.overall_hits::total        2015430                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        98305                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        98305                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        98305                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         98305                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        98305                       # number of overall misses
system.cpu0.icache.overall_misses::total        98305                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    648839839                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    648839839                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    648839839                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    648839839                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    648839839                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    648839839                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      2113735                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2113735                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      2113735                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2113735                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      2113735                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2113735                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.046508                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.046508                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.046508                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.046508                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.046508                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.046508                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst  6600.273018                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  6600.273018                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst  6600.273018                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  6600.273018                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst  6600.273018                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  6600.273018                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2488                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.492063                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        91995                       # number of writebacks
system.cpu0.icache.writebacks::total            91995                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         5797                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5797                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         5797                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5797                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         5797                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5797                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        92508                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        92508                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        92508                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        92508                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        92508                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        92508                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    541098356                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    541098356                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    541098356                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    541098356                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    541098356                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    541098356                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.043765                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.043765                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.043765                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.043765                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.043765                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.043765                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst  5849.206079                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  5849.206079                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst  5849.206079                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  5849.206079                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst  5849.206079                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  5849.206079                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements            1143                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        3286.972894                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            183735                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            4611                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           39.847105                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks    86.874759                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst  1972.324597                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  1227.773538                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.021210                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.481525                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.299749                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.802484                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         3468                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         3436                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.846680                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses          758239                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses         758239                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks          678                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total          678                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks        91594                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total        91594                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data            1                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data          114                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total          114                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst        89717                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total        89717                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data          623                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total          623                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst        89717                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data          737                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total          90454                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst        89717                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data          737                       # number of overall hits
system.cpu0.l2cache.overall_hits::total         90454                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data          550                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          550                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst         2789                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         2789                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data         1124                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         1124                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst         2789                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data         1674                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         4463                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst         2789                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data         1674                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         4463                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data     34806492                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     34806492                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst    177293529                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total    177293529                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data     71908020                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     71908020                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst    177293529                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data    106714512                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    284008041                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst    177293529                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data    106714512                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    284008041                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks          678                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total          678                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks        91594                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total        91594                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data          664                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total          664                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst        92506                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total        92506                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data         1747                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total         1747                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst        92506                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data         2411                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total        94917                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst        92506                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data         2411                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total        94917                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.828313                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.828313                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.030149                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.030149                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.643389                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.643389                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.030149                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.694318                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.047020                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.030149                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.694318                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.047020                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 63284.530909                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 63284.530909                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 63568.852277                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 63568.852277                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 63975.106762                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 63975.106762                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 63568.852277                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 63748.215054                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 63636.128389                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 63568.852277                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 63748.215054                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 63636.128389                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks          132                       # number of writebacks
system.cpu0.l2cache.writebacks::total             132                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks           61                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total           61                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data          550                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          550                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst         2789                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         2789                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data         1124                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         1124                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst         2789                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data         1674                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         4463                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst         2789                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data         1674                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         4463                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data     33250686                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     33250686                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst    169404676                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total    169404676                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data     68727163                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     68727163                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst    169404676                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data    101977849                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    271382525                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst    169404676                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data    101977849                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    271382525                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.828313                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.828313                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.030149                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.030149                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.643389                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.643389                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.030149                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.694318                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.047020                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.030149                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.694318                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.047020                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 60455.792727                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 60455.792727                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 60740.292578                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 60740.292578                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 61145.162811                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61145.162811                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 60740.292578                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 60918.667264                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 60807.198073                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 60740.292578                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 60918.667264                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 60807.198073                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests       188814                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests        93899                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests          407                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops          243                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops          243                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp        94255                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty          810                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean        91995                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict         2232                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq          664                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp          664                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq        92508                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq         1747                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       277009                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side         6723                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total           283732                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side     11808064                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       197696                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total          12005760                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                       1145                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic                 8576                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples        96063                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.006818                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.082292                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0             95408     99.32%     99.32% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1               655      0.68%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total         96063                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy     124595280                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          3.6                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy     92415492                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          2.6                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy      2410250                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.cpu1.branchPred.lookups                5216451                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          5216451                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           442325                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             4576592                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 323691                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             66327                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups        4576592                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits           1589136                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses         2987456                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted       316598                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                    2507742                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                    1340420                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                        39857                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                        18820                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                    2113256                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                         2110                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   50                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     3490870635                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        10483096                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           3180035                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      20069703                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    5216451                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           1912827                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      6625882                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 886324                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 407                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         3226                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          101                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  2112588                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               136231                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          10252820                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.862699                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.570852                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 4116414     40.15%     40.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  203200      1.98%     42.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  194518      1.90%     44.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  484071      4.72%     48.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  387419      3.78%     52.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  623328      6.08%     58.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  427573      4.17%     62.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  203019      1.98%     64.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 3613278     35.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            10252820                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.497606                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.914482                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 2716161                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              1628390                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  5093122                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               371985                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                443162                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts              36935359                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                443162                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 3014427                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1349582                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles         32928                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  5128253                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               284468                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              34883291                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 1045                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 74802                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   333                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                179597                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           40519693                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             85560336                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        48691487                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups           440356                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             24520262                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                15999308                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts              4165                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          4686                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   529537                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             3152162                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1840366                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            81468                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           55802                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  30698802                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              64914                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 27025600                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           236662                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       10719691                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     15374948                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         45932                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     10252820                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.635919                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.734086                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            4322107     42.16%     42.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             619047      6.04%     48.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             689459      6.72%     54.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             526222      5.13%     60.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             804326      7.84%     67.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             840424      8.20%     76.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1356368     13.23%     89.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             867599      8.46%     97.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             227268      2.22%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       10252820                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1159563     94.26%     94.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     94.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     94.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                  297      0.02%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     94.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 35977      2.92%     97.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                10952      0.89%     98.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead              134      0.01%     98.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           23198      1.89%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass           302588      1.12%      1.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             22476946     83.17%     84.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3849      0.01%     84.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                16039      0.06%     84.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              81938      0.30%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2664985      9.86%     94.53% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1265991      4.68%     99.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          34215      0.13%     99.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        179049      0.66%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              27025600                       # Type of FU issued
system.cpu1.iq.rate                          2.578017                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                    1230121                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.045517                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          65124625                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         41088229                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     25201214                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads             646172                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes            395973                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses       297346                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              27619407                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                 333726                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           87000                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      1264426                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses         3508                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          890                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       752322                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads          911                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           40                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                443162                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1282778                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                26358                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           30763716                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            26354                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              3152162                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             1840366                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             24250                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  2155                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                20783                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           890                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        128684                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       481413                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              610097                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             25901535                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              2503412                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1124059                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                     3834146                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 3318807                       # Number of branches executed
system.cpu1.iew.exec_stores                   1330734                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.470791                       # Inst execution rate
system.cpu1.iew.wb_sent                      25688522                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     25498560                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 18631495                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 28824075                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      2.432350                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.646387                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts       10720092                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          18982                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           442583                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      8622279                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.324671                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.922183                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      4066442     47.16%     47.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       875299     10.15%     57.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       472933      5.49%     62.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       816896      9.47%     72.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       357115      4.14%     76.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       454377      5.27%     81.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       194964      2.26%     83.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       172045      2.00%     85.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1212208     14.06%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      8622279                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            10000000                       # Number of instructions committed
system.cpu1.commit.committedOps              20043961                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       2975775                       # Number of memory references committed
system.cpu1.commit.loads                      1887731                       # Number of loads committed
system.cpu1.commit.membars                      12000                       # Number of memory barriers committed
system.cpu1.commit.branches                   2818942                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                    286671                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 19827127                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              107454                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass       110637      0.55%      0.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        16861252     84.12%     84.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           3634      0.02%     84.69% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           14211      0.07%     84.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         78452      0.39%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1862595      9.29%     94.45% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        918975      4.58%     99.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        25136      0.13%     99.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       169069      0.84%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         20043961                       # Class of committed instruction
system.cpu1.commit.bw_lim_events              1212208                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    38174124                       # The number of ROB reads
system.cpu1.rob.rob_writes                   63189110                       # The number of ROB writes
system.cpu1.timesIdled                           5295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         230276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                   10000000                       # Number of Instructions Simulated
system.cpu1.committedOps                     20043961                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.048310                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.048310                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.953917                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.953917                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                33916226                       # number of integer regfile reads
system.cpu1.int_regfile_writes               20687408                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                   378054                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  116816                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 15788621                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 9851767                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               10672440                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                   930                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             1942                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          507.512666                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3471869                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2454                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          1414.779544                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           155178                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   507.512666                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.991236                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.991236                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          482                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         27810758                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        27810758                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      2376414                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2376414                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1095454                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1095454                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data      3471868                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3471868                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      3471868                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3471868                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         3474                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3474                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          696                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          696                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data         4170                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          4170                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         4170                       # number of overall misses
system.cpu1.dcache.overall_misses::total         4170                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    158556951                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    158556951                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     36119510                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     36119510                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    194676461                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    194676461                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    194676461                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    194676461                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2379888                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2379888                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1096150                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1096150                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      3476038                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3476038                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      3476038                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3476038                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.001460                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.001460                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000635                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000635                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.001200                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.001200                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.001200                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.001200                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 45641.033679                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45641.033679                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 51895.847701                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 51895.847701                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 46685.002638                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46685.002638                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 46685.002638                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46685.002638                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1061                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.312500                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks          675                       # number of writebacks
system.cpu1.dcache.writebacks::total              675                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         1666                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1666                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           49                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         1715                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1715                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         1715                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1715                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         1808                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1808                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          647                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          647                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         2455                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2455                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         2455                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2455                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     75541050                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     75541050                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     35275023                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     35275023                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    110816073                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    110816073                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    110816073                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    110816073                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000760                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000760                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000590                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000590                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000706                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000706                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000706                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000706                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 41781.554204                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41781.554204                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 54520.901082                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54520.901082                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 45138.929939                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 45138.929939                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 45138.929939                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 45138.929939                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            91854                       # number of replacements
system.cpu1.icache.tags.tagsinuse          509.077174                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2014433                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            92366                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            21.809248                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   509.077174                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.994291                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.994291                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          276                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          185                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         16993071                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        16993071                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      2014433                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2014433                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      2014433                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2014433                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      2014433                       # number of overall hits
system.cpu1.icache.overall_hits::total        2014433                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        98155                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        98155                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        98155                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         98155                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        98155                       # number of overall misses
system.cpu1.icache.overall_misses::total        98155                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    649800209                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    649800209                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    649800209                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    649800209                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    649800209                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    649800209                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      2112588                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2112588                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      2112588                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2112588                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      2112588                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2112588                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.046462                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.046462                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.046462                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.046462                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.046462                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.046462                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst  6620.143742                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  6620.143742                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst  6620.143742                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  6620.143742                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst  6620.143742                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  6620.143742                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3425                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    63.425926                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        91854                       # number of writebacks
system.cpu1.icache.writebacks::total            91854                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         5788                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5788                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         5788                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5788                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         5788                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5788                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        92367                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        92367                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        92367                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        92367                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        92367                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        92367                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    541382737                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    541382737                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    541382737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    541382737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    541382737                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    541382737                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.043722                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.043722                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.043722                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.043722                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.043722                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.043722                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst  5861.213821                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  5861.213821                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst  5861.213821                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  5861.213821                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst  5861.213821                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  5861.213821                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements            1213                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        3254.565598                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            183690                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            4638                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           39.605433                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks    82.648390                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst  1977.773940                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  1194.143268                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.020178                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.482855                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.291539                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.794572                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         3425                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         3394                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.836182                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          758190                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         758190                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks          675                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total          675                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks        91634                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total        91634                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data            1                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data           96                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total           96                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst        89561                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total        89561                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data          676                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total          676                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst        89561                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data          772                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          90333                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst        89561                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data          772                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         90333                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data          550                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          550                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst         2803                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         2803                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data         1132                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         1132                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst         2803                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data         1682                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         4485                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst         2803                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data         1682                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         4485                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data     34320312                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     34320312                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst    178326828                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total    178326828                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data     71674254                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     71674254                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst    178326828                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data    105994566                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    284321394                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst    178326828                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data    105994566                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    284321394                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks          675                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total          675                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks        91634                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total        91634                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data          646                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total          646                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst        92364                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total        92364                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data         1808                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total         1808                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst        92364                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data         2454                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        94818                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst        92364                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data         2454                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        94818                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.851393                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.851393                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.030347                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.030347                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.626106                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.626106                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.030347                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.685412                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.047301                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.030347                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.685412                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.047301                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 62400.567273                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 62400.567273                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 63619.988584                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 63619.988584                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 63316.478799                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 63316.478799                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 63619.988584                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 63016.983353                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 63393.844816                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 63619.988584                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 63016.983353                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 63393.844816                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks          154                       # number of writebacks
system.cpu1.l2cache.writebacks::total             154                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks           60                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total           60                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data          550                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          550                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst         2803                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         2803                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data         1132                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         1132                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst         2803                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data         1682                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         4485                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst         2803                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data         1682                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         4485                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data     32764010                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     32764010                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst    170391702                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    170391702                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data     68472583                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total     68472583                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst    170391702                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data    101236593                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    271628295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst    170391702                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data    101236593                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    271628295                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.851393                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.851393                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.030347                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.030347                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.626106                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.626106                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.030347                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.685412                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.047301                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.030347                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.685412                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.047301                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 59570.927273                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 59570.927273                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 60789.048163                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 60789.048163                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 60488.147527                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60488.147527                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 60789.048163                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 60188.224138                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 60563.722408                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 60789.048163                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 60188.224138                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 60563.722408                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests       188618                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        93799                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests          230                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          284                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          283                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        94175                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty          829                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean        91854                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict         2326                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq          646                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp          646                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq        92367                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq         1808                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side       276585                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side         6852                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           283437                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     11789952                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       200256                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total          11990208                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                       1216                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                10048                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples        96035                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.005394                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.073387                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0             95518     99.46%     99.46% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               516      0.54%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 1      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total         96035                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy     124434108                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          3.6                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy     92274633                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          2.6                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy      2452543                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.cpu2.branchPred.lookups                5208716                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          5208716                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           442654                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             4571828                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 323267                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             66371                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups        4571828                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits           1588842                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses         2982986                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted       316714                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                    2504114                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                    1341327                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                        39422                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                        19580                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                    2113848                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                         2227                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   50                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     3490870635                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        10483096                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           3182971                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      20047063                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    5208716                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           1912109                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      6616298                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 887032                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 473                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         3936                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles           29                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          266                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  2113056                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               136572                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          10247489                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.858905                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.570795                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 4119557     40.20%     40.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  201946      1.97%     42.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  194481      1.90%     44.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  485439      4.74%     48.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  387831      3.78%     52.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  621297      6.06%     58.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  427229      4.17%     62.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  201993      1.97%     64.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 3607716     35.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            10247489                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.496868                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.912323                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 2722752                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              1622599                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  5086777                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               371845                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                443516                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts              36884666                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                443516                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 3021830                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1352683                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles         31016                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  5121347                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               277097                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              34830971                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                 1068                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 74927                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   178                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                172391                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           40451639                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             85433896                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        48617241                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups           441728                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             24484504                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                15967108                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts              4049                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          4529                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   527854                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             3143784                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1842495                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads            80358                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           54948                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  30650664                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              65249                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 26993153                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           235291                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       10697326                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     15323675                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         46267                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     10247489                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.634124                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.733576                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            4322339     42.18%     42.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             619100      6.04%     48.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             689110      6.72%     54.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             525065      5.12%     60.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             804999      7.86%     67.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             840584      8.20%     76.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1353922     13.21%     89.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             864770      8.44%     97.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             227600      2.22%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       10247489                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1156147     94.23%     94.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     94.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     94.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  296      0.02%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     94.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 36084      2.94%     97.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                11050      0.90%     98.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead              141      0.01%     98.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite           23232      1.89%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass           303275      1.12%      1.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             22447487     83.16%     84.28% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                3839      0.01%     84.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                16041      0.06%     84.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd              81946      0.30%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.66% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             2659832      9.85%     94.51% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1267352      4.70%     99.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead          34226      0.13%     99.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        179155      0.66%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              26993153                       # Type of FU issued
system.cpu2.iq.rate                          2.574922                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                    1226950                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.045454                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          65049379                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         41016637                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     25169218                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads             646651                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes            397383                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses       297521                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              27582820                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                 334008                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads           86980                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      1258046                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses         3330                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          949                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       754831                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads          935                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           49                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                443516                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1281583                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                27531                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           30715913                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            26100                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              3143784                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             1842495                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts             24297                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  2155                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                21968                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           949                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        129371                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       480870                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              610241                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             25869533                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              2499766                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1123614                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                     3831376                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 3314860                       # Number of branches executed
system.cpu2.iew.exec_stores                   1331610                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.467738                       # Inst execution rate
system.cpu2.iew.wb_sent                      25657036                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     25466739                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 18603942                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 28776862                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      2.429315                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.646490                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts       10697787                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          18982                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           442960                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      8620026                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     2.322333                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.921378                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      4068434     47.20%     47.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       875433     10.16%     57.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       473116      5.49%     62.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       815600      9.46%     72.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       356547      4.14%     76.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       454462      5.27%     81.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       194263      2.25%     83.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       171338      1.99%     85.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1210833     14.05%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      8620026                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             9987749                       # Number of instructions committed
system.cpu2.commit.committedOps              20018571                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       2973399                       # Number of memory references committed
system.cpu2.commit.loads                      1885737                       # Number of loads committed
system.cpu2.commit.membars                      12000                       # Number of memory barriers committed
system.cpu2.commit.branches                   2815171                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                    286671                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 19801801                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              107406                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass       110595      0.55%      0.55% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        16838280     84.11%     84.67% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           3634      0.02%     84.68% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv           14211      0.07%     84.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd         78452      0.39%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.15% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1860601      9.29%     94.44% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        918593      4.59%     99.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead        25136      0.13%     99.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       169069      0.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         20018571                       # Class of committed instruction
system.cpu2.commit.bw_lim_events              1210833                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    38125551                       # The number of ROB reads
system.cpu2.rob.rob_writes                   63090874                       # The number of ROB writes
system.cpu2.timesIdled                           5331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                         235607                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                    9987749                       # Number of Instructions Simulated
system.cpu2.committedOps                     20018571                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.049595                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.049595                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.952748                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.952748                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                33877994                       # number of integer regfile reads
system.cpu2.int_regfile_writes               20658858                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                   378355                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                  116914                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 15766200                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 9834240                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               10662150                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                   930                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             1943                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          507.567031                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3468351                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2455                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1412.770265                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   507.567031                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.991342                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.991342                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          482                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         27782063                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        27782063                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      2373294                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2373294                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1095053                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1095053                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3468347                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3468347                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3468347                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3468347                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         3392                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         3392                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data          712                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          712                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data         4104                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          4104                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         4104                       # number of overall misses
system.cpu2.dcache.overall_misses::total         4104                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    167649849                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    167649849                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     34985312                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     34985312                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    202635161                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    202635161                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    202635161                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    202635161                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      2376686                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2376686                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1095765                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1095765                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      3472451                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3472451                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      3472451                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3472451                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.001427                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.001427                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.000650                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000650                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.001182                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.001182                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.001182                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.001182                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 49425.073408                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 49425.073408                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 49136.674157                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 49136.674157                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 49375.039230                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 49375.039230                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 49375.039230                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 49375.039230                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1155                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    60.789474                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks          701                       # number of writebacks
system.cpu2.dcache.writebacks::total              701                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         1601                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1601                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           44                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         1645                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1645                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         1645                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1645                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         1791                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         1791                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          668                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          668                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         2459                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         2459                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         2459                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         2459                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     77080176                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     77080176                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     34282016                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     34282016                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    111362192                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    111362192                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    111362192                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    111362192                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000754                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000754                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000610                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000610                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.000708                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000708                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.000708                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000708                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 43037.507538                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 43037.507538                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 51320.383234                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 51320.383234                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 45287.593331                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 45287.593331                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 45287.593331                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 45287.593331                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            92213                       # number of replacements
system.cpu2.icache.tags.tagsinuse          509.140260                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2014490                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            92725                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            21.725425                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   509.140260                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.994415                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.994415                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          295                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         16997158                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        16997158                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst      2014491                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2014491                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      2014491                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2014491                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      2014491                       # number of overall hits
system.cpu2.icache.overall_hits::total        2014491                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        98563                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        98563                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        98563                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         98563                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        98563                       # number of overall misses
system.cpu2.icache.overall_misses::total        98563                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    650812532                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    650812532                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    650812532                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    650812532                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    650812532                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    650812532                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      2113054                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2113054                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      2113054                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2113054                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      2113054                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2113054                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.046645                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.046645                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.046645                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.046645                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.046645                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.046645                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst  6603.010582                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  6603.010582                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst  6603.010582                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  6603.010582                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst  6603.010582                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  6603.010582                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2609                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    43.483333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        92213                       # number of writebacks
system.cpu2.icache.writebacks::total            92213                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         5837                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         5837                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         5837                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         5837                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         5837                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         5837                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        92726                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        92726                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        92726                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        92726                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        92726                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        92726                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    544795655                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    544795655                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    544795655                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    544795655                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    544795655                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    544795655                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.043882                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.043882                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.043882                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.043882                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.043882                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.043882                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst  5875.327902                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  5875.327902                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst  5875.327902                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  5875.327902                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst  5875.327902                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  5875.327902                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements            1178                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        3251.025022                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs            184428                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            4606                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           40.040816                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks    76.055294                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst  1972.236485                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  1202.733242                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.018568                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.481503                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.293636                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.793707                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         3428                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         3402                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.836914                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses          761014                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses         761014                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks          701                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total          701                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks        91980                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total        91980                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data            4                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            4                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data          110                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          110                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst        89923                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total        89923                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data          660                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total          660                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst        89923                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data          770                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total          90693                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst        89923                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data          770                       # number of overall hits
system.cpu2.l2cache.overall_hits::total         90693                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data          554                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          554                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst         2801                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         2801                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data         1131                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total         1131                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst         2801                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data         1685                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         4486                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst         2801                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data         1685                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         4486                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data     33245721                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     33245721                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst    180275544                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total    180275544                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data     73286307                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total     73286307                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst    180275544                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data    106532028                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    286807572                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst    180275544                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data    106532028                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    286807572                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks          701                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total          701                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks        91980                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total        91980                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data            4                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data          664                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total          664                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst        92724                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total        92724                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data         1791                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total         1791                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst        92724                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data         2455                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total        95179                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst        92724                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data         2455                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total        95179                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.834337                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.834337                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.030208                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.030208                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.631491                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.631491                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.030208                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.686354                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.047132                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.030208                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.686354                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.047132                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 60010.326715                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 60010.326715                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 64361.136737                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 64361.136737                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 64797.795756                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 64797.795756                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 64361.136737                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 63223.755490                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 63933.921534                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 64361.136737                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 63223.755490                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 63933.921534                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks          125                       # number of writebacks
system.cpu2.l2cache.writebacks::total             125                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks           68                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total           68                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data          554                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          554                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst         2801                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         2801                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data         1131                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total         1131                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst         2801                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data         1685                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         4486                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst         2801                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data         1685                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         4486                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data     31677576                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     31677576                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst    172358782                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total    172358782                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data     70085266                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total     70085266                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst    172358782                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data    101762842                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    274121624                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst    172358782                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data    101762842                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    274121624                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.834337                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.834337                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.030208                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.030208                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.631491                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.631491                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.030208                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.686354                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.047132                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.030208                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.686354                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.047132                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 57179.740072                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 57179.740072                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 61534.731167                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 61534.731167                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 61967.520778                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61967.520778                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 61534.731167                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 60393.378042                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 61106.024075                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 61534.731167                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 60393.378042                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 61106.024075                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests       189341                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests        94162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests          239                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops          250                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops          249                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp        94517                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty          826                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean        92213                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict         2295                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq            4                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp            4                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq          664                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp          664                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq        92726                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq         1791                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side       277663                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side         6861                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total           284524                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side     11835968                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       201984                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total          12037952                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                       1180                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic                 8128                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples        96363                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.005116                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.071489                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0             95871     99.49%     99.49% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1               491      0.51%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 1      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total         96363                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy     124931277                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          3.6                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy     92633606                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          2.7                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy      2454541                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.cpu3.branchPred.lookups                5203576                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          5203576                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           442983                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             4573878                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 324141                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             66495                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups        4573878                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits           1584008                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses         2989870                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted       317445                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                    2501775                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                    1341551                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                        39912                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                        19470                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                    2116369                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                         2198                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   50                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     3490870635                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        10483096                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           3180715                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      20048225                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    5203576                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           1908149                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      6621542                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 887630                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                 473                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         3508                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles          119                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          140                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  2115633                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               136307                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          10250312                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.857661                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.571324                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 4122290     40.22%     40.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  203215      1.98%     42.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  195733      1.91%     44.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  484265      4.72%     48.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  388393      3.79%     52.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  617402      6.02%     58.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  427468      4.17%     62.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  203003      1.98%     64.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 3608543     35.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            10250312                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.496378                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.912434                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 2718747                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              1631348                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  5083252                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               373150                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                443815                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts              36881755                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                443815                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 3017986                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1356309                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles         32188                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  5118595                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               281419                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              34826038                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                 1086                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 74853                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   337                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                176290                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           40432452                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             85425032                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        48633595                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups           439782                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps             24406425                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                16025967                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts              4113                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          4648                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   530483                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             3146996                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1843802                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads            79506                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           55583                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  30636791                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              65586                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 26957866                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued           235269                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined       10739921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     15389638                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         46604                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     10250312                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.629956                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.732156                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            4329050     42.23%     42.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             619598      6.04%     48.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             688629      6.72%     55.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             526762      5.14%     60.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             805669      7.86%     68.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             841644      8.21%     76.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1350412     13.17%     89.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             861028      8.40%     97.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             227520      2.22%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       10250312                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1148081     94.16%     94.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     94.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     94.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  295      0.02%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     94.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 36423      2.99%     97.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                11205      0.92%     98.09% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead              123      0.01%     98.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite           23175      1.90%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass           302781      1.12%      1.12% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             22414004     83.14%     84.27% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                3843      0.01%     84.28% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                16042      0.06%     84.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd              81900      0.30%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.65% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             2658342      9.86%     94.51% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1267856      4.70%     99.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead          34144      0.13%     99.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        178954      0.66%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              26957866                       # Type of FU issued
system.cpu3.iq.rate                          2.571556                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                    1219302                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.045230                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          64974958                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         41048117                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     25131281                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads             645652                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes            394957                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses       297314                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              27540932                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                 333455                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads           86967                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      1265938                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses         3493                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          888                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       756957                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads          895                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           60                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                443815                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1286656                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                26059                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           30702377                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            26082                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              3146996                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             1843802                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts             24427                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  2208                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                20451                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           888                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        129168                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       481353                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              610521                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             25832109                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              2497381                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1125752                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                     3829185                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 3307895                       # Number of branches executed
system.cpu3.iew.exec_stores                   1331804                       # Number of stores executed
system.cpu3.iew.exec_rate                    2.464168                       # Inst execution rate
system.cpu3.iew.wb_sent                      25618822                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     25428595                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 18571434                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 28733846                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      2.425676                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.646326                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts       10740229                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          18982                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           443260                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      8616723                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     2.316707                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.918225                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      4071597     47.25%     47.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       876467     10.17%     57.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       472955      5.49%     62.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       817407      9.49%     72.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       356076      4.13%     76.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       451152      5.24%     81.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       194964      2.26%     84.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       170865      1.98%     86.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1205240     13.99%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      8616723                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             9961094                       # Number of instructions committed
system.cpu3.commit.committedOps              19962421                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       2967894                       # Number of memory references committed
system.cpu3.commit.loads                      1881051                       # Number of loads committed
system.cpu3.commit.membars                      12000                       # Number of memory barriers committed
system.cpu3.commit.branches                   2806738                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                    286567                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 19745842                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              107302                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass       110480      0.55%      0.55% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        16787777     84.10%     84.65% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           3633      0.02%     84.67% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv           14211      0.07%     84.74% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd         78426      0.39%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.13% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1855919      9.30%     94.43% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        917846      4.60%     99.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead        25132      0.13%     99.15% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       168997      0.85%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         19962421                       # Class of committed instruction
system.cpu3.commit.bw_lim_events              1205240                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    38114133                       # The number of ROB reads
system.cpu3.rob.rob_writes                   63069540                       # The number of ROB writes
system.cpu3.timesIdled                           5318                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                         232784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                    9961094                       # Number of Instructions Simulated
system.cpu3.committedOps                     19962421                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.052404                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.052404                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.950205                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.950205                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                33833917                       # number of integer regfile reads
system.cpu3.int_regfile_writes               20627347                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                   378045                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                  116780                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 15728740                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 9809425                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               10645686                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                   930                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements             1945                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          507.365465                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3464641                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2457                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1410.110297                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           140193                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   507.365465                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.990948                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.990948                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          484                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         27753097                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        27753097                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      2370405                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2370405                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1094229                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1094229                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data      3464634                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3464634                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      3464634                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3464634                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         3483                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         3483                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data          713                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          713                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data         4196                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          4196                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         4196                       # number of overall misses
system.cpu3.dcache.overall_misses::total         4196                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    159076431                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    159076431                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     35634662                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     35634662                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    194711093                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    194711093                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    194711093                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    194711093                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2373888                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2373888                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1094942                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1094942                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      3468830                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      3468830                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      3468830                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      3468830                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.001467                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.001467                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.000651                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000651                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.001210                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.001210                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.001210                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.001210                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 45672.245478                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45672.245478                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 49978.488079                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 49978.488079                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 46403.978313                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 46403.978313                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 46403.978313                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46403.978313                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1196                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    70.352941                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks          688                       # number of writebacks
system.cpu3.dcache.writebacks::total              688                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         1681                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1681                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           52                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           52                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         1733                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1733                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         1733                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1733                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         1802                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1802                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data          661                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          661                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         2463                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         2463                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         2463                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         2463                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     75638619                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     75638619                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     34705593                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     34705593                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    110344212                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    110344212                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    110344212                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    110344212                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.000759                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000759                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.000604                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000604                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.000710                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000710                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.000710                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000710                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 41974.816315                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 41974.816315                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 52504.679274                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 52504.679274                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 44800.735688                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 44800.735688                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 44800.735688                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 44800.735688                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements            91906                       # number of replacements
system.cpu3.icache.tags.tagsinuse          508.984389                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2017358                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            92418                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            21.828626                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   508.984389                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.994110                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.994110                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          370                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         17017470                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        17017470                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst      2017358                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2017358                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      2017358                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2017358                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      2017358                       # number of overall hits
system.cpu3.icache.overall_hits::total        2017358                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        98273                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        98273                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        98273                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         98273                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        98273                       # number of overall misses
system.cpu3.icache.overall_misses::total        98273                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    648561120                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    648561120                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    648561120                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    648561120                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    648561120                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    648561120                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      2115631                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2115631                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      2115631                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2115631                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      2115631                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2115631                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.046451                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.046451                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.046451                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.046451                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.046451                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.046451                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst  6599.586051                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  6599.586051                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst  6599.586051                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  6599.586051                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst  6599.586051                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  6599.586051                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2073                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    43.187500                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks        91906                       # number of writebacks
system.cpu3.icache.writebacks::total            91906                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst         5851                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         5851                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst         5851                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         5851                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst         5851                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         5851                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        92422                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        92422                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        92422                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        92422                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        92422                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        92422                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    540958830                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    540958830                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    540958830                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    540958830                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    540958830                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    540958830                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.043685                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.043685                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.043685                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.043685                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.043685                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.043685                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst  5853.139188                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  5853.139188                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst  5853.139188                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  5853.139188                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst  5853.139188                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  5853.139188                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements            1118                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        3282.303475                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            183884                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            4578                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           40.166885                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks    60.152159                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst  1981.939679                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  1240.211638                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.014686                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.483872                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.302786                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.801344                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         3460                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         3426                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.844727                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          758650                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         758650                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks          688                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total          688                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks        91700                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        91700                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data            6                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            6                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data          110                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total          110                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst        89606                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total        89606                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data          676                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total          676                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst        89606                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data          786                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          90392                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst        89606                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data          786                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         90392                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data          545                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          545                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst         2809                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         2809                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data         1126                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         1126                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst         2809                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data         1671                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         4480                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst         2809                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data         1671                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         4480                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data     33668964                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     33668964                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst    177669153                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total    177669153                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data     71783811                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     71783811                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst    177669153                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data    105452775                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    283121928                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst    177669153                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data    105452775                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    283121928                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks          688                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total          688                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks        91700                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        91700                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data          655                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total          655                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst        92415                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total        92415                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data         1802                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total         1802                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst        92415                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data         2457                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        94872                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst        92415                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data         2457                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        94872                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.832061                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.832061                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.030395                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.030395                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.624861                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.624861                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.030395                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.680098                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.047222                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.030395                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.680098                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.047222                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 61777.915596                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 61777.915596                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 63249.965468                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 63249.965468                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 63751.164298                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 63751.164298                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 63249.965468                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 63107.585278                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 63196.858929                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 63249.965468                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 63107.585278                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 63196.858929                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks          110                       # number of writebacks
system.cpu3.l2cache.writebacks::total             110                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks           56                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total           56                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data          545                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          545                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst         2809                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         2809                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data         1126                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         1126                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst         2809                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data         1671                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         4480                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst         2809                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data         1671                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         4480                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data     32128617                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     32128617                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst    169714232                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total    169714232                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data     68599750                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total     68599750                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst    169714232                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data    100728367                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    270442599                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst    169714232                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data    100728367                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    270442599                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.832061                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.832061                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.030395                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.030395                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.624861                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.624861                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.030395                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.680098                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.047222                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.030395                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.680098                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.047222                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 58951.590826                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 58951.590826                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 60418.024920                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 60418.024920                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 60923.401421                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60923.401421                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 60418.024920                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 60280.291442                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 60366.651563                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 60418.024920                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 60280.291442                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 60366.651563                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests       188736                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests        93863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests          218                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops          222                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops          221                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp        94224                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty          798                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean        91906                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict         2265                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq            6                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp            6                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq          655                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp          655                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq        92422                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq         1802                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side       276743                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side         6871                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total           283614                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side     11796544                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       201280                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total          11997824                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                       1125                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic                 7488                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples        96003                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.004677                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.068381                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0             95555     99.53%     99.53% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1               447      0.47%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 1      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total         96003                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy     124516692                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          3.6                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy     92330242                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          2.6                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy      2457205                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                 16296.306831                       # Cycle average of tags in use
system.l3.tags.total_refs                        4292                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17525                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.244907                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst      2543.756478                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data      1514.935606                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst      2557.521237                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data      1522.059324                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst      2564.233584                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data      1519.743443                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst      2558.783250                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data      1515.273910                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.019407                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.011558                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.019512                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.011612                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.019564                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.011595                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.019522                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.011561                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.124331                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         17525                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        17413                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.133705                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    366597                       # Number of tag accesses
system.l3.tags.data_accesses                   366597                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks          521                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total              521                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu0.data                 1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data                 2                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data                 5                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data                 3                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst            71                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data            22                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst            74                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data            23                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst            66                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data            25                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst            76                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data            21                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               378                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                   71                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                   23                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                   74                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                   25                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                   66                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                   30                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                   76                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                   24                       # number of demand (read+write) hits
system.l3.demand_hits::total                      389                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                  71                       # number of overall hits
system.l3.overall_hits::cpu0.data                  23                       # number of overall hits
system.l3.overall_hits::cpu1.inst                  74                       # number of overall hits
system.l3.overall_hits::cpu1.data                  25                       # number of overall hits
system.l3.overall_hits::cpu2.inst                  66                       # number of overall hits
system.l3.overall_hits::cpu2.data                  30                       # number of overall hits
system.l3.overall_hits::cpu3.inst                  76                       # number of overall hits
system.l3.overall_hits::cpu3.data                  24                       # number of overall hits
system.l3.overall_hits::total                     389                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data             549                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data             548                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data             549                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data             542                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                2188                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         2718                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data         1102                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst         2729                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data         1109                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst         2735                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data         1106                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst         2733                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data         1105                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           15337                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               2718                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data               1651                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst               2729                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data               1657                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst               2735                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data               1655                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst               2733                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data               1647                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17525                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              2718                       # number of overall misses
system.l3.overall_misses::cpu0.data              1651                       # number of overall misses
system.l3.overall_misses::cpu1.inst              2729                       # number of overall misses
system.l3.overall_misses::cpu1.data              1657                       # number of overall misses
system.l3.overall_misses::cpu2.inst              2735                       # number of overall misses
system.l3.overall_misses::cpu2.data              1655                       # number of overall misses
system.l3.overall_misses::cpu3.inst              2733                       # number of overall misses
system.l3.overall_misses::cpu3.data              1647                       # number of overall misses
system.l3.overall_misses::total                 17525                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data     30912213                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data     30432645                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data     29298955                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data     29790235                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     120434048                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst    156943047                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data     63749467                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst    157860880                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data     63418659                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst    159870408                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data     65040980                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst    157146917                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data     63623104                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    887653462                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst    156943047                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data     94661680                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst    157860880                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data     93851304                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst    159870408                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data     94339935                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst    157146917                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data     93413339                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       1008087510                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst    156943047                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data     94661680                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst    157860880                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data     93851304                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst    159870408                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data     94339935                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst    157146917                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data     93413339                       # number of overall miss cycles
system.l3.overall_miss_latency::total      1008087510                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks          521                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total          521                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data           550                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data           550                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data           554                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data           545                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              2199                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         2789                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data         1124                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst         2803                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data         1132                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst         2801                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data         1131                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst         2809                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data         1126                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         15715                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             2789                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data             1674                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst             2803                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data             1682                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst             2801                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data             1685                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst             2809                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data             1671                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                17914                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            2789                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data            1674                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst            2803                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data            1682                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst            2801                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data            1685                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst            2809                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data            1671                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               17914                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.998182                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.996364                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.990975                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.994495                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.994998                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.974543                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.980427                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.973600                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.979682                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.976437                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.977896                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.972944                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.981350                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.975947                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.974543                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.986260                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.973600                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.985137                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.976437                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.982196                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.972944                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.985637                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.978285                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.974543                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.986260                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.973600                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.985137                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.976437                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.982196                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.972944                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.985637                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.978285                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 56306.398907                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 55534.023723                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 53367.859745                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 54963.533210                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 55042.983547                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 57742.107064                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 57848.881125                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 57845.687065                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 57185.445446                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 58453.531261                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 58807.396022                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 57499.786681                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 57577.469683                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 57876.603117                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 57742.107064                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 57335.966081                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 57845.687065                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 56639.290284                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 58453.531261                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 57002.981873                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 57499.786681                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 56717.267152                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 57522.825107                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 57742.107064                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 57335.966081                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 57845.687065                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 56639.290284                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 58453.531261                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 57002.981873                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 57499.786681                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 56717.267152                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 57522.825107                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu0.data          549                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data          548                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data          549                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data          542                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           2188                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         2718                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data         1102                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst         2729                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data         1109                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst         2735                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data         1106                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst         2733                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data         1105                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        15337                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          2718                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data          1651                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst          2729                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data          1657                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst          2735                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data          1655                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst          2733                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data          1647                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17525                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         2718                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data         1651                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst         2729                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data         1657                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst         2735                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data         1655                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst         2733                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data         1647                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17525                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data     27165200                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data     26691546                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data     25550197                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data     26092722                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    105499665                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst    138390749                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data     56226417                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst    139228254                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data     55849723                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst    141207944                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data     57493157                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst    138486178                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data     56080906                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    782963328                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst    138390749                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data     83391617                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst    139228254                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data     82541269                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst    141207944                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data     83043354                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst    138486178                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data     82173628                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    888462993                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst    138390749                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data     83391617                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst    139228254                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data     82541269                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst    141207944                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data     83043354                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst    138486178                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data     82173628                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    888462993                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.998182                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.996364                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.990975                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.994495                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.994998                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.974543                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.980427                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.973600                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.979682                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.976437                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.977896                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.972944                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.981350                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.975947                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.974543                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.986260                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.973600                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.985137                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.976437                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.982196                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.972944                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.985637                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.978285                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.974543                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.986260                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.973600                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.985137                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.976437                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.982196                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.972944                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.985637                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.978285                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 49481.238616                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 48707.200730                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 46539.520947                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 48141.553506                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 48217.397166                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 50916.390361                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 51022.156987                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 51018.048369                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 50360.435528                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 51629.961243                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 51982.962929                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 50671.854372                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 50751.951131                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 51050.617983                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 50916.390361                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 50509.761962                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 51018.048369                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 49813.680748                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 51629.961243                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 50177.253172                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 50671.854372                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 49892.913175                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 50696.889757                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 50916.390361                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 50509.761962                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 51018.048369                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 49813.680748                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 51629.961243                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 50177.253172                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 50671.854372                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 49892.913175                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 50696.889757                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         17525                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              15337                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2188                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2188                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15337                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        35050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        35050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1121600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1121600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1121600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17525                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17525    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17525                       # Request fanout histogram
system.membus.reqLayer8.occupancy            22909452                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           93760170                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        21817                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests         3905                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED   3490870635                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             15715                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty          521                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            3382                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             2199                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            2199                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        15715                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side         9888                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side         9961                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side         9969                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side         9913                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                 39731                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side       294080                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side       296896                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side       295104                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side       293760                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total                1179840                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            17914                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  17914    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              17914                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           31797174                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          14179923                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy          14246402                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy          14260369                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             0.4                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy          14232602                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
