`timescale 1 ps / 1ps
module module_0 (
    input id_1,
    input logic [(  id_1[1 'b0]) : id_1[id_1]] id_2,
    input logic [id_1  &  id_1 : 1] id_3,
    output [id_2 : id_2] id_4,
    id_5,
    input id_6,
    id_7,
    input logic id_8
);
  input [id_4 : id_7] id_9;
  id_10 id_11 (
      .id_10(1'b0),
      .id_3 (id_4),
      .id_6 (1'd0),
      .id_8 (id_4)
  );
  id_12 id_13 (
      .id_12(id_4),
      .id_3 (id_3)
  );
endmodule
