Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/sav/ASE/contatore_modulo_4/contatore_modulo_4_testbench_isim_beh.exe -prj /home/sav/ASE/contatore_modulo_4/contatore_modulo_4_testbench_beh.prj work.contatore_modulo_4_testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/sav/ASE/contatore_modulo_4/../../full_adder_half/half_adder.vhdl" into library work
Parsing VHDL file "/home/sav/ASE/contatore_modulo_4/../../full_adder_half/full_adder_half.vhdl" into library work
Parsing VHDL file "/home/sav/ASE/contatore_modulo_4/../RippleCarryAdder/RippleCarryAdder.vhd" into library work
Parsing VHDL file "/home/sav/ASE/contatore_modulo_4/../registro/flip_flop_rising_edge.vhd" into library work
Parsing VHDL file "/home/sav/ASE/contatore_modulo_4/contatore_modulo_4.vhd" into library work
WARNING:HDLCompiler:946 - "/home/sav/ASE/contatore_modulo_4/contatore_modulo_4.vhd" Line 60: Actual for formal port reset is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/sav/ASE/contatore_modulo_4/contatore_modulo_4.vhd" Line 61: Actual for formal port reset is neither a static name nor a globally static expression
Parsing VHDL file "/home/sav/ASE/contatore_modulo_4/contatore_modulo_4_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96036 KB
Fuse CPU Usage: 1070 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package std_logic_arith
Compiling package std_logic_textio
Compiling architecture behavioral of entity flip_flop_rising_edge [flip_flop_rising_edge_default]
Compiling architecture dataflow of entity half_adder [half_adder_default]
Compiling architecture register_transfer of entity full_adder_half [full_adder_half_default]
Compiling architecture structural of entity RippleCarryAdder [\RippleCarryAdder(2)\]
Compiling architecture structural of entity contatore_modulo_4 [contatore_modulo_4_default]
Compiling architecture behavior of entity contatore_modulo_4_testbench
Time Resolution for simulation is 1ps.
Compiled 16 VHDL Units
Built simulation executable /home/sav/ASE/contatore_modulo_4/contatore_modulo_4_testbench_isim_beh.exe
Fuse Memory Usage: 113252 KB
Fuse CPU Usage: 1140 ms
GCC CPU Usage: 240 ms
