Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\cs3710\AudioX\AudioX\VGATest.v" into library work
Parsing module <VGATest>.
Analyzing Verilog file "C:\cs3710\AudioX\AudioX\rgbGen.v" into library work
Parsing module <rgbGen>.
Analyzing Verilog file "C:\cs3710\AudioX\AudioX\RegFile.v" into library work
Parsing module <RegFile>.
Analyzing Verilog file "C:\cs3710\AudioX\AudioX\MicModule_3.v" into library work
Parsing module <MicModule_3>.
Analyzing Verilog file "C:\cs3710\AudioX\AudioX\ipcore_dir\BlockRam.v" into library work
Parsing module <BlockRam>.
Analyzing Verilog file "C:\cs3710\AudioX\AudioX\ipcore_dir\AudioRam.v" into library work
Parsing module <AudioRam>.
Analyzing Verilog file "C:\cs3710\AudioX\AudioX\ButtonDebouncer.v" into library work
Parsing module <ButtonDebouncer>.
Analyzing Verilog file "C:\cs3710\AudioX\AudioX\AudioOut.v" into library work
Parsing module <AudioOut>.
Analyzing Verilog file "C:\cs3710\AudioX\AudioX\MemoryController.v" into library work
Parsing module <MemoryController>.
Analyzing Verilog file "C:\cs3710\AudioX\AudioX\IOController.v" into library work
Parsing module <IOController>.
Analyzing Verilog file "C:\cs3710\AudioX\AudioX\Graphics.v" into library work
Parsing module <Graphics>.
Analyzing Verilog file "C:\cs3710\AudioX\AudioX\Core.v" into library work
Parsing module <Core>.
Analyzing Verilog file "C:\cs3710\AudioX\AudioX\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.

Elaborating module <MemoryController>.

Elaborating module <BlockRam>.

Elaborating module <AudioRam>.

Elaborating module <Core>.

Elaborating module <RegFile>.

Elaborating module <Graphics>.

Elaborating module <rgbGen>.

Elaborating module <VGATest>.

Elaborating module <IOController>.

Elaborating module <ButtonDebouncer>.

Elaborating module <AudioOut>.

Elaborating module <MicModule_3>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "C:\cs3710\AudioX\AudioX\Top.v".
        ADDR_WIDTH = 24
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <MemoryController>.
    Related source file is "C:\cs3710\AudioX\AudioX\MemoryController.v".
    Found 1-bit register for signal <cellular_oe>.
    Found 1-bit register for signal <cellular_cs>.
    Found 1-bit register for signal <cellular_we>.
    Found 1-bit register for signal <cellular_adv>.
    Found 1-bit register for signal <audio_req_reg>.
    Found 24-bit register for signal <cellular_addr>.
    Found 1-bit register for signal <core_we>.
    Found 16-bit register for signal <savedWriteData>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <block2_ret>.
    Found 4-bit adder for signal <state[3]_GND_2_o_add_43_OUT> created at line 270.
    Found 1-bit tristate buffer for signal <cellular_data<15>> created at line 84
    Found 1-bit tristate buffer for signal <cellular_data<14>> created at line 84
    Found 1-bit tristate buffer for signal <cellular_data<13>> created at line 84
    Found 1-bit tristate buffer for signal <cellular_data<12>> created at line 84
    Found 1-bit tristate buffer for signal <cellular_data<11>> created at line 84
    Found 1-bit tristate buffer for signal <cellular_data<10>> created at line 84
    Found 1-bit tristate buffer for signal <cellular_data<9>> created at line 84
    Found 1-bit tristate buffer for signal <cellular_data<8>> created at line 84
    Found 1-bit tristate buffer for signal <cellular_data<7>> created at line 84
    Found 1-bit tristate buffer for signal <cellular_data<6>> created at line 84
    Found 1-bit tristate buffer for signal <cellular_data<5>> created at line 84
    Found 1-bit tristate buffer for signal <cellular_data<4>> created at line 84
    Found 1-bit tristate buffer for signal <cellular_data<3>> created at line 84
    Found 1-bit tristate buffer for signal <cellular_data<2>> created at line 84
    Found 1-bit tristate buffer for signal <cellular_data<1>> created at line 84
    Found 1-bit tristate buffer for signal <cellular_data<0>> created at line 84
    Found 4-bit comparator greater for signal <state[3]_GND_2_o_LessThan_2_o> created at line 73
    Found 4-bit comparator greater for signal <GND_2_o_state[3]_LessThan_6_o> created at line 84
    Found 24-bit comparator greater for signal <GND_2_o_core_addr[23]_LessThan_17_o> created at line 132
    Found 24-bit comparator greater for signal <GND_2_o_core_addr[23]_LessThan_18_o> created at line 135
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <MemoryController> synthesized.

Synthesizing Unit <Core>.
    Related source file is "C:\cs3710\AudioX\AudioX\Core.v".
        ADD = 5'b00000
        SUB = 5'b00001
        CMP = 5'b00010
        AND = 5'b00011
        OR = 5'b00100
        XOR = 5'b00101
        MOV = 5'b00110
        BLT = 5'b00111
        BLTE = 5'b01000
        LOAD = 5'b01001
        STORE = 5'b01010
        JR = 5'b01011
        BE = 5'b01100
        BNE = 5'b01101
        SHIFTLI = 5'b01110
        SHIFTRI = 5'b01111
        INC = 5'b11111
        ADDI = 5'b10000
        SUBI = 5'b10001
        CMPI = 5'b10010
        ANDI = 5'b10011
        ORI = 5'b10100
        XORI = 5'b10101
        MOVI = 5'b10110
        LOADI = 5'b10111
        STOREI = 5'b11000
        JA = 5'b11001
        BEI = 5'b11010
        BNEI = 5'b11011
        BLTI = 5'b11100
        BLTEI = 5'b11101
        JS = 5'b11110
        FETCH = 0
        FETCH2 = 1
        FETCH3 = 2
        FETCH4 = 3
        OPERATION = 4
        BRANCH = 5
        LOADSTATE = 6
        STORESTATE = 7
        I_OPERATION = 8
        I_BRANCH = 9
        I_LOAD = 10
        I_STORE = 11
        LOADSTATE2 = 12
        I_LOAD2 = 13
        STORESTATE2 = 14
    Found 24-bit register for signal <PC>.
    Found 5-bit register for signal <OPCODE>.
    Found 4-bit register for signal <reg_read_index_1>.
    Found 4-bit register for signal <reg_read_index_2>.
    Found 4-bit register for signal <reg_write_index>.
    Found 23-bit register for signal <immd>.
    Found 1-bit register for signal <zero_flag>.
    Found 1-bit register for signal <neg_flag>.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 215                                            |
    | Inputs             | 11                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | _n0793 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit subtractor for signal <reg_read_data_1[23]_reg_read_data_2[23]_sub_7_OUT> created at line 135.
    Found 24-bit subtractor for signal <reg_read_data_1[23]_GND_21_o_sub_40_OUT> created at line 210.
    Found 24-bit adder for signal <reg_read_data_1[23]_reg_read_data_2[23]_add_5_OUT> created at line 132.
    Found 24-bit adder for signal <reg_read_data_1[23]_GND_21_o_add_13_OUT> created at line 159.
    Found 24-bit adder for signal <reg_read_data_1[23]_GND_21_o_add_38_OUT> created at line 207.
    Found 24-bit adder for signal <PC[23]_GND_21_o_add_149_OUT> created at line 354.
    Found 24-bit shifter logical left for signal <reg_read_data_1[23]_reg_read_index_2[3]_shift_left_11_OUT> created at line 153
    Found 24-bit shifter logical right for signal <reg_read_data_1[23]_reg_read_index_2[3]_shift_right_12_OUT> created at line 156
    Found 24-bit 8-to-1 multiplexer for signal <_n0755> created at line 205.
    Found 5-bit comparator lessequal for signal <n0138> created at line 248
    Found 5-bit comparator greater for signal <n0183> created at line 358
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  80 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <Core> synthesized.

Synthesizing Unit <RegFile>.
    Related source file is "C:\cs3710\AudioX\AudioX\RegFile.v".
    Found 24-bit register for signal <p3>.
    Found 24-bit register for signal <p2>.
    Found 24-bit register for signal <p1>.
    Found 24-bit register for signal <p0>.
    Found 24-bit register for signal <v1>.
    Found 24-bit register for signal <v0>.
    Found 24-bit register for signal <rv>.
    Found 24-bit register for signal <m1>.
    Found 24-bit register for signal <m0>.
    Found 24-bit register for signal <a1>.
    Found 24-bit register for signal <a0>.
    Found 24-bit register for signal <ra>.
    Found 24-bit register for signal <fp>.
    Found 24-bit register for signal <sp>.
    Found 24-bit register for signal <p4>.
    Found 24-bit 16-to-1 multiplexer for signal <read_data_1> created at line 50.
    Found 24-bit 16-to-1 multiplexer for signal <read_data_2> created at line 72.
    Summary:
	inferred 360 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <RegFile> synthesized.

Synthesizing Unit <Graphics>.
    Related source file is "C:\cs3710\AudioX\AudioX\Graphics.v".
    Summary:
	no macro.
Unit <Graphics> synthesized.

Synthesizing Unit <rgbGen>.
    Related source file is "C:\cs3710\AudioX\AudioX\rgbGen.v".
    Found 8-bit register for signal <rgb>.
    Found 8-bit register for signal <textColor>.
    Found 2-bit register for signal <state>.
    Found 14-bit adder for signal <GND_24_o_PWR_10_o_add_3_OUT> created at line 42.
    Found 2-bit adder for signal <state[1]_GND_24_o_add_8_OUT> created at line 54.
    Found 1-bit 16-to-1 multiplexer for signal <row[0]_dataOut[15]_Mux_11_o> created at line 56.
    Found 2-bit comparator greater for signal <state[1]_PWR_10_o_LessThan_8_o> created at line 53
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <rgbGen> synthesized.

Synthesizing Unit <VGATest>.
    Related source file is "C:\cs3710\AudioX\AudioX\VGATest.v".
    Found 10-bit register for signal <colCounter>.
    Found 10-bit register for signal <rowCounter>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <vsync>.
    Found 8-bit register for signal <rgb>.
    Found 2-bit register for signal <pixelCounter>.
    Found 9-bit subtractor for signal <RGBRow> created at line 50.
    Found 10-bit subtractor for signal <RGBCol> created at line 51.
    Found 2-bit adder for signal <nextPixelCounter> created at line 54.
    Found 10-bit adder for signal <colCounter[9]_GND_25_o_add_4_OUT> created at line 58.
    Found 10-bit adder for signal <rowCounter[9]_GND_25_o_add_8_OUT> created at line 62.
    Found 10-bit comparator greater for signal <GND_25_o_nextRowCounter[9]_LessThan_13_o> created at line 66
    Found 10-bit comparator greater for signal <nextRowCounter[9]_PWR_11_o_LessThan_14_o> created at line 66
    Found 10-bit comparator greater for signal <GND_25_o_nextColCounter[9]_LessThan_15_o> created at line 66
    Found 10-bit comparator greater for signal <nextColCounter[9]_PWR_11_o_LessThan_16_o> created at line 66
    Found 9-bit comparator greater for signal <RGBRow[8]_PWR_11_o_LessThan_17_o> created at line 67
    Found 10-bit comparator greater for signal <RGBCol[9]_PWR_11_o_LessThan_18_o> created at line 67
    Found 10-bit comparator lessequal for signal <PWR_11_o_nextColCounter[9]_LessThan_20_o> created at line 75
    Found 10-bit comparator lessequal for signal <PWR_11_o_nextRowCounter[9]_LessThan_21_o> created at line 76
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <VGATest> synthesized.

Synthesizing Unit <IOController>.
    Related source file is "C:\cs3710\AudioX\AudioX\IOController.v".
        IDLE = 0
        BUTTONUP = 1
        BUTTONDOWN = 2
        BUTTONSELECT = 3
        FETCHSELECT = 6
        DECODESELECT = 4
        PLAYAUDIO = 5
        STARTRECORD = 7
        STOPPLAY = 8
        STOPRECORD = 9
WARNING:Xst:647 - Input <data_mem_audio<10:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <waitingCount>.
    Found 2-bit register for signal <speed>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 24                                             |
    | Inputs             | 10                                             |
    | Outputs            | 24                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <waitingCount[6]_GND_26_o_add_22_OUT> created at line 204.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <IOController> synthesized.

Synthesizing Unit <ButtonDebouncer>.
    Related source file is "C:\cs3710\AudioX\AudioX\ButtonDebouncer.v".
    Found 17-bit register for signal <counter>.
    Found 17-bit register for signal <sampled>.
    Found 1-bit register for signal <buttonPressed>.
    Found 1-bit register for signal <debounced>.
    Found 17-bit adder for signal <counter[16]_GND_27_o_add_1_OUT> created at line 30.
    Found 17-bit adder for signal <sampled[16]_GND_27_o_add_2_OUT> created at line 32.
    Found 17-bit comparator greater for signal <n0004> created at line 36
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ButtonDebouncer> synthesized.

Synthesizing Unit <AudioOut>.
    Related source file is "C:\cs3710\AudioX\AudioX\AudioOut.v".
    Found 8-bit register for signal <data_saved_upper>.
    Found 5-bit register for signal <data_saved_lower>.
    Found 1-bit register for signal <done>.
    Found 24-bit register for signal <addr>.
    Found 16-bit register for signal <counter>.
    Found 16-bit adder for signal <counter[15]_GND_28_o_add_11_OUT> created at line 74.
    Found 24-bit adder for signal <addr[23]_GND_28_o_add_18_OUT> created at line 90.
    Found 16-bit comparator greater for signal <data> created at line 71
    Found 16-bit comparator equal for signal <counter[15]_GND_28_o_equal_18_o> created at line 88
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <AudioOut> synthesized.

Synthesizing Unit <MicModule_3>.
    Related source file is "C:\cs3710\AudioX\AudioX\MicModule_3.v".
        idle = 0
        first_cycle = 1
        receive_data = 2
        quiet_time = 3
        ST_WRITE_DATA = 4
        sample_rate_delay = 5
        AUDIO_START_ADDR = 24'b000000010000000000000000
        AUDIO_END_ADDR = 24'b000101100000000000000000
    Found 24-bit register for signal <next_addr>.
    Found 1-bit register for signal <done_recording>.
    Found 4-bit register for signal <state>.
    Found 16-bit register for signal <mic_to_mem_data>.
    Found 1-bit register for signal <cs_n>.
    Found 3-bit register for signal <sclk_div>.
    Found 1-bit register for signal <sclk>.
    Found 4-bit register for signal <sdata_ct>.
    Found 3-bit register for signal <quiet_ct>.
    Found 16-bit register for signal <sample_rate_counter>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 21                                             |
    | Inputs             | 7                                              |
    | Outputs            | 10                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <sample_rate_counter[15]_GND_29_o_add_3_OUT> created at line 78.
    Found 3-bit adder for signal <sclk_div[2]_GND_29_o_add_13_OUT> created at line 100.
    Found 4-bit adder for signal <sdata_ct[3]_GND_29_o_add_18_OUT> created at line 113.
    Found 3-bit adder for signal <quiet_ct[2]_GND_29_o_add_32_OUT> created at line 134.
    Found 24-bit adder for signal <next_addr[23]_GND_29_o_add_39_OUT> created at line 144.
    Found 4-bit comparator greater for signal <sdata_ct[3]_PWR_17_o_LessThan_20_o> created at line 115
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MicModule_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 28
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 14-bit adder                                          : 1
 16-bit adder                                          : 2
 17-bit adder                                          : 6
 2-bit adder                                           : 2
 24-bit adder                                          : 6
 24-bit subtractor                                     : 2
 3-bit adder                                           : 2
 4-bit adder                                           : 2
 7-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 69
 1-bit register                                        : 21
 10-bit register                                       : 2
 13-bit register                                       : 1
 16-bit register                                       : 4
 17-bit register                                       : 6
 2-bit register                                        : 3
 23-bit register                                       : 1
 24-bit register                                       : 19
 3-bit register                                        : 2
 4-bit register                                        : 5
 5-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 21
 10-bit comparator greater                             : 5
 10-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 17-bit comparator greater                             : 3
 2-bit comparator greater                              : 1
 24-bit comparator greater                             : 2
 4-bit comparator greater                              : 3
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 127
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 60
 10-bit 2-to-1 multiplexer                             : 4
 13-bit 2-to-1 multiplexer                             : 3
 14-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 12
 2-bit 2-to-1 multiplexer                              : 1
 23-bit 2-to-1 multiplexer                             : 1
 24-bit 16-to-1 multiplexer                            : 2
 24-bit 2-to-1 multiplexer                             : 34
 24-bit 8-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 7
# Logic shifters                                       : 2
 24-bit shifter logical left                           : 1
 24-bit shifter logical right                          : 1
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 3
# Xors                                                 : 2
 24-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/BlockRam.ngc>.
Reading core <ipcore_dir/AudioRam.ngc>.
Loading core <BlockRam> for timing and area information for instance <_BlockRam>.
Loading core <AudioRam> for timing and area information for instance <_AudioRam>.
INFO:Xst:2261 - The FF/Latch <cellular_cs> in Unit <_MemoryController> is equivalent to the following FF/Latch, which will be removed : <cellular_adv> 

Synthesizing (advanced) Unit <AudioOut>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <AudioOut> synthesized (advanced).

Synthesizing (advanced) Unit <ButtonDebouncer>.
The following registers are absorbed into counter <sampled>: 1 register on signal <sampled>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <ButtonDebouncer> synthesized (advanced).

Synthesizing (advanced) Unit <IOController>.
The following registers are absorbed into counter <waitingCount>: 1 register on signal <waitingCount>.
Unit <IOController> synthesized (advanced).

Synthesizing (advanced) Unit <MicModule_3>.
The following registers are absorbed into counter <sdata_ct>: 1 register on signal <sdata_ct>.
The following registers are absorbed into counter <sclk_div>: 1 register on signal <sclk_div>.
The following registers are absorbed into counter <sample_rate_counter>: 1 register on signal <sample_rate_counter>.
The following registers are absorbed into counter <quiet_ct>: 1 register on signal <quiet_ct>.
Unit <MicModule_3> synthesized (advanced).

Synthesizing (advanced) Unit <VGATest>.
The following registers are absorbed into counter <pixelCounter>: 1 register on signal <pixelCounter>.
Unit <VGATest> synthesized (advanced).

Synthesizing (advanced) Unit <rgbGen>.
The following registers are absorbed into counter <state>: 1 register on signal <state>.
Unit <rgbGen> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 14-bit adder                                          : 1
 24-bit adder                                          : 6
 24-bit subtractor                                     : 2
 4-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 14
 16-bit up counter                                     : 2
 17-bit up counter                                     : 6
 2-bit up counter                                      : 2
 3-bit up counter                                      : 2
 4-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 612
 Flip-Flops                                            : 612
# Comparators                                          : 21
 10-bit comparator greater                             : 5
 10-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 17-bit comparator greater                             : 3
 2-bit comparator greater                              : 1
 24-bit comparator greater                             : 2
 4-bit comparator greater                              : 3
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 185
 1-bit 16-to-1 multiplexer                             : 49
 1-bit 2-to-1 multiplexer                              : 73
 10-bit 2-to-1 multiplexer                             : 4
 13-bit 2-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 12
 2-bit 2-to-1 multiplexer                              : 1
 23-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 34
 24-bit 8-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 7
# Logic shifters                                       : 2
 24-bit shifter logical left                           : 1
 24-bit shifter logical right                          : 1
# FSMs                                                 : 3
# Xors                                                 : 2
 24-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <cellular_cs> in Unit <MemoryController> is equivalent to the following FF/Latch, which will be removed : <cellular_adv> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_IOController/FSM_1> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0011  | 0011
 0010  | 0010
 0001  | 0001
 0110  | 0110
 0101  | 0101
 0111  | 0111
 1000  | 1000
 0100  | 0100
 1001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_IOController/_mic/FSM_2> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0101  | 0101
 0100  | 0100
 0011  | 0011
 0010  | 0010
 0001  | 0001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <_Core/FSM_0> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00011 | 00011
 01001 | 01001
 01011 | 01011
 01010 | 01010
 01000 | 01000
 01100 | 01100
 01110 | 01110
 01101 | 01101
 00101 | 00101
 00111 | 00111
 00110 | 00110
 00010 | 00010
 00100 | 00100
 00001 | 00001
-------------------

Optimizing unit <Top> ...

Optimizing unit <IOController> ...

Optimizing unit <ButtonDebouncer> ...

Optimizing unit <AudioOut> ...

Optimizing unit <MicModule_3> ...

Optimizing unit <Core> ...

Optimizing unit <RegFile> ...

Optimizing unit <rgbGen> ...

Optimizing unit <VGATest> ...
INFO:Xst:2261 - The FF/Latch <_IOController/_ButtonDebouncer2/counter_10> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <_IOController/_ButtonDebouncer1/counter_10> <_IOController/_ButtonDebouncer0/counter_10> 
INFO:Xst:2261 - The FF/Latch <_IOController/_ButtonDebouncer2/counter_11> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <_IOController/_ButtonDebouncer1/counter_11> <_IOController/_ButtonDebouncer0/counter_11> 
INFO:Xst:2261 - The FF/Latch <_IOController/_ButtonDebouncer2/counter_12> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <_IOController/_ButtonDebouncer1/counter_12> <_IOController/_ButtonDebouncer0/counter_12> 
INFO:Xst:2261 - The FF/Latch <_IOController/_ButtonDebouncer2/counter_13> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <_IOController/_ButtonDebouncer1/counter_13> <_IOController/_ButtonDebouncer0/counter_13> 
INFO:Xst:2261 - The FF/Latch <_IOController/_ButtonDebouncer2/counter_14> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <_IOController/_ButtonDebouncer1/counter_14> <_IOController/_ButtonDebouncer0/counter_14> 
INFO:Xst:2261 - The FF/Latch <_IOController/_ButtonDebouncer2/counter_15> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <_IOController/_ButtonDebouncer1/counter_15> <_IOController/_ButtonDebouncer0/counter_15> 
INFO:Xst:2261 - The FF/Latch <_IOController/_ButtonDebouncer2/counter_16> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <_IOController/_ButtonDebouncer1/counter_16> <_IOController/_ButtonDebouncer0/counter_16> 
INFO:Xst:2261 - The FF/Latch <_Core/immd_20> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <_Core/reg_read_index_2_1> 
INFO:Xst:2261 - The FF/Latch <_Core/immd_21> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <_Core/reg_read_index_2_2> 
INFO:Xst:2261 - The FF/Latch <_Core/immd_22> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <_Core/reg_read_index_2_3> 
INFO:Xst:2261 - The FF/Latch <_Core/immd_19> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <_Core/reg_read_index_2_0> 
INFO:Xst:2261 - The FF/Latch <_IOController/_ButtonDebouncer2/counter_0> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <_IOController/_ButtonDebouncer1/counter_0> <_IOController/_ButtonDebouncer0/counter_0> 
INFO:Xst:2261 - The FF/Latch <_IOController/_ButtonDebouncer2/counter_1> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <_IOController/_ButtonDebouncer1/counter_1> <_IOController/_ButtonDebouncer0/counter_1> 
INFO:Xst:2261 - The FF/Latch <_IOController/_ButtonDebouncer2/counter_2> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <_IOController/_ButtonDebouncer1/counter_2> <_IOController/_ButtonDebouncer0/counter_2> 
INFO:Xst:2261 - The FF/Latch <_IOController/_ButtonDebouncer2/counter_3> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <_IOController/_ButtonDebouncer1/counter_3> <_IOController/_ButtonDebouncer0/counter_3> 
INFO:Xst:2261 - The FF/Latch <_IOController/_ButtonDebouncer2/counter_4> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <_IOController/_ButtonDebouncer1/counter_4> <_IOController/_ButtonDebouncer0/counter_4> 
INFO:Xst:2261 - The FF/Latch <_IOController/_ButtonDebouncer2/counter_5> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <_IOController/_ButtonDebouncer1/counter_5> <_IOController/_ButtonDebouncer0/counter_5> 
INFO:Xst:2261 - The FF/Latch <_IOController/_ButtonDebouncer2/counter_6> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <_IOController/_ButtonDebouncer1/counter_6> <_IOController/_ButtonDebouncer0/counter_6> 
INFO:Xst:2261 - The FF/Latch <_IOController/_ButtonDebouncer2/counter_7> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <_IOController/_ButtonDebouncer1/counter_7> <_IOController/_ButtonDebouncer0/counter_7> 
INFO:Xst:2261 - The FF/Latch <_IOController/_ButtonDebouncer2/counter_8> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <_IOController/_ButtonDebouncer1/counter_8> <_IOController/_ButtonDebouncer0/counter_8> 
INFO:Xst:2261 - The FF/Latch <_IOController/_ButtonDebouncer2/counter_9> in Unit <Top> is equivalent to the following 2 FFs/Latches, which will be removed : <_IOController/_ButtonDebouncer1/counter_9> <_IOController/_ButtonDebouncer0/counter_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 22.
FlipFlop _Core/immd_19 has been replicated 5 time(s)
FlipFlop _Core/immd_20 has been replicated 6 time(s)
FlipFlop _Core/immd_21 has been replicated 3 time(s)
FlipFlop _Core/immd_22 has been replicated 2 time(s)
FlipFlop _Core/reg_read_index_1_0 has been replicated 8 time(s)
FlipFlop _Core/reg_read_index_1_1 has been replicated 8 time(s)
FlipFlop _Core/reg_read_index_1_2 has been replicated 2 time(s)
FlipFlop _Core/reg_read_index_1_3 has been replicated 1 time(s)
FlipFlop _Core/state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop _Core/state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop _Core/state_FSM_FFd5 has been replicated 1 time(s)
FlipFlop _MemoryController/state_0 has been replicated 1 time(s)
FlipFlop _MemoryController/state_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 779
 Flip-Flops                                            : 779

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2410
#      GND                         : 3
#      INV                         : 19
#      LUT1                        : 187
#      LUT2                        : 143
#      LUT3                        : 140
#      LUT4                        : 95
#      LUT5                        : 252
#      LUT6                        : 766
#      MUXCY                       : 289
#      MUXF7                       : 172
#      MUXF8                       : 49
#      VCC                         : 3
#      XORCY                       : 292
# FlipFlops/Latches                : 791
#      FD                          : 51
#      FDE                         : 610
#      FDR                         : 43
#      FDRE                        : 87
# RAMS                             : 30
#      RAMB16BWER                  : 30
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 71
#      IBUF                        : 5
#      IOBUF                       : 16
#      OBUF                        : 50

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             791  out of  18224     4%  
 Number of Slice LUTs:                 1602  out of   9112    17%  
    Number used as Logic:              1602  out of   9112    17%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1790
   Number with an unused Flip Flop:     999  out of   1790    55%  
   Number with an unused LUT:           188  out of   1790    10%  
   Number of fully used LUT-FF pairs:   603  out of   1790    33%  
   Number of unique control sets:        47

IO Utilization: 
 Number of IOs:                          72
 Number of bonded IOBs:                  72  out of    232    31%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               30  out of     32    93%  
    Number using Block RAM only:         30
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 821   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.169ns (Maximum Frequency: 109.061MHz)
   Minimum input arrival time before clock: 7.079ns
   Maximum output required time after clock: 7.507ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.169ns (frequency: 109.061MHz)
  Total number of paths / destination ports: 1925634 / 2671
-------------------------------------------------------------------------
Delay:               9.169ns (Levels of Logic = 11)
  Source:            _Core/_RegFile/p1_17 (FF)
  Destination:       _Core/zero_flag (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: _Core/_RegFile/p1_17 to _Core/zero_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.981  _Core/_RegFile/p1_17 (_Core/_RegFile/p1_17)
     LUT6:I0->O            1   0.203   0.000  _Core/_RegFile/mux8_4 (_Core/_RegFile/mux8_4)
     MUXF7:I1->O           1   0.140   0.000  _Core/_RegFile/mux8_3_f7 (_Core/_RegFile/mux8_3_f7)
     MUXF8:I1->O          23   0.152   1.401  _Core/_RegFile/mux8_2_f8 (_Core/reg_read_data_1<17>)
     LUT6:I2->O            2   0.203   0.617  _Core/Sh181 (_Core/Sh18)
     LUT6:I5->O            1   0.205   0.000  _Core/Mmux_reg_write_data208_G (N284)
     MUXF7:I1->O           1   0.140   0.580  _Core/Mmux_reg_write_data208 (_Core/Mmux_reg_write_data207)
     LUT6:I5->O            1   0.205   0.580  _Core/Mmux_reg_write_data2010 (_Core/Mmux_reg_write_data209)
     LUT6:I5->O            1   0.205   0.580  _Core/Mmux_reg_write_data2013 (_Core/Mmux_reg_write_data2012)
     LUT6:I5->O           16   0.205   1.233  _Core/Mmux_reg_write_data2015 (_Core/reg_write_data<18>)
     LUT6:I3->O            1   0.205   0.580  _Core/GND_21_o_GND_21_o_equal_115_o1_SW0_SW0 (N173)
     LUT6:I5->O            1   0.205   0.000  _Core/GND_21_o_GND_21_o_equal_115_o5 (_Core/GND_21_o_GND_21_o_equal_115_o)
     FDE:D                     0.102          _Core/zero_flag
    ----------------------------------------
    Total                      9.169ns (2.617ns logic, 6.552ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 535 / 477
-------------------------------------------------------------------------
Offset:              7.079ns (Levels of Logic = 6)
  Source:            MemDB<7> (PAD)
  Destination:       _Core/zero_flag (FF)
  Destination Clock: clk rising

  Data Path: MemDB<7> to _Core/zero_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.222   0.981  MemDB_7_IOBUF (N94)
     LUT6:I0->O           12   0.203   1.137  _MemoryController/Mmux_core_read_data141 (core_read_data<7>)
     LUT6:I3->O            1   0.205   0.684  _Core/Mmux_reg_write_data443 (_Core/Mmux_reg_write_data443)
     LUT6:I4->O           16   0.203   1.252  _Core/Mmux_reg_write_data449 (_Core/reg_write_data<7>)
     LUT6:I2->O            1   0.203   0.684  _Core/GND_21_o_GND_21_o_equal_115_o2 (_Core/GND_21_o_GND_21_o_equal_115_o2)
     LUT6:I4->O            1   0.203   0.000  _Core/GND_21_o_GND_21_o_equal_115_o5 (_Core/GND_21_o_GND_21_o_equal_115_o)
     FDE:D                     0.102          _Core/zero_flag
    ----------------------------------------
    Total                      7.079ns (2.341ns logic, 4.738ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 288 / 58
-------------------------------------------------------------------------
Offset:              7.507ns (Levels of Logic = 10)
  Source:            _IOController/speed_1 (FF)
  Destination:       JA<0> (PAD)
  Source Clock:      clk rising

  Data Path: _IOController/speed_1 to JA<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.447   1.394  _IOController/speed_1 (_IOController/speed_1)
     LUT5:I0->O            2   0.203   0.864  _IOController/_AudioOut/mux131 (_IOController/_AudioOut/dataCompare<0>)
     LUT4:I0->O            1   0.203   0.000  _IOController/_AudioOut/Mcompar_data_lut<0> (_IOController/_AudioOut/Mcompar_data_lut<0>)
     MUXCY:S->O            1   0.172   0.000  _IOController/_AudioOut/Mcompar_data_cy<0> (_IOController/_AudioOut/Mcompar_data_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  _IOController/_AudioOut/Mcompar_data_cy<1> (_IOController/_AudioOut/Mcompar_data_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  _IOController/_AudioOut/Mcompar_data_cy<2> (_IOController/_AudioOut/Mcompar_data_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  _IOController/_AudioOut/Mcompar_data_cy<3> (_IOController/_AudioOut/Mcompar_data_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  _IOController/_AudioOut/Mcompar_data_cy<4> (_IOController/_AudioOut/Mcompar_data_cy<4>)
     MUXCY:CI->O           1   0.213   0.580  _IOController/_AudioOut/Mcompar_data_cy<5> (_IOController/_AudioOut/Mcompar_data_cy<5>)
     LUT6:I5->O            1   0.205   0.579  _IOController/_AudioOut/Mcompar_data_cy<6>_inv1 (JA_0_OBUF)
     OBUF:I->O                 2.571          JA_0_OBUF (JA<0>)
    ----------------------------------------
    Total                      7.507ns (4.090ns logic, 3.417ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.169|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.79 secs
 
--> 

Total memory usage is 315328 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :   23 (   0 filtered)

