{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 15:42:31 2010 " "Info: Processing started: Sat Nov 27 15:42:31 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 27 0 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "pixel_clock2 " "Info: Detected ripple clock \"pixel_clock2\" as buffer" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 182 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pixel_clock2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "h_sync_b " "Info: Detected ripple clock \"h_sync_b\" as buffer" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 208 -1 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "h_sync_b" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register znak_v\[0\] register ram_address\[12\] 111.93 MHz 8.934 ns Internal " "Info: Clock \"clock\" has Internal fmax of 111.93 MHz between source register \"znak_v\[0\]\" and destination register \"ram_address\[12\]\" (period= 8.934 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.254 ns + Longest register register " "Info: + Longest register to register delay is 4.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns znak_v\[0\] 1 REG LCFF_X55_Y33_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y33_N19; Fanout = 6; REG Node = 'znak_v\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { znak_v[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.414 ns) 0.930 ns Add0~1 2 COMB LCCOMB_X55_Y33_N2 2 " "Info: 2: + IC(0.516 ns) + CELL(0.414 ns) = 0.930 ns; Loc. = LCCOMB_X55_Y33_N2; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { znak_v[0] Add0~1 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.340 ns Add0~2 3 COMB LCCOMB_X55_Y33_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.340 ns; Loc. = LCCOMB_X55_Y33_N4; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~1 Add0~2 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 2.209 ns Add1~7 4 COMB LCCOMB_X54_Y33_N6 2 " "Info: 4: + IC(0.455 ns) + CELL(0.414 ns) = 2.209 ns; Loc. = LCCOMB_X54_Y33_N6; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { Add0~2 Add1~7 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.619 ns Add1~8 5 COMB LCCOMB_X54_Y33_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 2.619 ns; Loc. = LCCOMB_X54_Y33_N8; Fanout = 2; COMB Node = 'Add1~8'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~7 Add1~8 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.485 ns) 3.547 ns ram_address\[8\]~27 6 COMB LCCOMB_X53_Y33_N14 2 " "Info: 6: + IC(0.443 ns) + CELL(0.485 ns) = 3.547 ns; Loc. = LCCOMB_X53_Y33_N14; Fanout = 2; COMB Node = 'ram_address\[8\]~27'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { Add1~8 ram_address[8]~27 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.618 ns ram_address\[9\]~29 7 COMB LCCOMB_X53_Y33_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.618 ns; Loc. = LCCOMB_X53_Y33_N16; Fanout = 2; COMB Node = 'ram_address\[9\]~29'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ram_address[8]~27 ram_address[9]~29 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.689 ns ram_address\[10\]~31 8 COMB LCCOMB_X53_Y33_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.689 ns; Loc. = LCCOMB_X53_Y33_N18; Fanout = 2; COMB Node = 'ram_address\[10\]~31'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ram_address[9]~29 ram_address[10]~31 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.760 ns ram_address\[11\]~33 9 COMB LCCOMB_X53_Y33_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.760 ns; Loc. = LCCOMB_X53_Y33_N20; Fanout = 1; COMB Node = 'ram_address\[11\]~33'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ram_address[10]~31 ram_address[11]~33 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.170 ns ram_address\[12\]~34 10 COMB LCCOMB_X53_Y33_N22 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 4.170 ns; Loc. = LCCOMB_X53_Y33_N22; Fanout = 1; COMB Node = 'ram_address\[12\]~34'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ram_address[11]~33 ram_address[12]~34 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.254 ns ram_address\[12\] 11 REG LCFF_X53_Y33_N23 417 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 4.254 ns; Loc. = LCFF_X53_Y33_N23; Fanout = 417; REG Node = 'ram_address\[12\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ram_address[12]~34 ram_address[12] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 66.76 % ) " "Info: Total cell delay = 2.840 ns ( 66.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.414 ns ( 33.24 % ) " "Info: Total interconnect delay = 1.414 ns ( 33.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.254 ns" { znak_v[0] Add0~1 Add0~2 Add1~7 Add1~8 ram_address[8]~27 ram_address[9]~29 ram_address[10]~31 ram_address[11]~33 ram_address[12]~34 ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "4.254 ns" { znak_v[0] {} Add0~1 {} Add0~2 {} Add1~7 {} Add1~8 {} ram_address[8]~27 {} ram_address[9]~29 {} ram_address[10]~31 {} ram_address[11]~33 {} ram_address[12]~34 {} ram_address[12] {} } { 0.000ns 0.516ns 0.000ns 0.455ns 0.000ns 0.443ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.410ns 0.414ns 0.410ns 0.485ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.466 ns - Smallest " "Info: - Smallest clock skew is -4.466 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.682 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 590 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 590; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns ram_address\[12\] 3 REG LCFF_X53_Y33_N23 417 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X53_Y33_N23; Fanout = 417; REG Node = 'ram_address\[12\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clock~clkctrl ram_address[12] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clock clock~clkctrl ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[12] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.148 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 7.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.787 ns) 3.737 ns pixel_clock2 2 REG LCFF_X31_Y34_N17 4 " "Info: 2: + IC(1.951 ns) + CELL(0.787 ns) = 3.737 ns; Loc. = LCFF_X31_Y34_N17; Fanout = 4; REG Node = 'pixel_clock2'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clock pixel_clock2 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 4.819 ns h_sync_b 3 REG LCFF_X31_Y34_N3 5 " "Info: 3: + IC(0.295 ns) + CELL(0.787 ns) = 4.819 ns; Loc. = LCFF_X31_Y34_N3; Fanout = 5; REG Node = 'h_sync_b'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { pixel_clock2 h_sync_b } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.000 ns) 5.590 ns h_sync_b~clkctrl 4 COMB CLKCTRL_G10 47 " "Info: 4: + IC(0.771 ns) + CELL(0.000 ns) = 5.590 ns; Loc. = CLKCTRL_G10; Fanout = 47; COMB Node = 'h_sync_b~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { h_sync_b h_sync_b~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 7.148 ns znak_v\[0\] 5 REG LCFF_X55_Y33_N19 6 " "Info: 5: + IC(1.021 ns) + CELL(0.537 ns) = 7.148 ns; Loc. = LCFF_X55_Y33_N19; Fanout = 6; REG Node = 'znak_v\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { h_sync_b~clkctrl znak_v[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 43.51 % ) " "Info: Total cell delay = 3.110 ns ( 43.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.038 ns ( 56.49 % ) " "Info: Total interconnect delay = 4.038 ns ( 56.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { clock pixel_clock2 h_sync_b h_sync_b~clkctrl znak_v[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.148 ns" { clock {} clock~combout {} pixel_clock2 {} h_sync_b {} h_sync_b~clkctrl {} znak_v[0] {} } { 0.000ns 0.000ns 1.951ns 0.295ns 0.771ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clock clock~clkctrl ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[12] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { clock pixel_clock2 h_sync_b h_sync_b~clkctrl znak_v[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.148 ns" { clock {} clock~combout {} pixel_clock2 {} h_sync_b {} h_sync_b~clkctrl {} znak_v[0] {} } { 0.000ns 0.000ns 1.951ns 0.295ns 0.771ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 282 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.254 ns" { znak_v[0] Add0~1 Add0~2 Add1~7 Add1~8 ram_address[8]~27 ram_address[9]~29 ram_address[10]~31 ram_address[11]~33 ram_address[12]~34 ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "4.254 ns" { znak_v[0] {} Add0~1 {} Add0~2 {} Add1~7 {} Add1~8 {} ram_address[8]~27 {} ram_address[9]~29 {} ram_address[10]~31 {} ram_address[11]~33 {} ram_address[12]~34 {} ram_address[12] {} } { 0.000ns 0.516ns 0.000ns 0.455ns 0.000ns 0.443ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.410ns 0.414ns 0.410ns 0.485ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clock clock~clkctrl ram_address[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[12] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { clock pixel_clock2 h_sync_b h_sync_b~clkctrl znak_v[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "7.148 ns" { clock {} clock~combout {} pixel_clock2 {} h_sync_b {} h_sync_b~clkctrl {} znak_v[0] {} } { 0.000ns 0.000ns 1.951ns 0.295ns 0.771ns 1.021ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sig_out\[4\] reset clock 6.945 ns register " "Info: tsu for register \"sig_out\[4\]\" (data pin = \"reset\", clock pin = \"clock\") is 6.945 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.650 ns + Longest pin register " "Info: + Longest pin to register delay is 9.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns reset 1 PIN PIN_G26 95 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 95; PIN Node = 'reset'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.150 ns) + CELL(0.419 ns) 7.431 ns sig_out\[8\]~0 2 COMB LCCOMB_X32_Y33_N4 16 " "Info: 2: + IC(6.150 ns) + CELL(0.419 ns) = 7.431 ns; Loc. = LCCOMB_X32_Y33_N4; Fanout = 16; COMB Node = 'sig_out\[8\]~0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.569 ns" { reset sig_out[8]~0 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.660 ns) 9.650 ns sig_out\[4\] 3 REG LCFF_X24_Y25_N25 1 " "Info: 3: + IC(1.559 ns) + CELL(0.660 ns) = 9.650 ns; Loc. = LCFF_X24_Y25_N25; Fanout = 1; REG Node = 'sig_out\[4\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { sig_out[8]~0 sig_out[4] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.941 ns ( 20.11 % ) " "Info: Total cell delay = 1.941 ns ( 20.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.709 ns ( 79.89 % ) " "Info: Total interconnect delay = 7.709 ns ( 79.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.650 ns" { reset sig_out[8]~0 sig_out[4] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "9.650 ns" { reset {} reset~combout {} sig_out[8]~0 {} sig_out[4] {} } { 0.000ns 0.000ns 6.150ns 1.559ns } { 0.000ns 0.862ns 0.419ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.669 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 590 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 590; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns sig_out\[4\] 3 REG LCFF_X24_Y25_N25 1 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X24_Y25_N25; Fanout = 1; REG Node = 'sig_out\[4\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clock~clkctrl sig_out[4] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clock clock~clkctrl sig_out[4] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clock {} clock~combout {} clock~clkctrl {} sig_out[4] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.650 ns" { reset sig_out[8]~0 sig_out[4] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "9.650 ns" { reset {} reset~combout {} sig_out[8]~0 {} sig_out[4] {} } { 0.000ns 0.000ns 6.150ns 1.559ns } { 0.000ns 0.862ns 0.419ns 0.660ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clock clock~clkctrl sig_out[4] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clock {} clock~combout {} clock~clkctrl {} sig_out[4] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock signal_b\[4\] pixel_pom\[0\] 18.959 ns register " "Info: tco from clock \"clock\" to destination pin \"signal_b\[4\]\" through register \"pixel_pom\[0\]\" is 18.959 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.060 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.787 ns) 3.737 ns pixel_clock2 2 REG LCFF_X31_Y34_N17 4 " "Info: 2: + IC(1.951 ns) + CELL(0.787 ns) = 3.737 ns; Loc. = LCFF_X31_Y34_N17; Fanout = 4; REG Node = 'pixel_clock2'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clock pixel_clock2 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.000 ns) 4.512 ns pixel_clock2~clkctrl 3 COMB CLKCTRL_G9 26 " "Info: 3: + IC(0.775 ns) + CELL(0.000 ns) = 4.512 ns; Loc. = CLKCTRL_G9; Fanout = 26; COMB Node = 'pixel_clock2~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { pixel_clock2 pixel_clock2~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 6.060 ns pixel_pom\[0\] 4 REG LCFF_X28_Y25_N27 6 " "Info: 4: + IC(1.011 ns) + CELL(0.537 ns) = 6.060 ns; Loc. = LCFF_X28_Y25_N27; Fanout = 6; REG Node = 'pixel_pom\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { pixel_clock2~clkctrl pixel_pom[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.33 % ) " "Info: Total cell delay = 2.323 ns ( 38.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.737 ns ( 61.67 % ) " "Info: Total interconnect delay = 3.737 ns ( 61.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.060 ns" { clock pixel_clock2 pixel_clock2~clkctrl pixel_pom[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "6.060 ns" { clock {} clock~combout {} pixel_clock2 {} pixel_clock2~clkctrl {} pixel_pom[0] {} } { 0.000ns 0.000ns 1.951ns 0.775ns 1.011ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 208 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.649 ns + Longest register pin " "Info: + Longest register to pin delay is 12.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pixel_pom\[0\] 1 REG LCFF_X28_Y25_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y25_N27; Fanout = 6; REG Node = 'pixel_pom\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_pom[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 208 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.940 ns) + CELL(0.438 ns) 2.378 ns Mux0~0 2 COMB LCCOMB_X50_Y33_N26 1 " "Info: 2: + IC(1.940 ns) + CELL(0.438 ns) = 2.378 ns; Loc. = LCCOMB_X50_Y33_N26; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.378 ns" { pixel_pom[0] Mux0~0 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 475 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.424 ns) + CELL(0.438 ns) 5.240 ns Mux0~1 3 COMB LCCOMB_X25_Y25_N16 5 " "Info: 3: + IC(2.424 ns) + CELL(0.438 ns) = 5.240 ns; Loc. = LCCOMB_X25_Y25_N16; Fanout = 5; COMB Node = 'Mux0~1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { Mux0~0 Mux0~1 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 475 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.275 ns) 5.794 ns signal_r~3 4 COMB LCCOMB_X25_Y25_N14 2 " "Info: 4: + IC(0.279 ns) + CELL(0.275 ns) = 5.794 ns; Loc. = LCCOMB_X25_Y25_N14; Fanout = 2; COMB Node = 'signal_r~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { Mux0~1 signal_r~3 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.150 ns) 6.640 ns signal_b~18 5 COMB LCCOMB_X28_Y25_N12 1 " "Info: 5: + IC(0.696 ns) + CELL(0.150 ns) = 6.640 ns; Loc. = LCCOMB_X28_Y25_N12; Fanout = 1; COMB Node = 'signal_b~18'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { signal_r~3 signal_b~18 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 7.033 ns signal_b~19 6 COMB LCCOMB_X28_Y25_N30 1 " "Info: 6: + IC(0.243 ns) + CELL(0.150 ns) = 7.033 ns; Loc. = LCCOMB_X28_Y25_N30; Fanout = 1; COMB Node = 'signal_b~19'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { signal_b~18 signal_b~19 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.275 ns) 8.074 ns signal_b~12 7 COMB LCCOMB_X24_Y25_N4 8 " "Info: 7: + IC(0.766 ns) + CELL(0.275 ns) = 8.074 ns; Loc. = LCCOMB_X24_Y25_N4; Fanout = 8; COMB Node = 'signal_b~12'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { signal_b~19 signal_b~12 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(2.828 ns) 12.649 ns signal_b\[4\] 8 PIN PIN_J10 0 " "Info: 8: + IC(1.747 ns) + CELL(2.828 ns) = 12.649 ns; Loc. = PIN_J10; Fanout = 0; PIN Node = 'signal_b\[4\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.575 ns" { signal_b~12 signal_b[4] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 29 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.554 ns ( 36.00 % ) " "Info: Total cell delay = 4.554 ns ( 36.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.095 ns ( 64.00 % ) " "Info: Total interconnect delay = 8.095 ns ( 64.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.649 ns" { pixel_pom[0] Mux0~0 Mux0~1 signal_r~3 signal_b~18 signal_b~19 signal_b~12 signal_b[4] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "12.649 ns" { pixel_pom[0] {} Mux0~0 {} Mux0~1 {} signal_r~3 {} signal_b~18 {} signal_b~19 {} signal_b~12 {} signal_b[4] {} } { 0.000ns 1.940ns 2.424ns 0.279ns 0.696ns 0.243ns 0.766ns 1.747ns } { 0.000ns 0.438ns 0.438ns 0.275ns 0.150ns 0.150ns 0.275ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.060 ns" { clock pixel_clock2 pixel_clock2~clkctrl pixel_pom[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "6.060 ns" { clock {} clock~combout {} pixel_clock2 {} pixel_clock2~clkctrl {} pixel_pom[0] {} } { 0.000ns 0.000ns 1.951ns 0.775ns 1.011ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.649 ns" { pixel_pom[0] Mux0~0 Mux0~1 signal_r~3 signal_b~18 signal_b~19 signal_b~12 signal_b[4] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "12.649 ns" { pixel_pom[0] {} Mux0~0 {} Mux0~1 {} signal_r~3 {} signal_b~18 {} signal_b~19 {} signal_b~12 {} signal_b[4] {} } { 0.000ns 1.940ns 2.424ns 0.279ns 0.696ns 0.243ns 0.766ns 1.747ns } { 0.000ns 0.438ns 0.438ns 0.275ns 0.150ns 0.150ns 0.275ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ram_address\[0\] reset clock -3.936 ns register " "Info: th for register \"ram_address\[0\]\" (data pin = \"reset\", clock pin = \"clock\") is -3.936 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.682 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G2 590 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 590; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns ram_address\[0\] 3 REG LCFF_X53_Y33_N25 33 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X53_Y33_N25; Fanout = 33; REG Node = 'ram_address\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clock~clkctrl ram_address[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clock clock~clkctrl ram_address[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[0] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.884 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns reset 1 PIN PIN_G26 95 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 95; PIN Node = 'reset'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(0.438 ns) 6.800 ns ram_address\[0\]~37 2 COMB LCCOMB_X53_Y33_N24 1 " "Info: 2: + IC(5.500 ns) + CELL(0.438 ns) = 6.800 ns; Loc. = LCCOMB_X53_Y33_N24; Fanout = 1; COMB Node = 'ram_address\[0\]~37'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.938 ns" { reset ram_address[0]~37 } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.884 ns ram_address\[0\] 3 REG LCFF_X53_Y33_N25 33 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.884 ns; Loc. = LCFF_X53_Y33_N25; Fanout = 33; REG Node = 'ram_address\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ram_address[0]~37 ram_address[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "C:/VGA-VHDL/vga.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 20.10 % ) " "Info: Total cell delay = 1.384 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns ( 79.90 % ) " "Info: Total interconnect delay = 5.500 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.884 ns" { reset ram_address[0]~37 ram_address[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "6.884 ns" { reset {} reset~combout {} ram_address[0]~37 {} ram_address[0] {} } { 0.000ns 0.000ns 5.500ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { clock clock~clkctrl ram_address[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { clock {} clock~combout {} clock~clkctrl {} ram_address[0] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.884 ns" { reset ram_address[0]~37 ram_address[0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "6.884 ns" { reset {} reset~combout {} ram_address[0]~37 {} ram_address[0] {} } { 0.000ns 0.000ns 5.500ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 15:42:32 2010 " "Info: Processing ended: Sat Nov 27 15:42:32 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
