NDFramePage.OnPageTitleLoaded("File:up_spi_master.v","up_spi_master.v");NDSummary.OnSummaryLoaded("File:up_spi_master.v",[["SystemVerilog","SystemVerilog"]],[["Authors","Author"],["Dates","Date"],["Files","File"],["Groups","Group"],["Information","Information"],["Modules","Module"],["Register Addresses","RegisterAddress"],["Register Bits","RegisterBit"],["Variables","Variable"]],[[86,0,2,"up_spi_master.v","up_spi_master.v"],[87,0,3,"Authors","Authors"],[88,0,0,"JAY CONVERTINO","JAY_CONVERTINO"],[89,0,3,"Dates","Dates"],[90,0,1,"2024/04/29","2024/04/29"],[91,0,3,"Information","Information"],[92,0,4,"Brief","Brief"],[93,0,4,"License MIT","License_MIT"],[94,0,5,"up_spi_master","up_spi_master"],[95,0,8,"DIVISOR","up_spi_master.DIVISOR"],[96,0,8,"REG_SIZE","up_spi_master.REG_SIZE"],[97,0,8,"FIFO_DEPTH","up_spi_master.FIFO_DEPTH"],[98,0,3,"Register Information","up_spi_master.Register_Information"],[99,0,6,"RX_DATA_REG","up_spi_master.RX_DATA_REG"],[100,0,6,"TX_DATA_REG","up_spi_master.TX_DATA_REG"],[101,0,6,"STATUS_REG","up_spi_master.STATUS_REG"],[102,0,7,"Status Register, 1 is considered active.","up_spi_master.Status_Register,1_is_considered_active."],[103,0,7,,"up_spi_master.EOP"],[104,0,7,,"up_spi_master.E"],[105,0,7,,"up_spi_master.RRDY"],[106,0,7,,"up_spi_master.TRDY"],[107,0,7,,"up_spi_master.TMT"],[108,0,7,,"up_spi_master.TOE"],[109,0,7,,"up_spi_master.ROE"],[110,0,6,"CONTROL_REG","up_spi_master.CONTROL_REG"],[111,0,7,"<span class=\"Qualifier\">Control Register, 1 is considered active.</span>&#8203; All zeros on reset.","up_spi_master.Control_Register,1_is_considered_active.All_zeros_on_reset."],[112,0,7,,"up_spi_master.SSO"],[113,0,7,,"up_spi_master.IEOP"],[114,0,7,,"up_spi_master.IE"],[115,0,7,,"up_spi_master.IRRDY"],[116,0,7,,"up_spi_master.ITRDY"],[117,0,7,,"up_spi_master.ITOE"],[118,0,7,,"up_spi_master.IROE"],[119,0,6,"RESERVED","up_spi_master.RESERVED"],[120,0,6,"SLAVE_SELECT_REG","up_spi_master.SLAVE_SELECT_REG"],[121,0,6,"EOP_VALUE_REG","up_spi_master.EOP_VALUE_REG"],[122,0,6,"CONTROL_EXT_REG","up_spi_master.CONTROL_EXT_REG"],[123,0,7,"Control Extension to add capabilities to Altera IP core.","up_spi_master.Control_Extension_to_add_capabilities_to_Altera_IP_core."],[124,0,7,,"up_spi_master.CPHA"],[125,0,7,,"up_spi_master.CPOL"],[126,0,6,"SPEED_EXT_REG","up_spi_master.SPEED_EXT_REG"],[127,0,3,"Instantiated Modules","up_spi_master.Instantiated_Modules"],[128,0,5,"inst_axis_spi","inst_axis_spi"],[129,0,5,"inst_axis_tx_fifo","inst_axis_tx_fifo"],[130,0,5,"inst_axis_rx_fifo","inst_axis_rx_fifo"]]);