
****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/tb_fixed/xsim_script.tcl
# xsim {tb_fixed} -autoloadwcfg -runall
Time resolution is 1 ps
run -all

=== ADS Bus System Test Started ===


--- Iteration 0 ---
Generated: M1 addr=0x652 data=0x1, M2 addr=0xaf data=0x49
Random delay: 0 cycles
[MASTER_PORT master2_slave3_tb.master1 @55000] IDLE: Starting new transaction (addr=0x0652, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @65000] IDLE: Starting new transaction (addr=0x00af, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @65000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @65000] IDLE: Starting new transaction (addr=0x0652, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @75000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @85000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @125000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @125000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @145000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @165000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @165000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @265000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @265000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @275000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @275000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master1 @275000] WDATA setup cycle (holding, not transmitting yet), wdata=0x01
[SLAVE_PORT master2_slave3_tb.slave1.sp @285000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master1 @285000] WDATA transmitting: bit[0]=1, wdata=0x01
[SLAVE_PORT master2_slave3_tb.slave1.sp @295000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @295000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @295000] WDATA transmitting: bit[1]=0, wdata=0x01
[SLAVE_PORT master2_slave3_tb.slave1.sp @305000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @305000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @305000] WDATA transmitting: bit[2]=0, wdata=0x01
[SLAVE_PORT master2_slave3_tb.slave1.sp @315000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @315000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @315000] WDATA transmitting: bit[3]=0, wdata=0x01
[SLAVE_PORT master2_slave3_tb.slave1.sp @325000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @325000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @325000] WDATA transmitting: bit[4]=0, wdata=0x01
[SLAVE_PORT master2_slave3_tb.slave1.sp @335000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @335000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @335000] WDATA transmitting: bit[5]=0, wdata=0x01
[SLAVE_PORT master2_slave3_tb.slave1.sp @345000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @345000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @345000] WDATA transmitting: bit[6]=0, wdata=0x01
[SLAVE_PORT master2_slave3_tb.slave1.sp @355000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @355000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @355000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @355000] WDATA transmitting: bit[7]=0, wdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @355000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @365000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @365000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @365000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x01
[SLAVE_PORT master2_slave3_tb.slave1.sp @365000] WDATA COMPLETE: will write 0x02 to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @375000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @375000] SREADY state (WRITE): addr=0x652, wdata=0x01
[MASTER_PORT master2_slave3_tb.master2 @395000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @435000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @435000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @455000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @475000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @475000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @575000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @575000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @585000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @585000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @585000] WDATA setup cycle (holding, not transmitting yet), wdata=0x49
[SLAVE_PORT master2_slave3_tb.slave1.sp @595000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master2 @595000] WDATA transmitting: bit[0]=1, wdata=0x49
[SLAVE_PORT master2_slave3_tb.slave1.sp @605000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @605000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x01
[MASTER_PORT master2_slave3_tb.master2 @605000] WDATA transmitting: bit[1]=0, wdata=0x49
[SLAVE_PORT master2_slave3_tb.slave1.sp @615000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @615000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x01
[MASTER_PORT master2_slave3_tb.master2 @615000] WDATA transmitting: bit[2]=0, wdata=0x49
[SLAVE_PORT master2_slave3_tb.slave1.sp @625000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @625000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0x01
[MASTER_PORT master2_slave3_tb.master2 @625000] WDATA transmitting: bit[3]=1, wdata=0x49
[SLAVE_PORT master2_slave3_tb.slave1.sp @635000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @635000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0x01
[MASTER_PORT master2_slave3_tb.master2 @635000] WDATA transmitting: bit[4]=0, wdata=0x49
[SLAVE_PORT master2_slave3_tb.slave1.sp @645000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @645000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x09
[MASTER_PORT master2_slave3_tb.master2 @645000] WDATA transmitting: bit[5]=0, wdata=0x49
[SLAVE_PORT master2_slave3_tb.slave1.sp @655000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @655000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0x09
[MASTER_PORT master2_slave3_tb.master2 @655000] WDATA transmitting: bit[6]=1, wdata=0x49
[SLAVE_PORT master2_slave3_tb.slave1.sp @665000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @665000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x09
[MASTER_PORT master2_slave3_tb.master2 @665000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @665000] WDATA transmitting: bit[7]=0, wdata=0x49
[MASTER_PORT master2_slave3_tb.master2 @665000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @675000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @675000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @675000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x49
[SLAVE_PORT master2_slave3_tb.slave1.sp @675000] WDATA COMPLETE: will write 0x92 to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @685000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @685000] SREADY state (WRITE): addr=0x0af, wdata=0x49
PASS: Master 1 write to 0x652 successful
PASS: Master 2 write to 0xaf successful
[MASTER_PORT master2_slave3_tb.master2 @715000] IDLE: Starting new transaction (addr=0x00af, mode= READ), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @715000] IDLE: Starting new transaction (addr=0x0652, mode= READ), current rdata=0x00
Test 2: Waiting for transaction to start...
[MASTER_PORT master2_slave3_tb.master2 @725000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @725000] STATE: IDLE -> REQ, mode=0
Test 2: Transaction started, waiting for completion...
[MASTER_PORT master2_slave3_tb.master1 @745000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @785000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @785000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @805000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @825000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @825000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @925000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @925000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @935000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @935000] SREADY state (READ): addr=0x652, starting read
[SLAVE_PORT @945000] RVALID state: smemren=1, rvalid=0, smemrdata=0x00, smemaddr=0x652
[SLAVE_PORT @955000] RVALID state: smemren=1, rvalid=0, smemrdata=0x01, smemaddr=0x652
[SLAVE_PORT master2_slave3_tb.slave1.sp @965000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @965000] RVALID state: smemren=1, rvalid=1, smemrdata=0x01, smemaddr=0x652
[SLAVE_PORT master2_slave3_tb.slave1.sp @975000] RDATA transmission START, data=0x01
[MASTER_PORT master2_slave3_tb.master1 @995000] RDATA receiving: bit[0]=1, current_rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @1015000] RDATA receiving: bit[1]=0, current_rdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @1035000] RDATA receiving: bit[2]=0, current_rdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @1055000] RDATA receiving: bit[3]=0, current_rdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @1075000] RDATA receiving: bit[4]=0, current_rdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @1095000] RDATA receiving: bit[5]=0, current_rdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @1115000] RDATA receiving: bit[6]=0, current_rdata=0x01
[SLAVE_PORT master2_slave3_tb.slave1.sp @1125000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @1135000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @1135000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @1135000] Transitioning RDATA->IDLE, rdata=0x01, drdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @1135000] RDATA receiving: bit[7]=0, current_rdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @1135000] RDATA COMPLETE: final rdata will be 0x02 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @1165000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @1205000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @1205000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @1225000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @1245000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @1245000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @1345000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @1345000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @1355000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @1355000] SREADY state (READ): addr=0x0af, starting read
[SLAVE_PORT @1365000] RVALID state: smemren=1, rvalid=0, smemrdata=0x01, smemaddr=0x0af
[SLAVE_PORT @1375000] RVALID state: smemren=1, rvalid=0, smemrdata=0x49, smemaddr=0x0af
[SLAVE_PORT master2_slave3_tb.slave1.sp @1385000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @1385000] RVALID state: smemren=1, rvalid=1, smemrdata=0x49, smemaddr=0x0af
[SLAVE_PORT master2_slave3_tb.slave1.sp @1395000] RDATA transmission START, data=0x49
[MASTER_PORT master2_slave3_tb.master2 @1415000] RDATA receiving: bit[0]=1, current_rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @1435000] RDATA receiving: bit[1]=0, current_rdata=0x01
[MASTER_PORT master2_slave3_tb.master2 @1455000] RDATA receiving: bit[2]=0, current_rdata=0x01
[MASTER_PORT master2_slave3_tb.master2 @1475000] RDATA receiving: bit[3]=1, current_rdata=0x01
[MASTER_PORT master2_slave3_tb.master2 @1495000] RDATA receiving: bit[4]=0, current_rdata=0x09
[MASTER_PORT master2_slave3_tb.master2 @1515000] RDATA receiving: bit[5]=0, current_rdata=0x09
[MASTER_PORT master2_slave3_tb.master2 @1535000] RDATA receiving: bit[6]=1, current_rdata=0x09
[SLAVE_PORT master2_slave3_tb.slave1.sp @1545000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @1555000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @1555000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @1555000] Transitioning RDATA->IDLE, rdata=0x49, drdata=0x49
[MASTER_PORT master2_slave3_tb.master2 @1555000] RDATA receiving: bit[7]=0, current_rdata=0x49
[MASTER_PORT master2_slave3_tb.master2 @1555000] RDATA COMPLETE: final rdata will be 0x92 after clock edge
Test 2: Transactions complete
PASS: Master 1 read from 0x652 successful
PASS: Master 2 read from 0xaf successful
Starting Test 3: Write-Read Conflict
TEST3: M2 WRITE addr=0x1d9c, wdata=0x4a
Random delay: 3 cycles
[MASTER_PORT master2_slave3_tb.master2 @1585000] IDLE: Starting new transaction (addr=0x1d9c, mode=WRITE), current rdata=0x49
[MASTER_PORT master2_slave3_tb.master2 @1595000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @1595000] IDLE: Starting new transaction (addr=0x1d9c, mode=WRITE), current rdata=0x49
[MASTER_PORT master2_slave3_tb.master2 @1615000] STATE: REQ -> SADDR, mode=1
TEST3: M1 READ addr=0x1d9c (should match M2 write addr)
[MASTER_PORT master2_slave3_tb.master1 @1625000] IDLE: Starting new transaction (addr=0x1d9c, mode= READ), current rdata=0x01
TEST3: Transactions issued, waiting for completion...
TEST3: Initial state - d1_ready=1, d2_ready=0, s_ready=1
TEST3: Waiting for transaction to start (ready to go low)...
TEST3: Transaction started, waiting for all to complete...
[MASTER_PORT master2_slave3_tb.master1 @1635000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @1655000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @1655000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @1675000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @1695000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @1695000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @1795000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @1805000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @1805000] WDATA setup cycle (holding, not transmitting yet), wdata=0x4a
[SLAVE_PORT master2_slave3_tb.slave2.sp @1815000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @1815000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @1815000] WDATA transmitting: bit[0]=0, wdata=0x4a
[SLAVE_PORT master2_slave3_tb.slave2.sp @1825000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @1825000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @1825000] WDATA transmitting: bit[1]=1, wdata=0x4a
[SLAVE_PORT master2_slave3_tb.slave2.sp @1835000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @1835000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @1835000] WDATA transmitting: bit[2]=0, wdata=0x4a
[SLAVE_PORT master2_slave3_tb.slave2.sp @1845000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @1845000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0x02
[MASTER_PORT master2_slave3_tb.master2 @1845000] WDATA transmitting: bit[3]=1, wdata=0x4a
[SLAVE_PORT master2_slave3_tb.slave2.sp @1855000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @1855000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0x02
[MASTER_PORT master2_slave3_tb.master2 @1855000] WDATA transmitting: bit[4]=0, wdata=0x4a
[SLAVE_PORT master2_slave3_tb.slave2.sp @1865000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @1865000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x0a
[MASTER_PORT master2_slave3_tb.master2 @1865000] WDATA transmitting: bit[5]=0, wdata=0x4a
[SLAVE_PORT master2_slave3_tb.slave2.sp @1875000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @1875000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0x0a
[MASTER_PORT master2_slave3_tb.master2 @1875000] WDATA transmitting: bit[6]=1, wdata=0x4a
[SLAVE_PORT master2_slave3_tb.slave2.sp @1885000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @1885000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x0a
[MASTER_PORT master2_slave3_tb.master2 @1885000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @1885000] WDATA transmitting: bit[7]=0, wdata=0x4a
[MASTER_PORT master2_slave3_tb.master2 @1885000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave2.sp @1895000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @1895000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @1895000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x4a
[SLAVE_PORT master2_slave3_tb.slave2.sp @1895000] WDATA COMPLETE: will write 0x94 to memory
[SLAVE_PORT master2_slave3_tb.slave2.sp @1905000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @1905000] SREADY state (WRITE): addr=0xd9c, wdata=0x4a
[MASTER_PORT master2_slave3_tb.master1 @1925000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @1965000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @1965000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @1985000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @2005000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @2005000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @2105000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @2115000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @2125000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @2125000] SREADY state (READ): addr=0xd9c, starting read
[SLAVE_PORT @2135000] RVALID state: smemren=1, rvalid=0, smemrdata=0x00, smemaddr=0xd9c
[SLAVE_PORT @2145000] RVALID state: smemren=1, rvalid=0, smemrdata=0x4a, smemaddr=0xd9c
[SLAVE_PORT master2_slave3_tb.slave2.sp @2155000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @2155000] RVALID state: smemren=1, rvalid=1, smemrdata=0x4a, smemaddr=0xd9c
[SLAVE_PORT master2_slave3_tb.slave2.sp @2165000] RDATA transmission START, data=0x4a
[MASTER_PORT master2_slave3_tb.master1 @2185000] RDATA receiving: bit[0]=0, current_rdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @2205000] RDATA receiving: bit[1]=1, current_rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @2225000] RDATA receiving: bit[2]=0, current_rdata=0x02
[MASTER_PORT master2_slave3_tb.master1 @2245000] RDATA receiving: bit[3]=1, current_rdata=0x02
[MASTER_PORT master2_slave3_tb.master1 @2265000] RDATA receiving: bit[4]=0, current_rdata=0x0a
[MASTER_PORT master2_slave3_tb.master1 @2285000] RDATA receiving: bit[5]=0, current_rdata=0x0a
[MASTER_PORT master2_slave3_tb.master1 @2305000] RDATA receiving: bit[6]=1, current_rdata=0x0a
[SLAVE_PORT master2_slave3_tb.slave2.sp @2315000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @2325000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @2325000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @2325000] Transitioning RDATA->IDLE, rdata=0x4a, drdata=0x4a
[MASTER_PORT master2_slave3_tb.master1 @2325000] RDATA receiving: bit[7]=0, current_rdata=0x4a
[MASTER_PORT master2_slave3_tb.master1 @2325000] RDATA COMPLETE: final rdata will be 0x94 after clock edge
TEST3: All transactions complete
TEST3 VERIFY: d2_addr=0x1d9c, d2_wdata=0x4a, slave_mem_data=0x4a, d1_rdata=0x4a
PASS: Write-Read conflict test successful

--- Iteration 1 ---
Generated: M1 addr=0x2e4b data=0x2c, M2 addr=0x29e3 data=0xc8
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master1 @2355000] IDLE: Starting new transaction (addr=0x2e4b, mode=WRITE), current rdata=0x4a
[MASTER_PORT master2_slave3_tb.master1 @2365000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @2365000] IDLE: Starting new transaction (addr=0x2e4b, mode=WRITE), current rdata=0x4a
[MASTER_PORT master2_slave3_tb.master1 @2385000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @2425000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @2425000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @2445000] IDLE: Starting new transaction (addr=0x29e3, mode=WRITE), current rdata=0x49
[MASTER_PORT master2_slave3_tb.master1 @2445000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @2455000] STATE: IDLE -> REQ, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2465000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2465000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @2565000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2575000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @2575000] WDATA setup cycle (holding, not transmitting yet), wdata=0x2c
[SLAVE_PORT master2_slave3_tb.slave3.sp @2585000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @2585000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master1 @2585000] WDATA transmitting: bit[0]=0, wdata=0x2c
[SLAVE_PORT master2_slave3_tb.slave3.sp @2595000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @2595000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @2595000] WDATA transmitting: bit[1]=0, wdata=0x2c
[SLAVE_PORT master2_slave3_tb.slave3.sp @2605000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @2605000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @2605000] WDATA transmitting: bit[2]=1, wdata=0x2c
[SLAVE_PORT master2_slave3_tb.slave3.sp @2615000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2615000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @2615000] WDATA transmitting: bit[3]=1, wdata=0x2c
[SLAVE_PORT master2_slave3_tb.slave3.sp @2625000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2625000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0x04
[MASTER_PORT master2_slave3_tb.master1 @2625000] WDATA transmitting: bit[4]=0, wdata=0x2c
[SLAVE_PORT master2_slave3_tb.slave3.sp @2635000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @2635000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x0c
[MASTER_PORT master2_slave3_tb.master1 @2635000] WDATA transmitting: bit[5]=1, wdata=0x2c
[SLAVE_PORT master2_slave3_tb.slave3.sp @2645000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2645000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x0c
[MASTER_PORT master2_slave3_tb.master1 @2645000] WDATA transmitting: bit[6]=0, wdata=0x2c
[SLAVE_PORT master2_slave3_tb.slave3.sp @2655000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @2655000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0x2c
[MASTER_PORT master2_slave3_tb.master1 @2655000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @2655000] WDATA transmitting: bit[7]=0, wdata=0x2c
[MASTER_PORT master2_slave3_tb.master1 @2655000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave3.sp @2665000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2665000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @2665000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x2c
[SLAVE_PORT master2_slave3_tb.slave3.sp @2665000] WDATA COMPLETE: will write 0x58 to memory
[SLAVE_PORT master2_slave3_tb.slave3.sp @2675000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @2675000] SREADY state (WRITE): addr=0xe4b, wdata=0x2c
[MASTER_PORT master2_slave3_tb.master2 @2695000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @2735000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @2735000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @2755000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2775000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2775000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @2875000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2885000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @2885000] WDATA setup cycle (holding, not transmitting yet), wdata=0xc8
[SLAVE_PORT master2_slave3_tb.slave3.sp @2895000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @2895000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @2895000] WDATA transmitting: bit[0]=0, wdata=0xc8
[SLAVE_PORT master2_slave3_tb.slave3.sp @2905000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @2905000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0x2c
[MASTER_PORT master2_slave3_tb.master2 @2905000] WDATA transmitting: bit[1]=0, wdata=0xc8
[SLAVE_PORT master2_slave3_tb.slave3.sp @2915000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @2915000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x2c
[MASTER_PORT master2_slave3_tb.master2 @2915000] WDATA transmitting: bit[2]=0, wdata=0xc8
[SLAVE_PORT master2_slave3_tb.slave3.sp @2925000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @2925000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0x2c
[MASTER_PORT master2_slave3_tb.master2 @2925000] WDATA transmitting: bit[3]=1, wdata=0xc8
[SLAVE_PORT master2_slave3_tb.slave3.sp @2935000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2935000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0x28
[MASTER_PORT master2_slave3_tb.master2 @2935000] WDATA transmitting: bit[4]=0, wdata=0xc8
[SLAVE_PORT master2_slave3_tb.slave3.sp @2945000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @2945000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x28
[MASTER_PORT master2_slave3_tb.master2 @2945000] WDATA transmitting: bit[5]=0, wdata=0xc8
[SLAVE_PORT master2_slave3_tb.slave3.sp @2955000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @2955000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0x28
[MASTER_PORT master2_slave3_tb.master2 @2955000] WDATA transmitting: bit[6]=1, wdata=0xc8
[SLAVE_PORT master2_slave3_tb.slave3.sp @2965000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2965000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x08
[MASTER_PORT master2_slave3_tb.master2 @2965000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @2965000] WDATA transmitting: bit[7]=1, wdata=0xc8
[MASTER_PORT master2_slave3_tb.master2 @2965000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave3.sp @2975000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2975000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2975000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0x48
[SLAVE_PORT master2_slave3_tb.slave3.sp @2975000] WDATA COMPLETE: will write 0x91 to memory
[SLAVE_PORT master2_slave3_tb.slave3.sp @2985000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @2985000] SREADY state (WRITE): addr=0x9e3, wdata=0xc8
PASS: Master 1 write to 0x2e4b successful
PASS: Master 2 write to 0x29e3 successful
[MASTER_PORT master2_slave3_tb.master2 @3015000] IDLE: Starting new transaction (addr=0x29e3, mode= READ), current rdata=0x49
[MASTER_PORT master2_slave3_tb.master1 @3015000] IDLE: Starting new transaction (addr=0x2e4b, mode= READ), current rdata=0x4a
Test 2: Waiting for transaction to start...
[MASTER_PORT master2_slave3_tb.master2 @3025000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3025000] STATE: IDLE -> REQ, mode=0
Test 2: Transaction started, waiting for completion...
[MASTER_PORT master2_slave3_tb.master1 @3045000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3085000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3085000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @3105000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3125000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3125000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @3225000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3235000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3245000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @3245000] SREADY state (READ): addr=0xe4b, starting read
[MASTER_PORT master2_slave3_tb.master1 @3265000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @3275000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3295000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @3315000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @3315000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @3375000] STATE: WAIT -> IDLE, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3415000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @3415000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3425000] RDATA transmission START, data=0x2c
[MASTER_PORT master2_slave3_tb.master1 @3445000] RDATA receiving: bit[0]=0, current_rdata=0x4a
[MASTER_PORT master2_slave3_tb.master1 @3465000] RDATA receiving: bit[1]=0, current_rdata=0x4a
[MASTER_PORT master2_slave3_tb.master1 @3485000] RDATA receiving: bit[2]=1, current_rdata=0x48
[MASTER_PORT master2_slave3_tb.master1 @3505000] RDATA receiving: bit[3]=1, current_rdata=0x4c
[MASTER_PORT master2_slave3_tb.master1 @3525000] RDATA receiving: bit[4]=0, current_rdata=0x4c
[MASTER_PORT master2_slave3_tb.master1 @3545000] RDATA receiving: bit[5]=1, current_rdata=0x4c
[MASTER_PORT master2_slave3_tb.master1 @3565000] RDATA receiving: bit[6]=0, current_rdata=0x6c
[SLAVE_PORT master2_slave3_tb.slave3.sp @3575000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @3585000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @3585000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3585000] Transitioning RDATA->IDLE, rdata=0x2c, drdata=0x2c
[MASTER_PORT master2_slave3_tb.master1 @3585000] RDATA receiving: bit[7]=0, current_rdata=0x2c
[MASTER_PORT master2_slave3_tb.master1 @3585000] RDATA COMPLETE: final rdata will be 0x58 after clock edge
Test 2: Transactions complete
PASS: Master 1 read from 0x2e4b successful
INFO: Master 2 read denied by arbiter (addr: 0x29e3)
Starting Test 3: Write-Read Conflict
TEST3: M2 WRITE addr=0x1d13, wdata=0xf4
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master2 @3615000] IDLE: Starting new transaction (addr=0x1d13, mode=WRITE), current rdata=0x49
[MASTER_PORT master2_slave3_tb.master2 @3625000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @3625000] IDLE: Starting new transaction (addr=0x1d13, mode=WRITE), current rdata=0x49
[MASTER_PORT master2_slave3_tb.master2 @3645000] STATE: REQ -> SADDR, mode=1
TEST3: M1 READ addr=0x1d13 (should match M2 write addr)
[MASTER_PORT master2_slave3_tb.master2 @3685000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @3685000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @3685000] IDLE: Starting new transaction (addr=0x1d13, mode= READ), current rdata=0x2c
TEST3: Transactions issued, waiting for completion...
TEST3: Initial state - d1_ready=1, d2_ready=0, s_ready=1
TEST3: Waiting for transaction to start (ready to go low)...
TEST3: Transaction started, waiting for all to complete...
[MASTER_PORT master2_slave3_tb.master1 @3695000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @3705000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @3725000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @3725000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @3825000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @3835000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @3835000] WDATA setup cycle (holding, not transmitting yet), wdata=0xf4
[SLAVE_PORT master2_slave3_tb.slave2.sp @3845000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @3845000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @3845000] WDATA transmitting: bit[0]=0, wdata=0xf4
[SLAVE_PORT master2_slave3_tb.slave2.sp @3855000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @3855000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0x4a
[MASTER_PORT master2_slave3_tb.master2 @3855000] WDATA transmitting: bit[1]=0, wdata=0xf4
[SLAVE_PORT master2_slave3_tb.slave2.sp @3865000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @3865000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x4a
[MASTER_PORT master2_slave3_tb.master2 @3865000] WDATA transmitting: bit[2]=1, wdata=0xf4
[SLAVE_PORT master2_slave3_tb.slave2.sp @3875000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @3875000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x48
[MASTER_PORT master2_slave3_tb.master2 @3875000] WDATA transmitting: bit[3]=0, wdata=0xf4
[SLAVE_PORT master2_slave3_tb.slave2.sp @3885000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @3885000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0x4c
[MASTER_PORT master2_slave3_tb.master2 @3885000] WDATA transmitting: bit[4]=1, wdata=0xf4
[SLAVE_PORT master2_slave3_tb.slave2.sp @3895000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @3895000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0x44
[MASTER_PORT master2_slave3_tb.master2 @3895000] WDATA transmitting: bit[5]=1, wdata=0xf4
[SLAVE_PORT master2_slave3_tb.slave2.sp @3905000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @3905000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x54
[MASTER_PORT master2_slave3_tb.master2 @3905000] WDATA transmitting: bit[6]=1, wdata=0xf4
[SLAVE_PORT master2_slave3_tb.slave2.sp @3915000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @3915000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x74
[MASTER_PORT master2_slave3_tb.master2 @3915000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @3915000] WDATA transmitting: bit[7]=1, wdata=0xf4
[MASTER_PORT master2_slave3_tb.master2 @3915000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave2.sp @3925000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @3925000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @3925000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0x74
[SLAVE_PORT master2_slave3_tb.slave2.sp @3925000] WDATA COMPLETE: will write 0xe9 to memory
[SLAVE_PORT master2_slave3_tb.slave2.sp @3935000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @3935000] SREADY state (WRITE): addr=0xd13, wdata=0xf4
[MASTER_PORT master2_slave3_tb.master1 @3955000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3995000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3995000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @4015000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @4035000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @4035000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @4135000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @4145000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @4155000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @4155000] SREADY state (READ): addr=0xd13, starting read
[SLAVE_PORT @4165000] RVALID state: smemren=1, rvalid=0, smemrdata=0x4a, smemaddr=0xd13
[SLAVE_PORT @4175000] RVALID state: smemren=1, rvalid=0, smemrdata=0xf4, smemaddr=0xd13
[SLAVE_PORT master2_slave3_tb.slave2.sp @4185000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @4185000] RVALID state: smemren=1, rvalid=1, smemrdata=0xf4, smemaddr=0xd13
[SLAVE_PORT master2_slave3_tb.slave2.sp @4195000] RDATA transmission START, data=0xf4
[MASTER_PORT master2_slave3_tb.master1 @4215000] RDATA receiving: bit[0]=0, current_rdata=0x2c
[MASTER_PORT master2_slave3_tb.master1 @4235000] RDATA receiving: bit[1]=0, current_rdata=0x2c
[MASTER_PORT master2_slave3_tb.master1 @4255000] RDATA receiving: bit[2]=1, current_rdata=0x2c
[MASTER_PORT master2_slave3_tb.master1 @4275000] RDATA receiving: bit[3]=0, current_rdata=0x2c
[MASTER_PORT master2_slave3_tb.master1 @4295000] RDATA receiving: bit[4]=1, current_rdata=0x24
[MASTER_PORT master2_slave3_tb.master1 @4315000] RDATA receiving: bit[5]=1, current_rdata=0x34
[MASTER_PORT master2_slave3_tb.master1 @4335000] RDATA receiving: bit[6]=1, current_rdata=0x34
[SLAVE_PORT master2_slave3_tb.slave2.sp @4345000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @4355000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @4355000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @4355000] Transitioning RDATA->IDLE, rdata=0x74, drdata=0x74
[MASTER_PORT master2_slave3_tb.master1 @4355000] RDATA receiving: bit[7]=1, current_rdata=0x74
[MASTER_PORT master2_slave3_tb.master1 @4355000] RDATA COMPLETE: final rdata will be 0xe9 after clock edge
TEST3: All transactions complete
TEST3 VERIFY: d2_addr=0x1d13, d2_wdata=0xf4, slave_mem_data=0xf4, d1_rdata=0xf4
PASS: Write-Read conflict test successful

--- Iteration 2 ---
Generated: M1 addr=0x16f6 data=0xed, M2 addr=0x30c data=0x0
Random delay: 3 cycles
[MASTER_PORT master2_slave3_tb.master1 @4385000] IDLE: Starting new transaction (addr=0x16f6, mode=WRITE), current rdata=0xf4
[MASTER_PORT master2_slave3_tb.master1 @4395000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @4395000] IDLE: Starting new transaction (addr=0x16f6, mode=WRITE), current rdata=0xf4
[MASTER_PORT master2_slave3_tb.master1 @4415000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @4425000] IDLE: Starting new transaction (addr=0x030c, mode=WRITE), current rdata=0x49
[MASTER_PORT master2_slave3_tb.master2 @4435000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @4455000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @4455000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @4475000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @4495000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @4495000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @4595000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @4605000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @4605000] WDATA setup cycle (holding, not transmitting yet), wdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @4615000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @4615000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master1 @4615000] WDATA transmitting: bit[0]=1, wdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @4625000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @4625000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0xf4
[MASTER_PORT master2_slave3_tb.master1 @4625000] WDATA transmitting: bit[1]=0, wdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @4635000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @4635000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @4635000] WDATA transmitting: bit[2]=1, wdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @4645000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @4645000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @4645000] WDATA transmitting: bit[3]=1, wdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @4655000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @4655000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @4655000] WDATA transmitting: bit[4]=0, wdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @4665000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @4665000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0xfd
[MASTER_PORT master2_slave3_tb.master1 @4665000] WDATA transmitting: bit[5]=1, wdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @4675000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @4675000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @4675000] WDATA transmitting: bit[6]=1, wdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @4685000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @4685000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @4685000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @4685000] WDATA transmitting: bit[7]=1, wdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @4685000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave2.sp @4695000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @4695000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @4695000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @4695000] WDATA COMPLETE: will write 0xdb to memory
[SLAVE_PORT master2_slave3_tb.slave2.sp @4705000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @4705000] SREADY state (WRITE): addr=0x6f6, wdata=0xed
[MASTER_PORT master2_slave3_tb.master2 @4725000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @4765000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @4765000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @4785000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @4805000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @4805000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @4905000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @4905000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @4915000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @4915000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @4915000] WDATA setup cycle (holding, not transmitting yet), wdata=0x00
[SLAVE_PORT master2_slave3_tb.slave1.sp @4925000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master2 @4925000] WDATA transmitting: bit[0]=0, wdata=0x00
[SLAVE_PORT master2_slave3_tb.slave1.sp @4935000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @4935000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0x49
[MASTER_PORT master2_slave3_tb.master2 @4935000] WDATA transmitting: bit[1]=0, wdata=0x00
[SLAVE_PORT master2_slave3_tb.slave1.sp @4945000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @4945000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x48
[MASTER_PORT master2_slave3_tb.master2 @4945000] WDATA transmitting: bit[2]=0, wdata=0x00
[SLAVE_PORT master2_slave3_tb.slave1.sp @4955000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @4955000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0x48
[MASTER_PORT master2_slave3_tb.master2 @4955000] WDATA transmitting: bit[3]=0, wdata=0x00
[SLAVE_PORT master2_slave3_tb.slave1.sp @4965000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @4965000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0x48
[MASTER_PORT master2_slave3_tb.master2 @4965000] WDATA transmitting: bit[4]=0, wdata=0x00
[SLAVE_PORT master2_slave3_tb.slave1.sp @4975000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @4975000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x40
[MASTER_PORT master2_slave3_tb.master2 @4975000] WDATA transmitting: bit[5]=0, wdata=0x00
[SLAVE_PORT master2_slave3_tb.slave1.sp @4985000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @4985000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0x40
[MASTER_PORT master2_slave3_tb.master2 @4985000] WDATA transmitting: bit[6]=0, wdata=0x00
[SLAVE_PORT master2_slave3_tb.slave1.sp @4995000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @4995000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0x40
[MASTER_PORT master2_slave3_tb.master2 @4995000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @4995000] WDATA transmitting: bit[7]=0, wdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @4995000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @5005000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @5005000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @5005000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x00
[SLAVE_PORT master2_slave3_tb.slave1.sp @5005000] WDATA COMPLETE: will write 0x00 to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @5015000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @5015000] SREADY state (WRITE): addr=0x30c, wdata=0x00
PASS: Master 1 write to 0x16f6 successful
PASS: Master 2 write to 0x30c successful
[MASTER_PORT master2_slave3_tb.master2 @5045000] IDLE: Starting new transaction (addr=0x030c, mode= READ), current rdata=0x49
[MASTER_PORT master2_slave3_tb.master1 @5045000] IDLE: Starting new transaction (addr=0x16f6, mode= READ), current rdata=0xf4
Test 2: Waiting for transaction to start...
[MASTER_PORT master2_slave3_tb.master2 @5055000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @5055000] STATE: IDLE -> REQ, mode=0
Test 2: Transaction started, waiting for completion...
[MASTER_PORT master2_slave3_tb.master1 @5075000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @5115000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @5115000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @5135000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @5155000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @5155000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @5255000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @5265000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @5275000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @5275000] SREADY state (READ): addr=0x6f6, starting read
[SLAVE_PORT @5285000] RVALID state: smemren=1, rvalid=0, smemrdata=0xf4, smemaddr=0x6f6
[SLAVE_PORT @5295000] RVALID state: smemren=1, rvalid=0, smemrdata=0xed, smemaddr=0x6f6
[SLAVE_PORT master2_slave3_tb.slave2.sp @5305000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @5305000] RVALID state: smemren=1, rvalid=1, smemrdata=0xed, smemaddr=0x6f6
[SLAVE_PORT master2_slave3_tb.slave2.sp @5315000] RDATA transmission START, data=0xed
[MASTER_PORT master2_slave3_tb.master1 @5335000] RDATA receiving: bit[0]=1, current_rdata=0xf4
[MASTER_PORT master2_slave3_tb.master1 @5355000] RDATA receiving: bit[1]=0, current_rdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @5375000] RDATA receiving: bit[2]=1, current_rdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @5395000] RDATA receiving: bit[3]=1, current_rdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @5415000] RDATA receiving: bit[4]=0, current_rdata=0xfd
[MASTER_PORT master2_slave3_tb.master1 @5435000] RDATA receiving: bit[5]=1, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @5455000] RDATA receiving: bit[6]=1, current_rdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @5465000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @5475000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @5475000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @5475000] Transitioning RDATA->IDLE, rdata=0xed, drdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @5475000] RDATA receiving: bit[7]=1, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @5475000] RDATA COMPLETE: final rdata will be 0xdb after clock edge
[MASTER_PORT master2_slave3_tb.master2 @5505000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @5545000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @5545000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @5565000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @5585000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @5585000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @5685000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @5685000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @5695000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @5695000] SREADY state (READ): addr=0x30c, starting read
[SLAVE_PORT @5705000] RVALID state: smemren=1, rvalid=0, smemrdata=0x49, smemaddr=0x30c
[SLAVE_PORT @5715000] RVALID state: smemren=1, rvalid=0, smemrdata=0x00, smemaddr=0x30c
[SLAVE_PORT master2_slave3_tb.slave1.sp @5725000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @5725000] RVALID state: smemren=1, rvalid=1, smemrdata=0x00, smemaddr=0x30c
[SLAVE_PORT master2_slave3_tb.slave1.sp @5735000] RDATA transmission START, data=0x00
[MASTER_PORT master2_slave3_tb.master2 @5755000] RDATA receiving: bit[0]=0, current_rdata=0x49
[MASTER_PORT master2_slave3_tb.master2 @5775000] RDATA receiving: bit[1]=0, current_rdata=0x48
[MASTER_PORT master2_slave3_tb.master2 @5795000] RDATA receiving: bit[2]=0, current_rdata=0x48
[MASTER_PORT master2_slave3_tb.master2 @5815000] RDATA receiving: bit[3]=0, current_rdata=0x48
[MASTER_PORT master2_slave3_tb.master2 @5835000] RDATA receiving: bit[4]=0, current_rdata=0x40
[MASTER_PORT master2_slave3_tb.master2 @5855000] RDATA receiving: bit[5]=0, current_rdata=0x40
[MASTER_PORT master2_slave3_tb.master2 @5875000] RDATA receiving: bit[6]=0, current_rdata=0x40
[SLAVE_PORT master2_slave3_tb.slave1.sp @5885000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @5895000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @5895000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @5895000] Transitioning RDATA->IDLE, rdata=0x00, drdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @5895000] RDATA receiving: bit[7]=0, current_rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @5895000] RDATA COMPLETE: final rdata will be 0x00 after clock edge
Test 2: Transactions complete
PASS: Master 1 read from 0x16f6 successful
PASS: Master 2 read from 0x30c successful
Starting Test 3: Write-Read Conflict
TEST3: M2 WRITE addr=0x13f7, wdata=0xed
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master2 @5925000] IDLE: Starting new transaction (addr=0x13f7, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @5935000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @5935000] IDLE: Starting new transaction (addr=0x13f7, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @5955000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @5995000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @5995000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
TEST3: M1 READ addr=0x13f7 (should match M2 write addr)
[MASTER_PORT master2_slave3_tb.master2 @6015000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @6015000] IDLE: Starting new transaction (addr=0x13f7, mode= READ), current rdata=0xed
TEST3: Transactions issued, waiting for completion...
TEST3: Initial state - d1_ready=1, d2_ready=0, s_ready=1
TEST3: Waiting for transaction to start (ready to go low)...
TEST3: Transaction started, waiting for all to complete...
[MASTER_PORT master2_slave3_tb.master1 @6025000] STATE: IDLE -> REQ, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @6035000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @6035000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @6135000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @6145000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @6145000] WDATA setup cycle (holding, not transmitting yet), wdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @6155000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @6155000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @6155000] WDATA transmitting: bit[0]=1, wdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @6165000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @6165000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0xed
[MASTER_PORT master2_slave3_tb.master2 @6165000] WDATA transmitting: bit[1]=0, wdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @6175000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @6175000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0xed
[MASTER_PORT master2_slave3_tb.master2 @6175000] WDATA transmitting: bit[2]=1, wdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @6185000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @6185000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0xed
[MASTER_PORT master2_slave3_tb.master2 @6185000] WDATA transmitting: bit[3]=1, wdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @6195000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @6195000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0xed
[MASTER_PORT master2_slave3_tb.master2 @6195000] WDATA transmitting: bit[4]=0, wdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @6205000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @6205000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0xed
[MASTER_PORT master2_slave3_tb.master2 @6205000] WDATA transmitting: bit[5]=1, wdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @6215000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @6215000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0xed
[MASTER_PORT master2_slave3_tb.master2 @6215000] WDATA transmitting: bit[6]=1, wdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @6225000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @6225000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0xed
[MASTER_PORT master2_slave3_tb.master2 @6225000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @6225000] WDATA transmitting: bit[7]=1, wdata=0xed
[MASTER_PORT master2_slave3_tb.master2 @6225000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave2.sp @6235000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @6235000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @6235000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @6235000] WDATA COMPLETE: will write 0xdb to memory
[SLAVE_PORT master2_slave3_tb.slave2.sp @6245000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @6245000] SREADY state (WRITE): addr=0x3f7, wdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6265000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @6305000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @6305000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @6325000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @6345000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @6345000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @6445000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @6455000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @6465000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @6465000] SREADY state (READ): addr=0x3f7, starting read
[SLAVE_PORT @6475000] RVALID state: smemren=1, rvalid=0, smemrdata=0xed, smemaddr=0x3f7
[SLAVE_PORT @6485000] RVALID state: smemren=1, rvalid=0, smemrdata=0xed, smemaddr=0x3f7
[SLAVE_PORT master2_slave3_tb.slave2.sp @6495000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @6495000] RVALID state: smemren=1, rvalid=1, smemrdata=0xed, smemaddr=0x3f7
[SLAVE_PORT master2_slave3_tb.slave2.sp @6505000] RDATA transmission START, data=0xed
[MASTER_PORT master2_slave3_tb.master1 @6525000] RDATA receiving: bit[0]=1, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6545000] RDATA receiving: bit[1]=0, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6565000] RDATA receiving: bit[2]=1, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6585000] RDATA receiving: bit[3]=1, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6605000] RDATA receiving: bit[4]=0, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6625000] RDATA receiving: bit[5]=1, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6645000] RDATA receiving: bit[6]=1, current_rdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @6655000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @6665000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @6665000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @6665000] Transitioning RDATA->IDLE, rdata=0xed, drdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6665000] RDATA receiving: bit[7]=1, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6665000] RDATA COMPLETE: final rdata will be 0xdb after clock edge
TEST3: All transactions complete
TEST3 VERIFY: d2_addr=0x13f7, d2_wdata=0xed, slave_mem_data=0xed, d1_rdata=0xed
PASS: Write-Read conflict test successful

--- Iteration 3 ---
Generated: M1 addr=0x2703 data=0x35, M2 addr=0x243b data=0x2c
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master1 @6695000] IDLE: Starting new transaction (addr=0x2703, mode=WRITE), current rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6705000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @6705000] IDLE: Starting new transaction (addr=0x2703, mode=WRITE), current rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6725000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @6765000] IDLE: Starting new transaction (addr=0x243b, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @6765000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @6765000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @6775000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @6785000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @6805000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @6805000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @6905000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @6915000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @6915000] WDATA setup cycle (holding, not transmitting yet), wdata=0x35
[SLAVE_PORT master2_slave3_tb.slave3.sp @6925000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @6925000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master1 @6925000] WDATA transmitting: bit[0]=1, wdata=0x35
[SLAVE_PORT master2_slave3_tb.slave3.sp @6935000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @6935000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0xc8
[MASTER_PORT master2_slave3_tb.master1 @6935000] WDATA transmitting: bit[1]=0, wdata=0x35
[SLAVE_PORT master2_slave3_tb.slave3.sp @6945000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @6945000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0xc9
[MASTER_PORT master2_slave3_tb.master1 @6945000] WDATA transmitting: bit[2]=1, wdata=0x35
[SLAVE_PORT master2_slave3_tb.slave3.sp @6955000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @6955000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0xc9
[MASTER_PORT master2_slave3_tb.master1 @6955000] WDATA transmitting: bit[3]=0, wdata=0x35
[SLAVE_PORT master2_slave3_tb.slave3.sp @6965000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @6965000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0xcd
[MASTER_PORT master2_slave3_tb.master1 @6965000] WDATA transmitting: bit[4]=1, wdata=0x35
[SLAVE_PORT master2_slave3_tb.slave3.sp @6975000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @6975000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0xc5
[MASTER_PORT master2_slave3_tb.master1 @6975000] WDATA transmitting: bit[5]=1, wdata=0x35
[SLAVE_PORT master2_slave3_tb.slave3.sp @6985000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @6985000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0xd5
[MASTER_PORT master2_slave3_tb.master1 @6985000] WDATA transmitting: bit[6]=0, wdata=0x35
[SLAVE_PORT master2_slave3_tb.slave3.sp @6995000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @6995000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @6995000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @6995000] WDATA transmitting: bit[7]=0, wdata=0x35
[MASTER_PORT master2_slave3_tb.master1 @6995000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave3.sp @7005000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @7005000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7005000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0xb5
[SLAVE_PORT master2_slave3_tb.slave3.sp @7005000] WDATA COMPLETE: will write 0x6a to memory
[SLAVE_PORT master2_slave3_tb.slave3.sp @7015000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @7015000] SREADY state (WRITE): addr=0x703, wdata=0x35
[MASTER_PORT master2_slave3_tb.master2 @7035000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @7075000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @7075000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @7095000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @7115000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @7115000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @7215000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @7225000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @7225000] WDATA setup cycle (holding, not transmitting yet), wdata=0x2c
[SLAVE_PORT master2_slave3_tb.slave3.sp @7235000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7235000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @7235000] WDATA transmitting: bit[0]=0, wdata=0x2c
[SLAVE_PORT master2_slave3_tb.slave3.sp @7245000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7245000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0x35
[MASTER_PORT master2_slave3_tb.master2 @7245000] WDATA transmitting: bit[1]=0, wdata=0x2c
[SLAVE_PORT master2_slave3_tb.slave3.sp @7255000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7255000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x34
[MASTER_PORT master2_slave3_tb.master2 @7255000] WDATA transmitting: bit[2]=1, wdata=0x2c
[SLAVE_PORT master2_slave3_tb.slave3.sp @7265000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @7265000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x34
[MASTER_PORT master2_slave3_tb.master2 @7265000] WDATA transmitting: bit[3]=1, wdata=0x2c
[SLAVE_PORT master2_slave3_tb.slave3.sp @7275000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @7275000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0x34
[MASTER_PORT master2_slave3_tb.master2 @7275000] WDATA transmitting: bit[4]=0, wdata=0x2c
[SLAVE_PORT master2_slave3_tb.slave3.sp @7285000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7285000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x3c
[MASTER_PORT master2_slave3_tb.master2 @7285000] WDATA transmitting: bit[5]=1, wdata=0x2c
[SLAVE_PORT master2_slave3_tb.slave3.sp @7295000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @7295000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x2c
[MASTER_PORT master2_slave3_tb.master2 @7295000] WDATA transmitting: bit[6]=0, wdata=0x2c
[SLAVE_PORT master2_slave3_tb.slave3.sp @7305000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7305000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0x2c
[MASTER_PORT master2_slave3_tb.master2 @7305000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @7305000] WDATA transmitting: bit[7]=0, wdata=0x2c
[MASTER_PORT master2_slave3_tb.master2 @7305000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave3.sp @7315000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @7315000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7315000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x2c
[SLAVE_PORT master2_slave3_tb.slave3.sp @7315000] WDATA COMPLETE: will write 0x58 to memory
[SLAVE_PORT master2_slave3_tb.slave3.sp @7325000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @7325000] SREADY state (WRITE): addr=0x43b, wdata=0x2c
PASS: Master 1 write to 0x2703 successful
PASS: Master 2 write to 0x243b successful
[MASTER_PORT master2_slave3_tb.master2 @7355000] IDLE: Starting new transaction (addr=0x243b, mode= READ), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @7355000] IDLE: Starting new transaction (addr=0x2703, mode= READ), current rdata=0xed
Test 2: Waiting for transaction to start...
[MASTER_PORT master2_slave3_tb.master2 @7365000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @7365000] STATE: IDLE -> REQ, mode=0
Test 2: Transaction started, waiting for completion...
[MASTER_PORT master2_slave3_tb.master1 @7385000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @7425000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @7425000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @7445000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7465000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7465000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @7565000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7575000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7585000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @7585000] SREADY state (READ): addr=0x703, starting read
[MASTER_PORT master2_slave3_tb.master1 @7605000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @7615000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7635000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @7655000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @7655000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @7715000] STATE: WAIT -> IDLE, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7755000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @7755000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7765000] RDATA transmission START, data=0x35
[MASTER_PORT master2_slave3_tb.master1 @7785000] RDATA receiving: bit[0]=1, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @7805000] RDATA receiving: bit[1]=0, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @7825000] RDATA receiving: bit[2]=1, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @7845000] RDATA receiving: bit[3]=0, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @7865000] RDATA receiving: bit[4]=1, current_rdata=0xe5
[MASTER_PORT master2_slave3_tb.master1 @7885000] RDATA receiving: bit[5]=1, current_rdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @7905000] RDATA receiving: bit[6]=0, current_rdata=0xf5
[SLAVE_PORT master2_slave3_tb.slave3.sp @7915000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @7925000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @7925000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @7925000] Transitioning RDATA->IDLE, rdata=0xb5, drdata=0xb5
[MASTER_PORT master2_slave3_tb.master1 @7925000] RDATA receiving: bit[7]=0, current_rdata=0xb5
[MASTER_PORT master2_slave3_tb.master1 @7925000] RDATA COMPLETE: final rdata will be 0x6a after clock edge
Test 2: Transactions complete
PASS: Master 1 read from 0x2703 successful
INFO: Master 2 read denied by arbiter (addr: 0x243b)
Starting Test 3: Write-Read Conflict
TEST3: M2 WRITE addr=0x232f, wdata=0x61
Random delay: 3 cycles
[MASTER_PORT master2_slave3_tb.master2 @7955000] IDLE: Starting new transaction (addr=0x232f, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @7965000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @7965000] IDLE: Starting new transaction (addr=0x232f, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @7985000] STATE: REQ -> SADDR, mode=1
TEST3: M1 READ addr=0x232f (should match M2 write addr)
[MASTER_PORT master2_slave3_tb.master1 @7995000] IDLE: Starting new transaction (addr=0x232f, mode= READ), current rdata=0x35
TEST3: Transactions issued, waiting for completion...
TEST3: Initial state - d1_ready=1, d2_ready=0, s_ready=1
TEST3: Waiting for transaction to start (ready to go low)...
TEST3: Transaction started, waiting for all to complete...
[MASTER_PORT master2_slave3_tb.master1 @8005000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @8025000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @8025000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @8045000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @8065000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @8065000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @8165000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @8175000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @8175000] WDATA setup cycle (holding, not transmitting yet), wdata=0x61
[SLAVE_PORT master2_slave3_tb.slave3.sp @8185000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8185000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @8185000] WDATA transmitting: bit[0]=1, wdata=0x61
[SLAVE_PORT master2_slave3_tb.slave3.sp @8195000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @8195000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x2c
[MASTER_PORT master2_slave3_tb.master2 @8195000] WDATA transmitting: bit[1]=0, wdata=0x61
[SLAVE_PORT master2_slave3_tb.slave3.sp @8205000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8205000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x2d
[MASTER_PORT master2_slave3_tb.master2 @8205000] WDATA transmitting: bit[2]=0, wdata=0x61
[SLAVE_PORT master2_slave3_tb.slave3.sp @8215000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8215000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0x2d
[MASTER_PORT master2_slave3_tb.master2 @8215000] WDATA transmitting: bit[3]=0, wdata=0x61
[SLAVE_PORT master2_slave3_tb.slave3.sp @8225000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8225000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0x29
[MASTER_PORT master2_slave3_tb.master2 @8225000] WDATA transmitting: bit[4]=0, wdata=0x61
[SLAVE_PORT master2_slave3_tb.slave3.sp @8235000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8235000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x21
[MASTER_PORT master2_slave3_tb.master2 @8235000] WDATA transmitting: bit[5]=1, wdata=0x61
[SLAVE_PORT master2_slave3_tb.slave3.sp @8245000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @8245000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x21
[MASTER_PORT master2_slave3_tb.master2 @8245000] WDATA transmitting: bit[6]=1, wdata=0x61
[SLAVE_PORT master2_slave3_tb.slave3.sp @8255000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @8255000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x21
[MASTER_PORT master2_slave3_tb.master2 @8255000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @8255000] WDATA transmitting: bit[7]=0, wdata=0x61
[MASTER_PORT master2_slave3_tb.master2 @8255000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave3.sp @8265000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @8265000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8265000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x61
[SLAVE_PORT master2_slave3_tb.slave3.sp @8265000] WDATA COMPLETE: will write 0xc2 to memory
[SLAVE_PORT master2_slave3_tb.slave3.sp @8275000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @8275000] SREADY state (WRITE): addr=0x32f, wdata=0x61
[MASTER_PORT master2_slave3_tb.master1 @8295000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @8335000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @8335000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @8355000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8375000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8375000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @8475000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8485000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8495000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @8495000] SREADY state (READ): addr=0x32f, starting read
[MASTER_PORT master2_slave3_tb.master1 @8515000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8545000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8575000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @8575000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8585000] RDATA transmission START, data=0x61
[MASTER_PORT master2_slave3_tb.master1 @8605000] RDATA receiving: bit[0]=1, current_rdata=0x35
[MASTER_PORT master2_slave3_tb.master1 @8625000] RDATA receiving: bit[1]=0, current_rdata=0x35
[MASTER_PORT master2_slave3_tb.master1 @8645000] RDATA receiving: bit[2]=0, current_rdata=0x35
[MASTER_PORT master2_slave3_tb.master1 @8665000] RDATA receiving: bit[3]=0, current_rdata=0x31
[MASTER_PORT master2_slave3_tb.master1 @8685000] RDATA receiving: bit[4]=0, current_rdata=0x31
[MASTER_PORT master2_slave3_tb.master1 @8705000] RDATA receiving: bit[5]=1, current_rdata=0x21
[MASTER_PORT master2_slave3_tb.master1 @8725000] RDATA receiving: bit[6]=1, current_rdata=0x21
[SLAVE_PORT master2_slave3_tb.slave3.sp @8735000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @8745000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @8745000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @8745000] Transitioning RDATA->IDLE, rdata=0x61, drdata=0x61
[MASTER_PORT master2_slave3_tb.master1 @8745000] RDATA receiving: bit[7]=0, current_rdata=0x61
[MASTER_PORT master2_slave3_tb.master1 @8745000] RDATA COMPLETE: final rdata will be 0xc2 after clock edge
TEST3: All transactions complete
TEST3 VERIFY: d2_addr=0x232f, d2_wdata=0x61, slave_mem_data=0x61, d1_rdata=0x61
PASS: Write-Read conflict test successful

--- Iteration 4 ---
Generated: M1 addr=0x76a data=0x37, M2 addr=0x300 data=0x67
Random delay: 5 cycles
[MASTER_PORT master2_slave3_tb.master1 @8775000] IDLE: Starting new transaction (addr=0x076a, mode=WRITE), current rdata=0x61
[MASTER_PORT master2_slave3_tb.master1 @8785000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @8785000] IDLE: Starting new transaction (addr=0x076a, mode=WRITE), current rdata=0x61
[MASTER_PORT master2_slave3_tb.master1 @8805000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @8835000] IDLE: Starting new transaction (addr=0x0300, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @8845000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @8845000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @8845000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @8865000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @8885000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @8885000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @8985000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @8985000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @8995000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @8995000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master1 @8995000] WDATA setup cycle (holding, not transmitting yet), wdata=0x37
[SLAVE_PORT master2_slave3_tb.slave1.sp @9005000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master1 @9005000] WDATA transmitting: bit[0]=1, wdata=0x37
[SLAVE_PORT master2_slave3_tb.slave1.sp @9015000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @9015000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @9015000] WDATA transmitting: bit[1]=1, wdata=0x37
[SLAVE_PORT master2_slave3_tb.slave1.sp @9025000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @9025000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0x01
[MASTER_PORT master2_slave3_tb.master1 @9025000] WDATA transmitting: bit[2]=1, wdata=0x37
[SLAVE_PORT master2_slave3_tb.slave1.sp @9035000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @9035000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x03
[MASTER_PORT master2_slave3_tb.master1 @9035000] WDATA transmitting: bit[3]=0, wdata=0x37
[SLAVE_PORT master2_slave3_tb.slave1.sp @9045000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9045000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0x07
[MASTER_PORT master2_slave3_tb.master1 @9045000] WDATA transmitting: bit[4]=1, wdata=0x37
[SLAVE_PORT master2_slave3_tb.slave1.sp @9055000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @9055000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0x07
[MASTER_PORT master2_slave3_tb.master1 @9055000] WDATA transmitting: bit[5]=1, wdata=0x37
[SLAVE_PORT master2_slave3_tb.slave1.sp @9065000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @9065000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x17
[MASTER_PORT master2_slave3_tb.master1 @9065000] WDATA transmitting: bit[6]=0, wdata=0x37
[SLAVE_PORT master2_slave3_tb.slave1.sp @9075000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9075000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0x37
[MASTER_PORT master2_slave3_tb.master1 @9075000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @9075000] WDATA transmitting: bit[7]=0, wdata=0x37
[MASTER_PORT master2_slave3_tb.master1 @9075000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @9085000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @9085000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9085000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x37
[SLAVE_PORT master2_slave3_tb.slave1.sp @9085000] WDATA COMPLETE: will write 0x6e to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @9095000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @9095000] SREADY state (WRITE): addr=0x76a, wdata=0x37
[MASTER_PORT master2_slave3_tb.master2 @9115000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @9155000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @9155000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @9175000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @9195000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @9195000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9295000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @9295000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @9305000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9305000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @9305000] WDATA setup cycle (holding, not transmitting yet), wdata=0x67
[SLAVE_PORT master2_slave3_tb.slave1.sp @9315000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master2 @9315000] WDATA transmitting: bit[0]=1, wdata=0x67
[SLAVE_PORT master2_slave3_tb.slave1.sp @9325000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @9325000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x37
[MASTER_PORT master2_slave3_tb.master2 @9325000] WDATA transmitting: bit[1]=1, wdata=0x67
[SLAVE_PORT master2_slave3_tb.slave1.sp @9335000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @9335000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0x37
[MASTER_PORT master2_slave3_tb.master2 @9335000] WDATA transmitting: bit[2]=1, wdata=0x67
[SLAVE_PORT master2_slave3_tb.slave1.sp @9345000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @9345000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x37
[MASTER_PORT master2_slave3_tb.master2 @9345000] WDATA transmitting: bit[3]=0, wdata=0x67
[SLAVE_PORT master2_slave3_tb.slave1.sp @9355000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9355000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0x37
[MASTER_PORT master2_slave3_tb.master2 @9355000] WDATA transmitting: bit[4]=0, wdata=0x67
[SLAVE_PORT master2_slave3_tb.slave1.sp @9365000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9365000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x37
[MASTER_PORT master2_slave3_tb.master2 @9365000] WDATA transmitting: bit[5]=1, wdata=0x67
[SLAVE_PORT master2_slave3_tb.slave1.sp @9375000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @9375000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x27
[MASTER_PORT master2_slave3_tb.master2 @9375000] WDATA transmitting: bit[6]=1, wdata=0x67
[SLAVE_PORT master2_slave3_tb.slave1.sp @9385000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @9385000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x27
[MASTER_PORT master2_slave3_tb.master2 @9385000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @9385000] WDATA transmitting: bit[7]=0, wdata=0x67
[MASTER_PORT master2_slave3_tb.master2 @9385000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @9395000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @9395000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9395000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x67
[SLAVE_PORT master2_slave3_tb.slave1.sp @9395000] WDATA COMPLETE: will write 0xce to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @9405000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @9405000] SREADY state (WRITE): addr=0x300, wdata=0x67
PASS: Master 1 write to 0x76a successful
PASS: Master 2 write to 0x300 successful
[MASTER_PORT master2_slave3_tb.master2 @9435000] IDLE: Starting new transaction (addr=0x0300, mode= READ), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @9435000] IDLE: Starting new transaction (addr=0x076a, mode= READ), current rdata=0x61
Test 2: Waiting for transaction to start...
[MASTER_PORT master2_slave3_tb.master2 @9445000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @9445000] STATE: IDLE -> REQ, mode=0
Test 2: Transaction started, waiting for completion...
[MASTER_PORT master2_slave3_tb.master1 @9465000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @9505000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @9505000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @9525000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9545000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9545000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9645000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @9645000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9655000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @9655000] SREADY state (READ): addr=0x76a, starting read
[SLAVE_PORT @9665000] RVALID state: smemren=1, rvalid=0, smemrdata=0x00, smemaddr=0x76a
[SLAVE_PORT @9675000] RVALID state: smemren=1, rvalid=0, smemrdata=0x37, smemaddr=0x76a
[SLAVE_PORT master2_slave3_tb.slave1.sp @9685000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @9685000] RVALID state: smemren=1, rvalid=1, smemrdata=0x37, smemaddr=0x76a
[SLAVE_PORT master2_slave3_tb.slave1.sp @9695000] RDATA transmission START, data=0x37
[MASTER_PORT master2_slave3_tb.master1 @9715000] RDATA receiving: bit[0]=1, current_rdata=0x61
[MASTER_PORT master2_slave3_tb.master1 @9735000] RDATA receiving: bit[1]=1, current_rdata=0x61
[MASTER_PORT master2_slave3_tb.master1 @9755000] RDATA receiving: bit[2]=1, current_rdata=0x63
[MASTER_PORT master2_slave3_tb.master1 @9775000] RDATA receiving: bit[3]=0, current_rdata=0x67
[MASTER_PORT master2_slave3_tb.master1 @9795000] RDATA receiving: bit[4]=1, current_rdata=0x67
[MASTER_PORT master2_slave3_tb.master1 @9815000] RDATA receiving: bit[5]=1, current_rdata=0x77
[MASTER_PORT master2_slave3_tb.master1 @9835000] RDATA receiving: bit[6]=0, current_rdata=0x77
[SLAVE_PORT master2_slave3_tb.slave1.sp @9845000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @9855000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @9855000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @9855000] Transitioning RDATA->IDLE, rdata=0x37, drdata=0x37
[MASTER_PORT master2_slave3_tb.master1 @9855000] RDATA receiving: bit[7]=0, current_rdata=0x37
[MASTER_PORT master2_slave3_tb.master1 @9855000] RDATA COMPLETE: final rdata will be 0x6e after clock edge
[MASTER_PORT master2_slave3_tb.master2 @9885000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @9925000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @9925000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @9945000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9965000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9965000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @10065000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @10065000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @10075000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @10075000] SREADY state (READ): addr=0x300, starting read
[SLAVE_PORT @10085000] RVALID state: smemren=1, rvalid=0, smemrdata=0x37, smemaddr=0x300
[SLAVE_PORT @10095000] RVALID state: smemren=1, rvalid=0, smemrdata=0x67, smemaddr=0x300
[SLAVE_PORT master2_slave3_tb.slave1.sp @10105000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @10105000] RVALID state: smemren=1, rvalid=1, smemrdata=0x67, smemaddr=0x300
[SLAVE_PORT master2_slave3_tb.slave1.sp @10115000] RDATA transmission START, data=0x67
[MASTER_PORT master2_slave3_tb.master2 @10135000] RDATA receiving: bit[0]=1, current_rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @10155000] RDATA receiving: bit[1]=1, current_rdata=0x01
[MASTER_PORT master2_slave3_tb.master2 @10175000] RDATA receiving: bit[2]=1, current_rdata=0x03
[MASTER_PORT master2_slave3_tb.master2 @10195000] RDATA receiving: bit[3]=0, current_rdata=0x07
[MASTER_PORT master2_slave3_tb.master2 @10215000] RDATA receiving: bit[4]=0, current_rdata=0x07
[MASTER_PORT master2_slave3_tb.master2 @10235000] RDATA receiving: bit[5]=1, current_rdata=0x07
[MASTER_PORT master2_slave3_tb.master2 @10255000] RDATA receiving: bit[6]=1, current_rdata=0x27
[SLAVE_PORT master2_slave3_tb.slave1.sp @10265000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @10275000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @10275000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @10275000] Transitioning RDATA->IDLE, rdata=0x67, drdata=0x67
[MASTER_PORT master2_slave3_tb.master2 @10275000] RDATA receiving: bit[7]=0, current_rdata=0x67
[MASTER_PORT master2_slave3_tb.master2 @10275000] RDATA COMPLETE: final rdata will be 0xce after clock edge
Test 2: Transactions complete
PASS: Master 1 read from 0x76a successful
PASS: Master 2 read from 0x300 successful
Starting Test 3: Write-Read Conflict
TEST3: M2 WRITE addr=0x1cd1, wdata=0x9e
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master2 @10305000] IDLE: Starting new transaction (addr=0x1cd1, mode=WRITE), current rdata=0x67
[MASTER_PORT master2_slave3_tb.master2 @10315000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @10315000] IDLE: Starting new transaction (addr=0x1cd1, mode=WRITE), current rdata=0x67
[MASTER_PORT master2_slave3_tb.master2 @10335000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @10375000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @10375000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @10395000] STATE: WAIT -> ADDR, mode=1
TEST3: M1 READ addr=0x1cd1 (should match M2 write addr)
[MASTER_PORT master2_slave3_tb.master1 @10405000] IDLE: Starting new transaction (addr=0x1cd1, mode= READ), current rdata=0x37
TEST3: Transactions issued, waiting for completion...
TEST3: Initial state - d1_ready=1, d2_ready=0, s_ready=1
TEST3: Waiting for transaction to start (ready to go low)...
TEST3: Transaction started, waiting for all to complete...
[SLAVE_PORT master2_slave3_tb.slave2.sp @10415000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @10415000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @10415000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @10515000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @10525000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @10525000] WDATA setup cycle (holding, not transmitting yet), wdata=0x9e
[SLAVE_PORT master2_slave3_tb.slave2.sp @10535000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @10535000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @10535000] WDATA transmitting: bit[0]=0, wdata=0x9e
[SLAVE_PORT master2_slave3_tb.slave2.sp @10545000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @10545000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0xed
[MASTER_PORT master2_slave3_tb.master2 @10545000] WDATA transmitting: bit[1]=1, wdata=0x9e
[SLAVE_PORT master2_slave3_tb.slave2.sp @10555000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @10555000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0xec
[MASTER_PORT master2_slave3_tb.master2 @10555000] WDATA transmitting: bit[2]=1, wdata=0x9e
[SLAVE_PORT master2_slave3_tb.slave2.sp @10565000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @10565000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0xee
[MASTER_PORT master2_slave3_tb.master2 @10565000] WDATA transmitting: bit[3]=1, wdata=0x9e
[SLAVE_PORT master2_slave3_tb.slave2.sp @10575000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @10575000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0xee
[MASTER_PORT master2_slave3_tb.master2 @10575000] WDATA transmitting: bit[4]=1, wdata=0x9e
[SLAVE_PORT master2_slave3_tb.slave2.sp @10585000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @10585000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0xee
[MASTER_PORT master2_slave3_tb.master2 @10585000] WDATA transmitting: bit[5]=0, wdata=0x9e
[SLAVE_PORT master2_slave3_tb.slave2.sp @10595000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @10595000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0xfe
[MASTER_PORT master2_slave3_tb.master2 @10595000] WDATA transmitting: bit[6]=0, wdata=0x9e
[SLAVE_PORT master2_slave3_tb.slave2.sp @10605000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @10605000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0xde
[MASTER_PORT master2_slave3_tb.master2 @10605000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @10605000] WDATA transmitting: bit[7]=1, wdata=0x9e
[MASTER_PORT master2_slave3_tb.master2 @10605000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave2.sp @10615000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @10615000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @10615000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0x9e
[SLAVE_PORT master2_slave3_tb.slave2.sp @10615000] WDATA COMPLETE: will write 0x3d to memory
[SLAVE_PORT master2_slave3_tb.slave2.sp @10625000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @10625000] SREADY state (WRITE): addr=0xcd1, wdata=0x9e
[MASTER_PORT master2_slave3_tb.master1 @10645000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @10685000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @10685000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @10705000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @10725000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @10725000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @10825000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @10835000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @10845000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @10845000] SREADY state (READ): addr=0xcd1, starting read
[SLAVE_PORT @10855000] RVALID state: smemren=1, rvalid=0, smemrdata=0xed, smemaddr=0xcd1
[SLAVE_PORT @10865000] RVALID state: smemren=1, rvalid=0, smemrdata=0x9e, smemaddr=0xcd1
[SLAVE_PORT master2_slave3_tb.slave2.sp @10875000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @10875000] RVALID state: smemren=1, rvalid=1, smemrdata=0x9e, smemaddr=0xcd1
[SLAVE_PORT master2_slave3_tb.slave2.sp @10885000] RDATA transmission START, data=0x9e
[MASTER_PORT master2_slave3_tb.master1 @10905000] RDATA receiving: bit[0]=0, current_rdata=0x37
[MASTER_PORT master2_slave3_tb.master1 @10925000] RDATA receiving: bit[1]=1, current_rdata=0x36
[MASTER_PORT master2_slave3_tb.master1 @10945000] RDATA receiving: bit[2]=1, current_rdata=0x36
[MASTER_PORT master2_slave3_tb.master1 @10965000] RDATA receiving: bit[3]=1, current_rdata=0x36
[MASTER_PORT master2_slave3_tb.master1 @10985000] RDATA receiving: bit[4]=1, current_rdata=0x3e
[MASTER_PORT master2_slave3_tb.master1 @11005000] RDATA receiving: bit[5]=0, current_rdata=0x3e
[MASTER_PORT master2_slave3_tb.master1 @11025000] RDATA receiving: bit[6]=0, current_rdata=0x1e
[SLAVE_PORT master2_slave3_tb.slave2.sp @11035000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @11045000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @11045000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @11045000] Transitioning RDATA->IDLE, rdata=0x1e, drdata=0x1e
[MASTER_PORT master2_slave3_tb.master1 @11045000] RDATA receiving: bit[7]=1, current_rdata=0x1e
[MASTER_PORT master2_slave3_tb.master1 @11045000] RDATA COMPLETE: final rdata will be 0x3d after clock edge
TEST3: All transactions complete
TEST3 VERIFY: d2_addr=0x1cd1, d2_wdata=0x9e, slave_mem_data=0x9e, d1_rdata=0x9e
PASS: Write-Read conflict test successful

--- Iteration 5 ---
Generated: M1 addr=0x2fd1 data=0xb8, M2 addr=0x2109 data=0x89
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master1 @11075000] IDLE: Starting new transaction (addr=0x2fd1, mode=WRITE), current rdata=0x9e
[MASTER_PORT master2_slave3_tb.master1 @11085000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @11085000] IDLE: Starting new transaction (addr=0x2fd1, mode=WRITE), current rdata=0x9e
[MASTER_PORT master2_slave3_tb.master1 @11105000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @11145000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @11145000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @11165000] IDLE: Starting new transaction (addr=0x2109, mode=WRITE), current rdata=0x67
[MASTER_PORT master2_slave3_tb.master1 @11165000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @11175000] STATE: IDLE -> REQ, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11185000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11185000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @11285000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11295000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @11295000] WDATA setup cycle (holding, not transmitting yet), wdata=0xb8
[SLAVE_PORT master2_slave3_tb.slave3.sp @11305000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11305000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master1 @11305000] WDATA transmitting: bit[0]=0, wdata=0xb8
[SLAVE_PORT master2_slave3_tb.slave3.sp @11315000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11315000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0x61
[MASTER_PORT master2_slave3_tb.master1 @11315000] WDATA transmitting: bit[1]=0, wdata=0xb8
[SLAVE_PORT master2_slave3_tb.slave3.sp @11325000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11325000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x60
[MASTER_PORT master2_slave3_tb.master1 @11325000] WDATA transmitting: bit[2]=0, wdata=0xb8
[SLAVE_PORT master2_slave3_tb.slave3.sp @11335000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11335000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0x60
[MASTER_PORT master2_slave3_tb.master1 @11335000] WDATA transmitting: bit[3]=1, wdata=0xb8
[SLAVE_PORT master2_slave3_tb.slave3.sp @11345000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11345000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0x60
[MASTER_PORT master2_slave3_tb.master1 @11345000] WDATA transmitting: bit[4]=1, wdata=0xb8
[SLAVE_PORT master2_slave3_tb.slave3.sp @11355000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11355000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0x68
[MASTER_PORT master2_slave3_tb.master1 @11355000] WDATA transmitting: bit[5]=1, wdata=0xb8
[SLAVE_PORT master2_slave3_tb.slave3.sp @11365000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11365000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x78
[MASTER_PORT master2_slave3_tb.master1 @11365000] WDATA transmitting: bit[6]=0, wdata=0xb8
[SLAVE_PORT master2_slave3_tb.slave3.sp @11375000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11375000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0x78
[MASTER_PORT master2_slave3_tb.master1 @11375000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @11375000] WDATA transmitting: bit[7]=1, wdata=0xb8
[MASTER_PORT master2_slave3_tb.master1 @11375000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave3.sp @11385000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11385000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11385000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0x38
[SLAVE_PORT master2_slave3_tb.slave3.sp @11385000] WDATA COMPLETE: will write 0x71 to memory
[SLAVE_PORT master2_slave3_tb.slave3.sp @11395000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @11395000] SREADY state (WRITE): addr=0xfd1, wdata=0xb8
[MASTER_PORT master2_slave3_tb.master2 @11415000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @11455000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @11455000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @11475000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11495000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11495000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @11595000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11605000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @11605000] WDATA setup cycle (holding, not transmitting yet), wdata=0x89
[SLAVE_PORT master2_slave3_tb.slave3.sp @11615000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11615000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @11615000] WDATA transmitting: bit[0]=1, wdata=0x89
[SLAVE_PORT master2_slave3_tb.slave3.sp @11625000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11625000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0xb8
[MASTER_PORT master2_slave3_tb.master2 @11625000] WDATA transmitting: bit[1]=0, wdata=0x89
[SLAVE_PORT master2_slave3_tb.slave3.sp @11635000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11635000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0xb9
[MASTER_PORT master2_slave3_tb.master2 @11635000] WDATA transmitting: bit[2]=0, wdata=0x89
[SLAVE_PORT master2_slave3_tb.slave3.sp @11645000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11645000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0xb9
[MASTER_PORT master2_slave3_tb.master2 @11645000] WDATA transmitting: bit[3]=1, wdata=0x89
[SLAVE_PORT master2_slave3_tb.slave3.sp @11655000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11655000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0xb9
[MASTER_PORT master2_slave3_tb.master2 @11655000] WDATA transmitting: bit[4]=0, wdata=0x89
[SLAVE_PORT master2_slave3_tb.slave3.sp @11665000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11665000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0xb9
[MASTER_PORT master2_slave3_tb.master2 @11665000] WDATA transmitting: bit[5]=0, wdata=0x89
[SLAVE_PORT master2_slave3_tb.slave3.sp @11675000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11675000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0xa9
[MASTER_PORT master2_slave3_tb.master2 @11675000] WDATA transmitting: bit[6]=0, wdata=0x89
[SLAVE_PORT master2_slave3_tb.slave3.sp @11685000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11685000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0x89
[MASTER_PORT master2_slave3_tb.master2 @11685000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @11685000] WDATA transmitting: bit[7]=1, wdata=0x89
[MASTER_PORT master2_slave3_tb.master2 @11685000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave3.sp @11695000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11695000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11695000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0x89
[SLAVE_PORT master2_slave3_tb.slave3.sp @11695000] WDATA COMPLETE: will write 0x13 to memory
[SLAVE_PORT master2_slave3_tb.slave3.sp @11705000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @11705000] SREADY state (WRITE): addr=0x109, wdata=0x89
PASS: Master 1 write to 0x2fd1 successful
PASS: Master 2 write to 0x2109 successful
[MASTER_PORT master2_slave3_tb.master2 @11735000] IDLE: Starting new transaction (addr=0x2109, mode= READ), current rdata=0x67
[MASTER_PORT master2_slave3_tb.master1 @11735000] IDLE: Starting new transaction (addr=0x2fd1, mode= READ), current rdata=0x9e
Test 2: Waiting for transaction to start...
[MASTER_PORT master2_slave3_tb.master2 @11745000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @11745000] STATE: IDLE -> REQ, mode=0
Test 2: Transaction started, waiting for completion...
[MASTER_PORT master2_slave3_tb.master1 @11765000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @11805000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @11805000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @11825000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11845000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11845000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @11945000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11955000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11965000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @11965000] SREADY state (READ): addr=0xfd1, starting read
[MASTER_PORT master2_slave3_tb.master1 @11985000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @11995000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12015000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @12035000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @12035000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @12095000] STATE: WAIT -> IDLE, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12135000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @12135000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12145000] RDATA transmission START, data=0xb8
[MASTER_PORT master2_slave3_tb.master1 @12165000] RDATA receiving: bit[0]=0, current_rdata=0x9e
[MASTER_PORT master2_slave3_tb.master1 @12185000] RDATA receiving: bit[1]=0, current_rdata=0x9e
[MASTER_PORT master2_slave3_tb.master1 @12205000] RDATA receiving: bit[2]=0, current_rdata=0x9c
[MASTER_PORT master2_slave3_tb.master1 @12225000] RDATA receiving: bit[3]=1, current_rdata=0x98
[MASTER_PORT master2_slave3_tb.master1 @12245000] RDATA receiving: bit[4]=1, current_rdata=0x98
[MASTER_PORT master2_slave3_tb.master1 @12265000] RDATA receiving: bit[5]=1, current_rdata=0x98
[MASTER_PORT master2_slave3_tb.master1 @12285000] RDATA receiving: bit[6]=0, current_rdata=0xb8
[SLAVE_PORT master2_slave3_tb.slave3.sp @12295000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @12305000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @12305000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @12305000] Transitioning RDATA->IDLE, rdata=0xb8, drdata=0xb8
[MASTER_PORT master2_slave3_tb.master1 @12305000] RDATA receiving: bit[7]=1, current_rdata=0xb8
[MASTER_PORT master2_slave3_tb.master1 @12305000] RDATA COMPLETE: final rdata will be 0x71 after clock edge
Test 2: Transactions complete
PASS: Master 1 read from 0x2fd1 successful
INFO: Master 2 read denied by arbiter (addr: 0x2109)
Starting Test 3: Write-Read Conflict
TEST3: M2 WRITE addr=0x265b, wdata=0x41
Random delay: 0 cycles
[MASTER_PORT master2_slave3_tb.master2 @12335000] IDLE: Starting new transaction (addr=0x265b, mode=WRITE), current rdata=0x67
TEST3: M1 READ addr=0x265b (should match M2 write addr)
[MASTER_PORT master2_slave3_tb.master2 @12345000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @12345000] IDLE: Starting new transaction (addr=0x265b, mode=WRITE), current rdata=0x67
[MASTER_PORT master2_slave3_tb.master1 @12345000] IDLE: Starting new transaction (addr=0x265b, mode= READ), current rdata=0xb8
TEST3: Transactions issued, waiting for completion...
TEST3: Initial state - d1_ready=1, d2_ready=0, s_ready=1
TEST3: Waiting for transaction to start (ready to go low)...
TEST3: Transaction started, waiting for all to complete...
[MASTER_PORT master2_slave3_tb.master1 @12355000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @12365000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @12405000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @12405000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @12425000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @12445000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @12445000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @12545000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @12555000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @12555000] WDATA setup cycle (holding, not transmitting yet), wdata=0x41
[SLAVE_PORT master2_slave3_tb.slave3.sp @12565000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12565000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @12565000] WDATA transmitting: bit[0]=1, wdata=0x41
[SLAVE_PORT master2_slave3_tb.slave3.sp @12575000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @12575000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x89
[MASTER_PORT master2_slave3_tb.master2 @12575000] WDATA transmitting: bit[1]=0, wdata=0x41
[SLAVE_PORT master2_slave3_tb.slave3.sp @12585000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12585000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x89
[MASTER_PORT master2_slave3_tb.master2 @12585000] WDATA transmitting: bit[2]=0, wdata=0x41
[SLAVE_PORT master2_slave3_tb.slave3.sp @12595000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12595000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0x89
[MASTER_PORT master2_slave3_tb.master2 @12595000] WDATA transmitting: bit[3]=0, wdata=0x41
[SLAVE_PORT master2_slave3_tb.slave3.sp @12605000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12605000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0x89
[MASTER_PORT master2_slave3_tb.master2 @12605000] WDATA transmitting: bit[4]=0, wdata=0x41
[SLAVE_PORT master2_slave3_tb.slave3.sp @12615000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12615000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x81
[MASTER_PORT master2_slave3_tb.master2 @12615000] WDATA transmitting: bit[5]=0, wdata=0x41
[SLAVE_PORT master2_slave3_tb.slave3.sp @12625000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12625000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0x81
[MASTER_PORT master2_slave3_tb.master2 @12625000] WDATA transmitting: bit[6]=1, wdata=0x41
[SLAVE_PORT master2_slave3_tb.slave3.sp @12635000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @12635000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x81
[MASTER_PORT master2_slave3_tb.master2 @12635000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @12635000] WDATA transmitting: bit[7]=0, wdata=0x41
[MASTER_PORT master2_slave3_tb.master2 @12635000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave3.sp @12645000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @12645000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12645000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0xc1
[SLAVE_PORT master2_slave3_tb.slave3.sp @12645000] WDATA COMPLETE: will write 0x82 to memory
[SLAVE_PORT master2_slave3_tb.slave3.sp @12655000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @12655000] SREADY state (WRITE): addr=0x65b, wdata=0x41
[MASTER_PORT master2_slave3_tb.master1 @12675000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @12715000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @12715000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @12735000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12755000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12755000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @12855000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12865000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12875000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @12875000] SREADY state (READ): addr=0x65b, starting read
[MASTER_PORT master2_slave3_tb.master1 @12895000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12925000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12955000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @12955000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12965000] RDATA transmission START, data=0x41
[MASTER_PORT master2_slave3_tb.master1 @12985000] RDATA receiving: bit[0]=1, current_rdata=0xb8
[MASTER_PORT master2_slave3_tb.master1 @13005000] RDATA receiving: bit[1]=0, current_rdata=0xb9
[MASTER_PORT master2_slave3_tb.master1 @13025000] RDATA receiving: bit[2]=0, current_rdata=0xb9
[MASTER_PORT master2_slave3_tb.master1 @13045000] RDATA receiving: bit[3]=0, current_rdata=0xb9
[MASTER_PORT master2_slave3_tb.master1 @13065000] RDATA receiving: bit[4]=0, current_rdata=0xb1
[MASTER_PORT master2_slave3_tb.master1 @13085000] RDATA receiving: bit[5]=0, current_rdata=0xa1
[MASTER_PORT master2_slave3_tb.master1 @13105000] RDATA receiving: bit[6]=1, current_rdata=0x81
[SLAVE_PORT master2_slave3_tb.slave3.sp @13115000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @13125000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @13125000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @13125000] Transitioning RDATA->IDLE, rdata=0xc1, drdata=0xc1
[MASTER_PORT master2_slave3_tb.master1 @13125000] RDATA receiving: bit[7]=0, current_rdata=0xc1
[MASTER_PORT master2_slave3_tb.master1 @13125000] RDATA COMPLETE: final rdata will be 0x82 after clock edge
TEST3: All transactions complete
TEST3 VERIFY: d2_addr=0x265b, d2_wdata=0x41, slave_mem_data=0x41, d1_rdata=0x41
PASS: Write-Read conflict test successful

--- Iteration 6 ---
Generated: M1 addr=0x2764 data=0xf1, M2 addr=0x5b2 data=0x4c
Random delay: 1 cycles
[MASTER_PORT master2_slave3_tb.master1 @13155000] IDLE: Starting new transaction (addr=0x2764, mode=WRITE), current rdata=0x41
[MASTER_PORT master2_slave3_tb.master1 @13165000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @13165000] IDLE: Starting new transaction (addr=0x2764, mode=WRITE), current rdata=0x41
[MASTER_PORT master2_slave3_tb.master2 @13175000] IDLE: Starting new transaction (addr=0x05b2, mode=WRITE), current rdata=0x67
[MASTER_PORT master2_slave3_tb.master2 @13185000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @13185000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @13225000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @13225000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @13245000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13265000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13265000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @13365000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13375000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @13375000] WDATA setup cycle (holding, not transmitting yet), wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13385000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @13385000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master1 @13385000] WDATA transmitting: bit[0]=1, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13395000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13395000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x41
[MASTER_PORT master2_slave3_tb.master1 @13395000] WDATA transmitting: bit[1]=0, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13405000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @13405000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x41
[MASTER_PORT master2_slave3_tb.master1 @13405000] WDATA transmitting: bit[2]=0, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13415000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @13415000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0x41
[MASTER_PORT master2_slave3_tb.master1 @13415000] WDATA transmitting: bit[3]=0, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13425000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @13425000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0x41
[MASTER_PORT master2_slave3_tb.master1 @13425000] WDATA transmitting: bit[4]=1, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13435000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13435000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0x41
[MASTER_PORT master2_slave3_tb.master1 @13435000] WDATA transmitting: bit[5]=1, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13445000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13445000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x51
[MASTER_PORT master2_slave3_tb.master1 @13445000] WDATA transmitting: bit[6]=1, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13455000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13455000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x71
[MASTER_PORT master2_slave3_tb.master1 @13455000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @13455000] WDATA transmitting: bit[7]=1, wdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @13455000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave3.sp @13465000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13465000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13465000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0x71
[SLAVE_PORT master2_slave3_tb.slave3.sp @13465000] WDATA COMPLETE: will write 0xe3 to memory
[SLAVE_PORT master2_slave3_tb.slave3.sp @13475000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @13475000] SREADY state (WRITE): addr=0x764, wdata=0xf1
[MASTER_PORT master2_slave3_tb.master2 @13495000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @13535000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @13535000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @13555000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13575000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13575000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @13675000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @13675000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13685000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @13685000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @13685000] WDATA setup cycle (holding, not transmitting yet), wdata=0x4c
[SLAVE_PORT master2_slave3_tb.slave1.sp @13695000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master2 @13695000] WDATA transmitting: bit[0]=0, wdata=0x4c
[SLAVE_PORT master2_slave3_tb.slave1.sp @13705000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @13705000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0x67
[MASTER_PORT master2_slave3_tb.master2 @13705000] WDATA transmitting: bit[1]=0, wdata=0x4c
[SLAVE_PORT master2_slave3_tb.slave1.sp @13715000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @13715000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x66
[MASTER_PORT master2_slave3_tb.master2 @13715000] WDATA transmitting: bit[2]=1, wdata=0x4c
[SLAVE_PORT master2_slave3_tb.slave1.sp @13725000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13725000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x64
[MASTER_PORT master2_slave3_tb.master2 @13725000] WDATA transmitting: bit[3]=1, wdata=0x4c
[SLAVE_PORT master2_slave3_tb.slave1.sp @13735000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13735000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0x64
[MASTER_PORT master2_slave3_tb.master2 @13735000] WDATA transmitting: bit[4]=0, wdata=0x4c
[SLAVE_PORT master2_slave3_tb.slave1.sp @13745000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @13745000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x6c
[MASTER_PORT master2_slave3_tb.master2 @13745000] WDATA transmitting: bit[5]=0, wdata=0x4c
[SLAVE_PORT master2_slave3_tb.slave1.sp @13755000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @13755000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0x6c
[MASTER_PORT master2_slave3_tb.master2 @13755000] WDATA transmitting: bit[6]=1, wdata=0x4c
[SLAVE_PORT master2_slave3_tb.slave1.sp @13765000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13765000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x4c
[MASTER_PORT master2_slave3_tb.master2 @13765000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @13765000] WDATA transmitting: bit[7]=0, wdata=0x4c
[MASTER_PORT master2_slave3_tb.master2 @13765000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @13775000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13775000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @13775000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x4c
[SLAVE_PORT master2_slave3_tb.slave1.sp @13775000] WDATA COMPLETE: will write 0x98 to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @13785000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @13785000] SREADY state (WRITE): addr=0x5b2, wdata=0x4c
PASS: Master 1 write to 0x2764 successful
PASS: Master 2 write to 0x5b2 successful
[MASTER_PORT master2_slave3_tb.master2 @13815000] IDLE: Starting new transaction (addr=0x05b2, mode= READ), current rdata=0x67
[MASTER_PORT master2_slave3_tb.master1 @13815000] IDLE: Starting new transaction (addr=0x2764, mode= READ), current rdata=0x41
Test 2: Waiting for transaction to start...
[MASTER_PORT master2_slave3_tb.master2 @13825000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @13825000] STATE: IDLE -> REQ, mode=0
Test 2: Transaction started, waiting for completion...
[MASTER_PORT master2_slave3_tb.master1 @13845000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @13885000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @13885000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @13905000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @13925000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @13925000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @14025000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @14035000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @14045000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @14045000] SREADY state (READ): addr=0x764, starting read
[MASTER_PORT master2_slave3_tb.master1 @14065000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @14075000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @14095000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @14115000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @14115000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @14135000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14155000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14155000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14255000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @14255000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14265000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @14265000] SREADY state (READ): addr=0x5b2, starting read
[SLAVE_PORT @14275000] RVALID state: smemren=1, rvalid=0, smemrdata=0x67, smemaddr=0x5b2
[SLAVE_PORT @14285000] RVALID state: smemren=1, rvalid=0, smemrdata=0x4c, smemaddr=0x5b2
[SLAVE_PORT master2_slave3_tb.slave1.sp @14295000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @14295000] RVALID state: smemren=1, rvalid=1, smemrdata=0x4c, smemaddr=0x5b2
[SLAVE_PORT master2_slave3_tb.slave1.sp @14305000] RDATA transmission START, data=0x4c
[MASTER_PORT master2_slave3_tb.master2 @14325000] RDATA receiving: bit[0]=0, current_rdata=0x67
[MASTER_PORT master2_slave3_tb.master2 @14345000] RDATA receiving: bit[1]=0, current_rdata=0x66
[MASTER_PORT master2_slave3_tb.master2 @14365000] RDATA receiving: bit[2]=1, current_rdata=0x64
[MASTER_PORT master2_slave3_tb.master2 @14385000] RDATA receiving: bit[3]=1, current_rdata=0x64
[MASTER_PORT master2_slave3_tb.master2 @14405000] RDATA receiving: bit[4]=0, current_rdata=0x6c
[MASTER_PORT master2_slave3_tb.master2 @14425000] RDATA receiving: bit[5]=0, current_rdata=0x6c
[MASTER_PORT master2_slave3_tb.master2 @14445000] RDATA receiving: bit[6]=1, current_rdata=0x4c
[SLAVE_PORT master2_slave3_tb.slave1.sp @14455000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @14465000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @14465000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @14465000] Transitioning RDATA->IDLE, rdata=0x4c, drdata=0x4c
[MASTER_PORT master2_slave3_tb.master2 @14465000] RDATA receiving: bit[7]=0, current_rdata=0x4c
[MASTER_PORT master2_slave3_tb.master2 @14465000] RDATA COMPLETE: final rdata will be 0x98 after clock edge
[SLAVE_PORT master2_slave3_tb.slave3.sp @14505000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @14505000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @14515000] RDATA transmission START, data=0xf1
[MASTER_PORT master2_slave3_tb.master1 @14535000] RDATA receiving: bit[0]=1, current_rdata=0x41
[MASTER_PORT master2_slave3_tb.master1 @14555000] RDATA receiving: bit[1]=0, current_rdata=0x41
[MASTER_PORT master2_slave3_tb.master1 @14575000] RDATA receiving: bit[2]=0, current_rdata=0x41
[MASTER_PORT master2_slave3_tb.master1 @14595000] RDATA receiving: bit[3]=0, current_rdata=0x41
[MASTER_PORT master2_slave3_tb.master1 @14615000] RDATA receiving: bit[4]=1, current_rdata=0x41
[MASTER_PORT master2_slave3_tb.master1 @14635000] RDATA receiving: bit[5]=1, current_rdata=0x51
[MASTER_PORT master2_slave3_tb.master1 @14655000] RDATA receiving: bit[6]=1, current_rdata=0x71
[SLAVE_PORT master2_slave3_tb.slave3.sp @14665000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @14675000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @14675000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @14675000] Transitioning RDATA->IDLE, rdata=0x71, drdata=0x71
[MASTER_PORT master2_slave3_tb.master1 @14675000] RDATA receiving: bit[7]=1, current_rdata=0x71
[MASTER_PORT master2_slave3_tb.master1 @14675000] RDATA COMPLETE: final rdata will be 0xe3 after clock edge
Test 2: Transactions complete
PASS: Master 1 read from 0x2764 successful
PASS: Master 2 read from 0x5b2 successful
Starting Test 3: Write-Read Conflict
TEST3: M2 WRITE addr=0x1b0, wdata=0x3d
Random delay: 1 cycles
[MASTER_PORT master2_slave3_tb.master2 @14705000] IDLE: Starting new transaction (addr=0x01b0, mode=WRITE), current rdata=0x4c
[MASTER_PORT master2_slave3_tb.master2 @14715000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @14715000] IDLE: Starting new transaction (addr=0x01b0, mode=WRITE), current rdata=0x4c
TEST3: M1 READ addr=0x1b0 (should match M2 write addr)
[MASTER_PORT master2_slave3_tb.master1 @14725000] IDLE: Starting new transaction (addr=0x01b0, mode= READ), current rdata=0xf1
TEST3: Transactions issued, waiting for completion...
TEST3: Initial state - d1_ready=1, d2_ready=0, s_ready=1
TEST3: Waiting for transaction to start (ready to go low)...
TEST3: Transaction started, waiting for all to complete...
[MASTER_PORT master2_slave3_tb.master2 @14735000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @14735000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @14775000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @14775000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @14795000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @14815000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @14815000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14915000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @14915000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @14925000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14925000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @14925000] WDATA setup cycle (holding, not transmitting yet), wdata=0x3d
[SLAVE_PORT master2_slave3_tb.slave1.sp @14935000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master2 @14935000] WDATA transmitting: bit[0]=1, wdata=0x3d
[SLAVE_PORT master2_slave3_tb.slave1.sp @14945000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @14945000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x4c
[MASTER_PORT master2_slave3_tb.master2 @14945000] WDATA transmitting: bit[1]=0, wdata=0x3d
[SLAVE_PORT master2_slave3_tb.slave1.sp @14955000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14955000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x4d
[MASTER_PORT master2_slave3_tb.master2 @14955000] WDATA transmitting: bit[2]=1, wdata=0x3d
[SLAVE_PORT master2_slave3_tb.slave1.sp @14965000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @14965000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x4d
[MASTER_PORT master2_slave3_tb.master2 @14965000] WDATA transmitting: bit[3]=1, wdata=0x3d
[SLAVE_PORT master2_slave3_tb.slave1.sp @14975000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @14975000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0x4d
[MASTER_PORT master2_slave3_tb.master2 @14975000] WDATA transmitting: bit[4]=1, wdata=0x3d
[SLAVE_PORT master2_slave3_tb.slave1.sp @14985000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @14985000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0x4d
[MASTER_PORT master2_slave3_tb.master2 @14985000] WDATA transmitting: bit[5]=1, wdata=0x3d
[SLAVE_PORT master2_slave3_tb.slave1.sp @14995000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @14995000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x5d
[MASTER_PORT master2_slave3_tb.master2 @14995000] WDATA transmitting: bit[6]=0, wdata=0x3d
[SLAVE_PORT master2_slave3_tb.slave1.sp @15005000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @15005000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0x7d
[MASTER_PORT master2_slave3_tb.master2 @15005000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @15005000] WDATA transmitting: bit[7]=0, wdata=0x3d
[MASTER_PORT master2_slave3_tb.master2 @15005000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @15015000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @15015000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @15015000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x3d
[SLAVE_PORT master2_slave3_tb.slave1.sp @15015000] WDATA COMPLETE: will write 0x7a to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @15025000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @15025000] SREADY state (WRITE): addr=0x1b0, wdata=0x3d
[MASTER_PORT master2_slave3_tb.master1 @15045000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @15085000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @15085000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @15105000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @15125000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @15125000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @15225000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @15225000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @15235000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @15235000] SREADY state (READ): addr=0x1b0, starting read
[SLAVE_PORT @15245000] RVALID state: smemren=1, rvalid=0, smemrdata=0x4c, smemaddr=0x1b0
[SLAVE_PORT @15255000] RVALID state: smemren=1, rvalid=0, smemrdata=0x3d, smemaddr=0x1b0
[SLAVE_PORT master2_slave3_tb.slave1.sp @15265000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @15265000] RVALID state: smemren=1, rvalid=1, smemrdata=0x3d, smemaddr=0x1b0
[SLAVE_PORT master2_slave3_tb.slave1.sp @15275000] RDATA transmission START, data=0x3d
[MASTER_PORT master2_slave3_tb.master1 @15295000] RDATA receiving: bit[0]=1, current_rdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @15315000] RDATA receiving: bit[1]=0, current_rdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @15335000] RDATA receiving: bit[2]=1, current_rdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @15355000] RDATA receiving: bit[3]=1, current_rdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @15375000] RDATA receiving: bit[4]=1, current_rdata=0xfd
[MASTER_PORT master2_slave3_tb.master1 @15395000] RDATA receiving: bit[5]=1, current_rdata=0xfd
[MASTER_PORT master2_slave3_tb.master1 @15415000] RDATA receiving: bit[6]=0, current_rdata=0xfd
[SLAVE_PORT master2_slave3_tb.slave1.sp @15425000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @15435000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @15435000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @15435000] Transitioning RDATA->IDLE, rdata=0xbd, drdata=0xbd
[MASTER_PORT master2_slave3_tb.master1 @15435000] RDATA receiving: bit[7]=0, current_rdata=0xbd
[MASTER_PORT master2_slave3_tb.master1 @15435000] RDATA COMPLETE: final rdata will be 0x7a after clock edge
TEST3: All transactions complete
TEST3 VERIFY: d2_addr=0x1b0, d2_wdata=0x3d, slave_mem_data=0x3d, d1_rdata=0x3d
PASS: Write-Read conflict test successful

--- Iteration 7 ---
Generated: M1 addr=0x763 data=0x3, M2 addr=0x2ac3 data=0xb4
Random delay: 2 cycles
[MASTER_PORT master2_slave3_tb.master1 @15465000] IDLE: Starting new transaction (addr=0x0763, mode=WRITE), current rdata=0x3d
[MASTER_PORT master2_slave3_tb.master1 @15475000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @15475000] IDLE: Starting new transaction (addr=0x0763, mode=WRITE), current rdata=0x3d
[MASTER_PORT master2_slave3_tb.master2 @15495000] IDLE: Starting new transaction (addr=0x2ac3, mode=WRITE), current rdata=0x4c
[MASTER_PORT master2_slave3_tb.master1 @15495000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @15505000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @15535000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @15535000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @15555000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @15575000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @15575000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @15675000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @15675000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @15685000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @15685000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master1 @15685000] WDATA setup cycle (holding, not transmitting yet), wdata=0x03
[SLAVE_PORT master2_slave3_tb.slave1.sp @15695000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master1 @15695000] WDATA transmitting: bit[0]=1, wdata=0x03
[SLAVE_PORT master2_slave3_tb.slave1.sp @15705000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @15705000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x3d
[MASTER_PORT master2_slave3_tb.master1 @15705000] WDATA transmitting: bit[1]=1, wdata=0x03
[SLAVE_PORT master2_slave3_tb.slave1.sp @15715000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @15715000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0x3d
[MASTER_PORT master2_slave3_tb.master1 @15715000] WDATA transmitting: bit[2]=0, wdata=0x03
[SLAVE_PORT master2_slave3_tb.slave1.sp @15725000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @15725000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0x3f
[MASTER_PORT master2_slave3_tb.master1 @15725000] WDATA transmitting: bit[3]=0, wdata=0x03
[SLAVE_PORT master2_slave3_tb.slave1.sp @15735000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @15735000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0x3b
[MASTER_PORT master2_slave3_tb.master1 @15735000] WDATA transmitting: bit[4]=0, wdata=0x03
[SLAVE_PORT master2_slave3_tb.slave1.sp @15745000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @15745000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x33
[MASTER_PORT master2_slave3_tb.master1 @15745000] WDATA transmitting: bit[5]=0, wdata=0x03
[SLAVE_PORT master2_slave3_tb.slave1.sp @15755000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @15755000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0x23
[MASTER_PORT master2_slave3_tb.master1 @15755000] WDATA transmitting: bit[6]=0, wdata=0x03
[SLAVE_PORT master2_slave3_tb.slave1.sp @15765000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @15765000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0x03
[MASTER_PORT master2_slave3_tb.master1 @15765000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @15765000] WDATA transmitting: bit[7]=0, wdata=0x03
[MASTER_PORT master2_slave3_tb.master1 @15765000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @15775000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @15775000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @15775000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x03
[SLAVE_PORT master2_slave3_tb.slave1.sp @15775000] WDATA COMPLETE: will write 0x06 to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @15785000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @15785000] SREADY state (WRITE): addr=0x763, wdata=0x03
[MASTER_PORT master2_slave3_tb.master2 @15805000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @15845000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @15845000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @15865000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @15885000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @15885000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @15985000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @15995000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @15995000] WDATA setup cycle (holding, not transmitting yet), wdata=0xb4
[SLAVE_PORT master2_slave3_tb.slave3.sp @16005000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @16005000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @16005000] WDATA transmitting: bit[0]=0, wdata=0xb4
[SLAVE_PORT master2_slave3_tb.slave3.sp @16015000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @16015000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0xf1
[MASTER_PORT master2_slave3_tb.master2 @16015000] WDATA transmitting: bit[1]=0, wdata=0xb4
[SLAVE_PORT master2_slave3_tb.slave3.sp @16025000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @16025000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0xf0
[MASTER_PORT master2_slave3_tb.master2 @16025000] WDATA transmitting: bit[2]=1, wdata=0xb4
[SLAVE_PORT master2_slave3_tb.slave3.sp @16035000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @16035000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0xf0
[MASTER_PORT master2_slave3_tb.master2 @16035000] WDATA transmitting: bit[3]=0, wdata=0xb4
[SLAVE_PORT master2_slave3_tb.slave3.sp @16045000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @16045000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0xf4
[MASTER_PORT master2_slave3_tb.master2 @16045000] WDATA transmitting: bit[4]=1, wdata=0xb4
[SLAVE_PORT master2_slave3_tb.slave3.sp @16055000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @16055000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0xf4
[MASTER_PORT master2_slave3_tb.master2 @16055000] WDATA transmitting: bit[5]=1, wdata=0xb4
[SLAVE_PORT master2_slave3_tb.slave3.sp @16065000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @16065000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0xf4
[MASTER_PORT master2_slave3_tb.master2 @16065000] WDATA transmitting: bit[6]=0, wdata=0xb4
[SLAVE_PORT master2_slave3_tb.slave3.sp @16075000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @16075000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0xf4
[MASTER_PORT master2_slave3_tb.master2 @16075000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @16075000] WDATA transmitting: bit[7]=1, wdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @16075000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave3.sp @16085000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @16085000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @16085000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0xb4
[SLAVE_PORT master2_slave3_tb.slave3.sp @16085000] WDATA COMPLETE: will write 0x69 to memory
[SLAVE_PORT master2_slave3_tb.slave3.sp @16095000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @16095000] SREADY state (WRITE): addr=0xac3, wdata=0xb4
PASS: Master 1 write to 0x763 successful
PASS: Master 2 write to 0x2ac3 successful
[MASTER_PORT master2_slave3_tb.master2 @16125000] IDLE: Starting new transaction (addr=0x2ac3, mode= READ), current rdata=0x4c
[MASTER_PORT master2_slave3_tb.master1 @16125000] IDLE: Starting new transaction (addr=0x0763, mode= READ), current rdata=0x3d
Test 2: Waiting for transaction to start...
[MASTER_PORT master2_slave3_tb.master2 @16135000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @16135000] STATE: IDLE -> REQ, mode=0
Test 2: Transaction started, waiting for completion...
[MASTER_PORT master2_slave3_tb.master1 @16155000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @16195000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @16195000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @16215000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @16235000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @16235000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @16335000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @16335000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @16345000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @16345000] SREADY state (READ): addr=0x763, starting read
[SLAVE_PORT @16355000] RVALID state: smemren=1, rvalid=0, smemrdata=0x3d, smemaddr=0x763
[SLAVE_PORT @16365000] RVALID state: smemren=1, rvalid=0, smemrdata=0x03, smemaddr=0x763
[SLAVE_PORT master2_slave3_tb.slave1.sp @16375000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @16375000] RVALID state: smemren=1, rvalid=1, smemrdata=0x03, smemaddr=0x763
[SLAVE_PORT master2_slave3_tb.slave1.sp @16385000] RDATA transmission START, data=0x03
[MASTER_PORT master2_slave3_tb.master1 @16405000] RDATA receiving: bit[0]=1, current_rdata=0x3d
[MASTER_PORT master2_slave3_tb.master1 @16425000] RDATA receiving: bit[1]=1, current_rdata=0x3d
[MASTER_PORT master2_slave3_tb.master1 @16445000] RDATA receiving: bit[2]=0, current_rdata=0x3f
[MASTER_PORT master2_slave3_tb.master1 @16465000] RDATA receiving: bit[3]=0, current_rdata=0x3b
[MASTER_PORT master2_slave3_tb.master1 @16485000] RDATA receiving: bit[4]=0, current_rdata=0x33
[MASTER_PORT master2_slave3_tb.master1 @16505000] RDATA receiving: bit[5]=0, current_rdata=0x23
[MASTER_PORT master2_slave3_tb.master1 @16525000] RDATA receiving: bit[6]=0, current_rdata=0x03
[SLAVE_PORT master2_slave3_tb.slave1.sp @16535000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @16545000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @16545000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @16545000] Transitioning RDATA->IDLE, rdata=0x03, drdata=0x03
[MASTER_PORT master2_slave3_tb.master1 @16545000] RDATA receiving: bit[7]=0, current_rdata=0x03
[MASTER_PORT master2_slave3_tb.master1 @16545000] RDATA COMPLETE: final rdata will be 0x06 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @16575000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @16615000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @16615000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @16635000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @16655000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @16655000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @16755000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @16765000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @16775000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @16775000] SREADY state (READ): addr=0xac3, starting read
[MASTER_PORT master2_slave3_tb.master2 @16795000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @16825000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @16855000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @16855000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @16865000] RDATA transmission START, data=0xb4
[MASTER_PORT master2_slave3_tb.master2 @16885000] RDATA receiving: bit[0]=0, current_rdata=0x4c
[MASTER_PORT master2_slave3_tb.master2 @16905000] RDATA receiving: bit[1]=0, current_rdata=0x4c
[MASTER_PORT master2_slave3_tb.master2 @16925000] RDATA receiving: bit[2]=1, current_rdata=0x4c
[MASTER_PORT master2_slave3_tb.master2 @16945000] RDATA receiving: bit[3]=0, current_rdata=0x4c
[MASTER_PORT master2_slave3_tb.master2 @16965000] RDATA receiving: bit[4]=1, current_rdata=0x44
[MASTER_PORT master2_slave3_tb.master2 @16985000] RDATA receiving: bit[5]=1, current_rdata=0x54
[MASTER_PORT master2_slave3_tb.master2 @17005000] RDATA receiving: bit[6]=0, current_rdata=0x74
[SLAVE_PORT master2_slave3_tb.slave3.sp @17015000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @17025000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @17025000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @17025000] Transitioning RDATA->IDLE, rdata=0x34, drdata=0x34
[MASTER_PORT master2_slave3_tb.master2 @17025000] RDATA receiving: bit[7]=1, current_rdata=0x34
[MASTER_PORT master2_slave3_tb.master2 @17025000] RDATA COMPLETE: final rdata will be 0x69 after clock edge
Test 2: Transactions complete
PASS: Master 1 read from 0x763 successful
PASS: Master 2 read from 0x2ac3 successful
Starting Test 3: Write-Read Conflict
TEST3: M2 WRITE addr=0x617, wdata=0xb7
Random delay: 3 cycles
[MASTER_PORT master2_slave3_tb.master2 @17055000] IDLE: Starting new transaction (addr=0x0617, mode=WRITE), current rdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @17065000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @17065000] IDLE: Starting new transaction (addr=0x0617, mode=WRITE), current rdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @17085000] STATE: REQ -> SADDR, mode=1
TEST3: M1 READ addr=0x617 (should match M2 write addr)
[MASTER_PORT master2_slave3_tb.master1 @17095000] IDLE: Starting new transaction (addr=0x0617, mode= READ), current rdata=0x03
TEST3: Transactions issued, waiting for completion...
TEST3: Initial state - d1_ready=1, d2_ready=0, s_ready=1
TEST3: Waiting for transaction to start (ready to go low)...
TEST3: Transaction started, waiting for all to complete...
[MASTER_PORT master2_slave3_tb.master1 @17105000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @17125000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @17125000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @17145000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17165000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17165000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17265000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @17265000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17275000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @17275000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @17275000] WDATA setup cycle (holding, not transmitting yet), wdata=0xb7
[SLAVE_PORT master2_slave3_tb.slave1.sp @17285000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master2 @17285000] WDATA transmitting: bit[0]=1, wdata=0xb7
[SLAVE_PORT master2_slave3_tb.slave1.sp @17295000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17295000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x03
[MASTER_PORT master2_slave3_tb.master2 @17295000] WDATA transmitting: bit[1]=1, wdata=0xb7
[SLAVE_PORT master2_slave3_tb.slave1.sp @17305000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17305000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0x03
[MASTER_PORT master2_slave3_tb.master2 @17305000] WDATA transmitting: bit[2]=1, wdata=0xb7
[SLAVE_PORT master2_slave3_tb.slave1.sp @17315000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17315000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x03
[MASTER_PORT master2_slave3_tb.master2 @17315000] WDATA transmitting: bit[3]=0, wdata=0xb7
[SLAVE_PORT master2_slave3_tb.slave1.sp @17325000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @17325000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0x07
[MASTER_PORT master2_slave3_tb.master2 @17325000] WDATA transmitting: bit[4]=1, wdata=0xb7
[SLAVE_PORT master2_slave3_tb.slave1.sp @17335000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17335000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0x07
[MASTER_PORT master2_slave3_tb.master2 @17335000] WDATA transmitting: bit[5]=1, wdata=0xb7
[SLAVE_PORT master2_slave3_tb.slave1.sp @17345000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17345000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x17
[MASTER_PORT master2_slave3_tb.master2 @17345000] WDATA transmitting: bit[6]=0, wdata=0xb7
[SLAVE_PORT master2_slave3_tb.slave1.sp @17355000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @17355000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0x37
[MASTER_PORT master2_slave3_tb.master2 @17355000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @17355000] WDATA transmitting: bit[7]=1, wdata=0xb7
[MASTER_PORT master2_slave3_tb.master2 @17355000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @17365000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17365000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17365000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0x37
[SLAVE_PORT master2_slave3_tb.slave1.sp @17365000] WDATA COMPLETE: will write 0x6f to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @17375000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @17375000] SREADY state (WRITE): addr=0x617, wdata=0xb7
[MASTER_PORT master2_slave3_tb.master1 @17395000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @17435000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @17435000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @17455000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @17475000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @17475000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17575000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @17575000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @17585000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @17585000] SREADY state (READ): addr=0x617, starting read
[SLAVE_PORT @17595000] RVALID state: smemren=1, rvalid=0, smemrdata=0x03, smemaddr=0x617
[SLAVE_PORT @17605000] RVALID state: smemren=1, rvalid=0, smemrdata=0xb7, smemaddr=0x617
[SLAVE_PORT master2_slave3_tb.slave1.sp @17615000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @17615000] RVALID state: smemren=1, rvalid=1, smemrdata=0xb7, smemaddr=0x617
[SLAVE_PORT master2_slave3_tb.slave1.sp @17625000] RDATA transmission START, data=0xb7
[MASTER_PORT master2_slave3_tb.master1 @17645000] RDATA receiving: bit[0]=1, current_rdata=0x03
[MASTER_PORT master2_slave3_tb.master1 @17665000] RDATA receiving: bit[1]=1, current_rdata=0x03
[MASTER_PORT master2_slave3_tb.master1 @17685000] RDATA receiving: bit[2]=1, current_rdata=0x03
[MASTER_PORT master2_slave3_tb.master1 @17705000] RDATA receiving: bit[3]=0, current_rdata=0x07
[MASTER_PORT master2_slave3_tb.master1 @17725000] RDATA receiving: bit[4]=1, current_rdata=0x07
[MASTER_PORT master2_slave3_tb.master1 @17745000] RDATA receiving: bit[5]=1, current_rdata=0x17
[MASTER_PORT master2_slave3_tb.master1 @17765000] RDATA receiving: bit[6]=0, current_rdata=0x37
[SLAVE_PORT master2_slave3_tb.slave1.sp @17775000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @17785000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @17785000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @17785000] Transitioning RDATA->IDLE, rdata=0x37, drdata=0x37
[MASTER_PORT master2_slave3_tb.master1 @17785000] RDATA receiving: bit[7]=1, current_rdata=0x37
[MASTER_PORT master2_slave3_tb.master1 @17785000] RDATA COMPLETE: final rdata will be 0x6f after clock edge
TEST3: All transactions complete
TEST3 VERIFY: d2_addr=0x617, d2_wdata=0xb7, slave_mem_data=0xb7, d1_rdata=0xb7
PASS: Write-Read conflict test successful

--- Iteration 8 ---
Generated: M1 addr=0xda data=0xf1, M2 addr=0x205a data=0x8
Random delay: 1 cycles
[MASTER_PORT master2_slave3_tb.master1 @17815000] IDLE: Starting new transaction (addr=0x00da, mode=WRITE), current rdata=0xb7
[MASTER_PORT master2_slave3_tb.master1 @17825000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @17825000] IDLE: Starting new transaction (addr=0x00da, mode=WRITE), current rdata=0xb7
[MASTER_PORT master2_slave3_tb.master2 @17835000] IDLE: Starting new transaction (addr=0x205a, mode=WRITE), current rdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @17845000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @17845000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @17885000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @17885000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @17905000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17925000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17925000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @18025000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @18025000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18035000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @18035000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master1 @18035000] WDATA setup cycle (holding, not transmitting yet), wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18045000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master1 @18045000] WDATA transmitting: bit[0]=1, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18055000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18055000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0xb7
[MASTER_PORT master2_slave3_tb.master1 @18055000] WDATA transmitting: bit[1]=0, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18065000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @18065000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0xb7
[MASTER_PORT master2_slave3_tb.master1 @18065000] WDATA transmitting: bit[2]=0, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18075000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @18075000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0xb5
[MASTER_PORT master2_slave3_tb.master1 @18075000] WDATA transmitting: bit[3]=0, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18085000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @18085000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0xb1
[MASTER_PORT master2_slave3_tb.master1 @18085000] WDATA transmitting: bit[4]=1, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18095000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18095000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0xb1
[MASTER_PORT master2_slave3_tb.master1 @18095000] WDATA transmitting: bit[5]=1, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18105000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18105000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0xb1
[MASTER_PORT master2_slave3_tb.master1 @18105000] WDATA transmitting: bit[6]=1, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18115000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18115000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0xb1
[MASTER_PORT master2_slave3_tb.master1 @18115000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @18115000] WDATA transmitting: bit[7]=1, wdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @18115000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @18125000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18125000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18125000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18125000] WDATA COMPLETE: will write 0xe3 to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @18135000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @18135000] SREADY state (WRITE): addr=0x0da, wdata=0xf1
[MASTER_PORT master2_slave3_tb.master2 @18155000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @18195000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @18195000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @18215000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @18235000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @18235000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @18335000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @18345000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @18345000] WDATA setup cycle (holding, not transmitting yet), wdata=0x08
[SLAVE_PORT master2_slave3_tb.slave3.sp @18355000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @18355000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @18355000] WDATA transmitting: bit[0]=0, wdata=0x08
[SLAVE_PORT master2_slave3_tb.slave3.sp @18365000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @18365000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @18365000] WDATA transmitting: bit[1]=0, wdata=0x08
[SLAVE_PORT master2_slave3_tb.slave3.sp @18375000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @18375000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @18375000] WDATA transmitting: bit[2]=0, wdata=0x08
[SLAVE_PORT master2_slave3_tb.slave3.sp @18385000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @18385000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @18385000] WDATA transmitting: bit[3]=1, wdata=0x08
[SLAVE_PORT master2_slave3_tb.slave3.sp @18395000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @18395000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0xb0
[MASTER_PORT master2_slave3_tb.master2 @18395000] WDATA transmitting: bit[4]=0, wdata=0x08
[SLAVE_PORT master2_slave3_tb.slave3.sp @18405000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @18405000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0xb8
[MASTER_PORT master2_slave3_tb.master2 @18405000] WDATA transmitting: bit[5]=0, wdata=0x08
[SLAVE_PORT master2_slave3_tb.slave3.sp @18415000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @18415000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0xa8
[MASTER_PORT master2_slave3_tb.master2 @18415000] WDATA transmitting: bit[6]=0, wdata=0x08
[SLAVE_PORT master2_slave3_tb.slave3.sp @18425000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @18425000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0x88
[MASTER_PORT master2_slave3_tb.master2 @18425000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @18425000] WDATA transmitting: bit[7]=0, wdata=0x08
[MASTER_PORT master2_slave3_tb.master2 @18425000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave3.sp @18435000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @18435000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @18435000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x88
[SLAVE_PORT master2_slave3_tb.slave3.sp @18435000] WDATA COMPLETE: will write 0x10 to memory
[SLAVE_PORT master2_slave3_tb.slave3.sp @18445000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @18445000] SREADY state (WRITE): addr=0x05a, wdata=0x08
PASS: Master 1 write to 0xda successful
PASS: Master 2 write to 0x205a successful
[MASTER_PORT master2_slave3_tb.master2 @18475000] IDLE: Starting new transaction (addr=0x205a, mode= READ), current rdata=0xb4
[MASTER_PORT master2_slave3_tb.master1 @18475000] IDLE: Starting new transaction (addr=0x00da, mode= READ), current rdata=0xb7
Test 2: Waiting for transaction to start...
[MASTER_PORT master2_slave3_tb.master2 @18485000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @18485000] STATE: IDLE -> REQ, mode=0
Test 2: Transaction started, waiting for completion...
[MASTER_PORT master2_slave3_tb.master1 @18505000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @18545000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @18545000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @18565000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @18585000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @18585000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @18685000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @18685000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @18695000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @18695000] SREADY state (READ): addr=0x0da, starting read
[SLAVE_PORT @18705000] RVALID state: smemren=1, rvalid=0, smemrdata=0xb7, smemaddr=0x0da
[SLAVE_PORT @18715000] RVALID state: smemren=1, rvalid=0, smemrdata=0xf1, smemaddr=0x0da
[SLAVE_PORT master2_slave3_tb.slave1.sp @18725000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @18725000] RVALID state: smemren=1, rvalid=1, smemrdata=0xf1, smemaddr=0x0da
[SLAVE_PORT master2_slave3_tb.slave1.sp @18735000] RDATA transmission START, data=0xf1
[MASTER_PORT master2_slave3_tb.master1 @18755000] RDATA receiving: bit[0]=1, current_rdata=0xb7
[MASTER_PORT master2_slave3_tb.master1 @18775000] RDATA receiving: bit[1]=0, current_rdata=0xb7
[MASTER_PORT master2_slave3_tb.master1 @18795000] RDATA receiving: bit[2]=0, current_rdata=0xb5
[MASTER_PORT master2_slave3_tb.master1 @18815000] RDATA receiving: bit[3]=0, current_rdata=0xb1
[MASTER_PORT master2_slave3_tb.master1 @18835000] RDATA receiving: bit[4]=1, current_rdata=0xb1
[MASTER_PORT master2_slave3_tb.master1 @18855000] RDATA receiving: bit[5]=1, current_rdata=0xb1
[MASTER_PORT master2_slave3_tb.master1 @18875000] RDATA receiving: bit[6]=1, current_rdata=0xb1
[SLAVE_PORT master2_slave3_tb.slave1.sp @18885000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @18895000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @18895000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @18895000] Transitioning RDATA->IDLE, rdata=0xf1, drdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @18895000] RDATA receiving: bit[7]=1, current_rdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @18895000] RDATA COMPLETE: final rdata will be 0xe3 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @18925000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @18965000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @18965000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @18985000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @19005000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @19005000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @19105000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @19115000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @19125000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @19125000] SREADY state (READ): addr=0x05a, starting read
[MASTER_PORT master2_slave3_tb.master2 @19145000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @19175000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @19205000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @19205000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @19215000] RDATA transmission START, data=0x08
[MASTER_PORT master2_slave3_tb.master2 @19235000] RDATA receiving: bit[0]=0, current_rdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @19255000] RDATA receiving: bit[1]=0, current_rdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @19275000] RDATA receiving: bit[2]=0, current_rdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @19295000] RDATA receiving: bit[3]=1, current_rdata=0xb0
[MASTER_PORT master2_slave3_tb.master2 @19315000] RDATA receiving: bit[4]=0, current_rdata=0xb8
[MASTER_PORT master2_slave3_tb.master2 @19335000] RDATA receiving: bit[5]=0, current_rdata=0xa8
[MASTER_PORT master2_slave3_tb.master2 @19355000] RDATA receiving: bit[6]=0, current_rdata=0x88
[SLAVE_PORT master2_slave3_tb.slave3.sp @19365000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @19375000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @19375000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @19375000] Transitioning RDATA->IDLE, rdata=0x88, drdata=0x88
[MASTER_PORT master2_slave3_tb.master2 @19375000] RDATA receiving: bit[7]=0, current_rdata=0x88
[MASTER_PORT master2_slave3_tb.master2 @19375000] RDATA COMPLETE: final rdata will be 0x10 after clock edge
Test 2: Transactions complete
PASS: Master 1 read from 0xda successful
PASS: Master 2 read from 0x205a successful
Starting Test 3: Write-Read Conflict
TEST3: M2 WRITE addr=0xe2, wdata=0xf9
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master2 @19405000] IDLE: Starting new transaction (addr=0x00e2, mode=WRITE), current rdata=0x08
[MASTER_PORT master2_slave3_tb.master2 @19415000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @19415000] IDLE: Starting new transaction (addr=0x00e2, mode=WRITE), current rdata=0x08
[MASTER_PORT master2_slave3_tb.master2 @19435000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @19475000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @19475000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
TEST3: M1 READ addr=0xe2 (should match M2 write addr)
[MASTER_PORT master2_slave3_tb.master2 @19495000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @19495000] IDLE: Starting new transaction (addr=0x00e2, mode= READ), current rdata=0xf1
TEST3: Transactions issued, waiting for completion...
TEST3: Initial state - d1_ready=1, d2_ready=0, s_ready=1
TEST3: Waiting for transaction to start (ready to go low)...
TEST3: Transaction started, waiting for all to complete...
[MASTER_PORT master2_slave3_tb.master1 @19505000] STATE: IDLE -> REQ, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @19515000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @19515000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @19615000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @19615000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @19625000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @19625000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @19625000] WDATA setup cycle (holding, not transmitting yet), wdata=0xf9
[SLAVE_PORT master2_slave3_tb.slave1.sp @19635000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master2 @19635000] WDATA transmitting: bit[0]=1, wdata=0xf9
[SLAVE_PORT master2_slave3_tb.slave1.sp @19645000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @19645000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0xf1
[MASTER_PORT master2_slave3_tb.master2 @19645000] WDATA transmitting: bit[1]=0, wdata=0xf9
[SLAVE_PORT master2_slave3_tb.slave1.sp @19655000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @19655000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0xf1
[MASTER_PORT master2_slave3_tb.master2 @19655000] WDATA transmitting: bit[2]=0, wdata=0xf9
[SLAVE_PORT master2_slave3_tb.slave1.sp @19665000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @19665000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0xf1
[MASTER_PORT master2_slave3_tb.master2 @19665000] WDATA transmitting: bit[3]=1, wdata=0xf9
[SLAVE_PORT master2_slave3_tb.slave1.sp @19675000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @19675000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0xf1
[MASTER_PORT master2_slave3_tb.master2 @19675000] WDATA transmitting: bit[4]=1, wdata=0xf9
[SLAVE_PORT master2_slave3_tb.slave1.sp @19685000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @19685000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0xf9
[MASTER_PORT master2_slave3_tb.master2 @19685000] WDATA transmitting: bit[5]=1, wdata=0xf9
[SLAVE_PORT master2_slave3_tb.slave1.sp @19695000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @19695000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0xf9
[MASTER_PORT master2_slave3_tb.master2 @19695000] WDATA transmitting: bit[6]=1, wdata=0xf9
[SLAVE_PORT master2_slave3_tb.slave1.sp @19705000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @19705000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0xf9
[MASTER_PORT master2_slave3_tb.master2 @19705000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @19705000] WDATA transmitting: bit[7]=1, wdata=0xf9
[MASTER_PORT master2_slave3_tb.master2 @19705000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @19715000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @19715000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @19715000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0xf9
[SLAVE_PORT master2_slave3_tb.slave1.sp @19715000] WDATA COMPLETE: will write 0xf3 to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @19725000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @19725000] SREADY state (WRITE): addr=0x0e2, wdata=0xf9
[MASTER_PORT master2_slave3_tb.master1 @19745000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @19785000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @19785000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @19805000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @19825000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @19825000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @19925000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @19925000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @19935000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @19935000] SREADY state (READ): addr=0x0e2, starting read
[SLAVE_PORT @19945000] RVALID state: smemren=1, rvalid=0, smemrdata=0xf1, smemaddr=0x0e2
[SLAVE_PORT @19955000] RVALID state: smemren=1, rvalid=0, smemrdata=0xf9, smemaddr=0x0e2
[SLAVE_PORT master2_slave3_tb.slave1.sp @19965000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @19965000] RVALID state: smemren=1, rvalid=1, smemrdata=0xf9, smemaddr=0x0e2
[SLAVE_PORT master2_slave3_tb.slave1.sp @19975000] RDATA transmission START, data=0xf9
[MASTER_PORT master2_slave3_tb.master1 @19995000] RDATA receiving: bit[0]=1, current_rdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @20015000] RDATA receiving: bit[1]=0, current_rdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @20035000] RDATA receiving: bit[2]=0, current_rdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @20055000] RDATA receiving: bit[3]=1, current_rdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @20075000] RDATA receiving: bit[4]=1, current_rdata=0xf9
[MASTER_PORT master2_slave3_tb.master1 @20095000] RDATA receiving: bit[5]=1, current_rdata=0xf9
[MASTER_PORT master2_slave3_tb.master1 @20115000] RDATA receiving: bit[6]=1, current_rdata=0xf9
[SLAVE_PORT master2_slave3_tb.slave1.sp @20125000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @20135000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @20135000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @20135000] Transitioning RDATA->IDLE, rdata=0xf9, drdata=0xf9
[MASTER_PORT master2_slave3_tb.master1 @20135000] RDATA receiving: bit[7]=1, current_rdata=0xf9
[MASTER_PORT master2_slave3_tb.master1 @20135000] RDATA COMPLETE: final rdata will be 0xf3 after clock edge
TEST3: All transactions complete
TEST3 VERIFY: d2_addr=0xe2, d2_wdata=0xf9, slave_mem_data=0xf9, d1_rdata=0xf9
PASS: Write-Read conflict test successful

--- Iteration 9 ---
Generated: M1 addr=0x13d data=0x75, M2 addr=0x49b data=0x57
Random delay: 5 cycles
[MASTER_PORT master2_slave3_tb.master1 @20165000] IDLE: Starting new transaction (addr=0x013d, mode=WRITE), current rdata=0xf9
[MASTER_PORT master2_slave3_tb.master1 @20175000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @20175000] IDLE: Starting new transaction (addr=0x013d, mode=WRITE), current rdata=0xf9
[MASTER_PORT master2_slave3_tb.master1 @20195000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @20225000] IDLE: Starting new transaction (addr=0x049b, mode=WRITE), current rdata=0x08
[MASTER_PORT master2_slave3_tb.master2 @20235000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @20235000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @20235000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @20255000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20275000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20275000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20375000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @20375000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20385000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @20385000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master1 @20385000] WDATA setup cycle (holding, not transmitting yet), wdata=0x75
[SLAVE_PORT master2_slave3_tb.slave1.sp @20395000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master1 @20395000] WDATA transmitting: bit[0]=1, wdata=0x75
[SLAVE_PORT master2_slave3_tb.slave1.sp @20405000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20405000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0xf9
[MASTER_PORT master2_slave3_tb.master1 @20405000] WDATA transmitting: bit[1]=0, wdata=0x75
[SLAVE_PORT master2_slave3_tb.slave1.sp @20415000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @20415000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0xf9
[MASTER_PORT master2_slave3_tb.master1 @20415000] WDATA transmitting: bit[2]=1, wdata=0x75
[SLAVE_PORT master2_slave3_tb.slave1.sp @20425000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20425000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0xf9
[MASTER_PORT master2_slave3_tb.master1 @20425000] WDATA transmitting: bit[3]=0, wdata=0x75
[SLAVE_PORT master2_slave3_tb.slave1.sp @20435000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @20435000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0xfd
[MASTER_PORT master2_slave3_tb.master1 @20435000] WDATA transmitting: bit[4]=1, wdata=0x75
[SLAVE_PORT master2_slave3_tb.slave1.sp @20445000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20445000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @20445000] WDATA transmitting: bit[5]=1, wdata=0x75
[SLAVE_PORT master2_slave3_tb.slave1.sp @20455000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20455000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @20455000] WDATA transmitting: bit[6]=1, wdata=0x75
[SLAVE_PORT master2_slave3_tb.slave1.sp @20465000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20465000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @20465000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @20465000] WDATA transmitting: bit[7]=0, wdata=0x75
[MASTER_PORT master2_slave3_tb.master1 @20465000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @20475000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20475000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @20475000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0xf5
[SLAVE_PORT master2_slave3_tb.slave1.sp @20475000] WDATA COMPLETE: will write 0xea to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @20485000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @20485000] SREADY state (WRITE): addr=0x13d, wdata=0x75
[MASTER_PORT master2_slave3_tb.master2 @20505000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @20545000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @20545000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @20565000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20585000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20585000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20685000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @20685000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20695000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @20695000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @20695000] WDATA setup cycle (holding, not transmitting yet), wdata=0x57
[SLAVE_PORT master2_slave3_tb.slave1.sp @20705000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master2 @20705000] WDATA transmitting: bit[0]=1, wdata=0x57
[SLAVE_PORT master2_slave3_tb.slave1.sp @20715000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20715000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x75
[MASTER_PORT master2_slave3_tb.master2 @20715000] WDATA transmitting: bit[1]=1, wdata=0x57
[SLAVE_PORT master2_slave3_tb.slave1.sp @20725000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20725000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0x75
[MASTER_PORT master2_slave3_tb.master2 @20725000] WDATA transmitting: bit[2]=1, wdata=0x57
[SLAVE_PORT master2_slave3_tb.slave1.sp @20735000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20735000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x77
[MASTER_PORT master2_slave3_tb.master2 @20735000] WDATA transmitting: bit[3]=0, wdata=0x57
[SLAVE_PORT master2_slave3_tb.slave1.sp @20745000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @20745000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0x77
[MASTER_PORT master2_slave3_tb.master2 @20745000] WDATA transmitting: bit[4]=1, wdata=0x57
[SLAVE_PORT master2_slave3_tb.slave1.sp @20755000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20755000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0x77
[MASTER_PORT master2_slave3_tb.master2 @20755000] WDATA transmitting: bit[5]=0, wdata=0x57
[SLAVE_PORT master2_slave3_tb.slave1.sp @20765000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @20765000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0x77
[MASTER_PORT master2_slave3_tb.master2 @20765000] WDATA transmitting: bit[6]=1, wdata=0x57
[SLAVE_PORT master2_slave3_tb.slave1.sp @20775000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20775000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x57
[MASTER_PORT master2_slave3_tb.master2 @20775000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @20775000] WDATA transmitting: bit[7]=0, wdata=0x57
[MASTER_PORT master2_slave3_tb.master2 @20775000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @20785000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20785000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @20785000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x57
[SLAVE_PORT master2_slave3_tb.slave1.sp @20785000] WDATA COMPLETE: will write 0xae to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @20795000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @20795000] SREADY state (WRITE): addr=0x49b, wdata=0x57
PASS: Master 1 write to 0x13d successful
PASS: Master 2 write to 0x49b successful
[MASTER_PORT master2_slave3_tb.master2 @20825000] IDLE: Starting new transaction (addr=0x049b, mode= READ), current rdata=0x08
[MASTER_PORT master2_slave3_tb.master1 @20825000] IDLE: Starting new transaction (addr=0x013d, mode= READ), current rdata=0xf9
Test 2: Waiting for transaction to start...
[MASTER_PORT master2_slave3_tb.master2 @20835000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @20835000] STATE: IDLE -> REQ, mode=0
Test 2: Transaction started, waiting for completion...
[MASTER_PORT master2_slave3_tb.master1 @20855000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @20895000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @20895000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @20915000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @20935000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @20935000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @21035000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @21035000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @21045000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @21045000] SREADY state (READ): addr=0x13d, starting read
[SLAVE_PORT @21055000] RVALID state: smemren=1, rvalid=0, smemrdata=0xf9, smemaddr=0x13d
[SLAVE_PORT @21065000] RVALID state: smemren=1, rvalid=0, smemrdata=0x75, smemaddr=0x13d
[SLAVE_PORT master2_slave3_tb.slave1.sp @21075000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @21075000] RVALID state: smemren=1, rvalid=1, smemrdata=0x75, smemaddr=0x13d
[SLAVE_PORT master2_slave3_tb.slave1.sp @21085000] RDATA transmission START, data=0x75
[MASTER_PORT master2_slave3_tb.master1 @21105000] RDATA receiving: bit[0]=1, current_rdata=0xf9
[MASTER_PORT master2_slave3_tb.master1 @21125000] RDATA receiving: bit[1]=0, current_rdata=0xf9
[MASTER_PORT master2_slave3_tb.master1 @21145000] RDATA receiving: bit[2]=1, current_rdata=0xf9
[MASTER_PORT master2_slave3_tb.master1 @21165000] RDATA receiving: bit[3]=0, current_rdata=0xfd
[MASTER_PORT master2_slave3_tb.master1 @21185000] RDATA receiving: bit[4]=1, current_rdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @21205000] RDATA receiving: bit[5]=1, current_rdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @21225000] RDATA receiving: bit[6]=1, current_rdata=0xf5
[SLAVE_PORT master2_slave3_tb.slave1.sp @21235000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @21245000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @21245000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @21245000] Transitioning RDATA->IDLE, rdata=0xf5, drdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @21245000] RDATA receiving: bit[7]=0, current_rdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @21245000] RDATA COMPLETE: final rdata will be 0xea after clock edge
[MASTER_PORT master2_slave3_tb.master2 @21275000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @21315000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @21315000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @21335000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @21355000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @21355000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @21455000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @21455000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @21465000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @21465000] SREADY state (READ): addr=0x49b, starting read
[SLAVE_PORT @21475000] RVALID state: smemren=1, rvalid=0, smemrdata=0x75, smemaddr=0x49b
[SLAVE_PORT @21485000] RVALID state: smemren=1, rvalid=0, smemrdata=0x57, smemaddr=0x49b
[SLAVE_PORT master2_slave3_tb.slave1.sp @21495000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @21495000] RVALID state: smemren=1, rvalid=1, smemrdata=0x57, smemaddr=0x49b
[SLAVE_PORT master2_slave3_tb.slave1.sp @21505000] RDATA transmission START, data=0x57
[MASTER_PORT master2_slave3_tb.master2 @21525000] RDATA receiving: bit[0]=1, current_rdata=0x08
[MASTER_PORT master2_slave3_tb.master2 @21545000] RDATA receiving: bit[1]=1, current_rdata=0x09
[MASTER_PORT master2_slave3_tb.master2 @21565000] RDATA receiving: bit[2]=1, current_rdata=0x0b
[MASTER_PORT master2_slave3_tb.master2 @21585000] RDATA receiving: bit[3]=0, current_rdata=0x0f
[MASTER_PORT master2_slave3_tb.master2 @21605000] RDATA receiving: bit[4]=1, current_rdata=0x07
[MASTER_PORT master2_slave3_tb.master2 @21625000] RDATA receiving: bit[5]=0, current_rdata=0x17
[MASTER_PORT master2_slave3_tb.master2 @21645000] RDATA receiving: bit[6]=1, current_rdata=0x17
[SLAVE_PORT master2_slave3_tb.slave1.sp @21655000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @21665000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @21665000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @21665000] Transitioning RDATA->IDLE, rdata=0x57, drdata=0x57
[MASTER_PORT master2_slave3_tb.master2 @21665000] RDATA receiving: bit[7]=0, current_rdata=0x57
[MASTER_PORT master2_slave3_tb.master2 @21665000] RDATA COMPLETE: final rdata will be 0xae after clock edge
Test 2: Transactions complete
PASS: Master 1 read from 0x13d successful
PASS: Master 2 read from 0x49b successful
Starting Test 3: Write-Read Conflict
TEST3: M2 WRITE addr=0x2894, wdata=0xcc
Random delay: 0 cycles
[MASTER_PORT master2_slave3_tb.master2 @21695000] IDLE: Starting new transaction (addr=0x2894, mode=WRITE), current rdata=0x57
TEST3: M1 READ addr=0x2894 (should match M2 write addr)
[MASTER_PORT master2_slave3_tb.master2 @21705000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @21705000] IDLE: Starting new transaction (addr=0x2894, mode=WRITE), current rdata=0x57
[MASTER_PORT master2_slave3_tb.master1 @21705000] IDLE: Starting new transaction (addr=0x2894, mode= READ), current rdata=0x75
TEST3: Transactions issued, waiting for completion...
TEST3: Initial state - d1_ready=1, d2_ready=0, s_ready=1
TEST3: Waiting for transaction to start (ready to go low)...
TEST3: Transaction started, waiting for all to complete...
[MASTER_PORT master2_slave3_tb.master1 @21715000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @21725000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @21765000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @21765000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @21785000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @21805000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @21805000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @21905000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @21915000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @21915000] WDATA setup cycle (holding, not transmitting yet), wdata=0xcc
[SLAVE_PORT master2_slave3_tb.slave3.sp @21925000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @21925000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @21925000] WDATA transmitting: bit[0]=0, wdata=0xcc
[SLAVE_PORT master2_slave3_tb.slave3.sp @21935000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @21935000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0x08
[MASTER_PORT master2_slave3_tb.master2 @21935000] WDATA transmitting: bit[1]=0, wdata=0xcc
[SLAVE_PORT master2_slave3_tb.slave3.sp @21945000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @21945000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x08
[MASTER_PORT master2_slave3_tb.master2 @21945000] WDATA transmitting: bit[2]=1, wdata=0xcc
[SLAVE_PORT master2_slave3_tb.slave3.sp @21955000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @21955000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x08
[MASTER_PORT master2_slave3_tb.master2 @21955000] WDATA transmitting: bit[3]=1, wdata=0xcc
[SLAVE_PORT master2_slave3_tb.slave3.sp @21965000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @21965000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0x0c
[MASTER_PORT master2_slave3_tb.master2 @21965000] WDATA transmitting: bit[4]=0, wdata=0xcc
[SLAVE_PORT master2_slave3_tb.slave3.sp @21975000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @21975000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x0c
[MASTER_PORT master2_slave3_tb.master2 @21975000] WDATA transmitting: bit[5]=0, wdata=0xcc
[SLAVE_PORT master2_slave3_tb.slave3.sp @21985000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @21985000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0x0c
[MASTER_PORT master2_slave3_tb.master2 @21985000] WDATA transmitting: bit[6]=1, wdata=0xcc
[SLAVE_PORT master2_slave3_tb.slave3.sp @21995000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @21995000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x0c
[MASTER_PORT master2_slave3_tb.master2 @21995000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @21995000] WDATA transmitting: bit[7]=1, wdata=0xcc
[MASTER_PORT master2_slave3_tb.master2 @21995000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave3.sp @22005000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @22005000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @22005000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0x4c
[SLAVE_PORT master2_slave3_tb.slave3.sp @22005000] WDATA COMPLETE: will write 0x99 to memory
[SLAVE_PORT master2_slave3_tb.slave3.sp @22015000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @22015000] SREADY state (WRITE): addr=0x894, wdata=0xcc
[MASTER_PORT master2_slave3_tb.master1 @22035000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @22075000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @22075000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @22095000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @22115000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @22115000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @22215000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @22225000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @22235000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @22235000] SREADY state (READ): addr=0x894, starting read
[MASTER_PORT master2_slave3_tb.master1 @22255000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @22285000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @22315000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @22315000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @22325000] RDATA transmission START, data=0xcc
[MASTER_PORT master2_slave3_tb.master1 @22345000] RDATA receiving: bit[0]=0, current_rdata=0x75
[MASTER_PORT master2_slave3_tb.master1 @22365000] RDATA receiving: bit[1]=0, current_rdata=0x74
[MASTER_PORT master2_slave3_tb.master1 @22385000] RDATA receiving: bit[2]=1, current_rdata=0x74
[MASTER_PORT master2_slave3_tb.master1 @22405000] RDATA receiving: bit[3]=1, current_rdata=0x74
[MASTER_PORT master2_slave3_tb.master1 @22425000] RDATA receiving: bit[4]=0, current_rdata=0x7c
[MASTER_PORT master2_slave3_tb.master1 @22445000] RDATA receiving: bit[5]=0, current_rdata=0x6c
[MASTER_PORT master2_slave3_tb.master1 @22465000] RDATA receiving: bit[6]=1, current_rdata=0x4c
[SLAVE_PORT master2_slave3_tb.slave3.sp @22475000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @22485000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @22485000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @22485000] Transitioning RDATA->IDLE, rdata=0x4c, drdata=0x4c
[MASTER_PORT master2_slave3_tb.master1 @22485000] RDATA receiving: bit[7]=1, current_rdata=0x4c
[MASTER_PORT master2_slave3_tb.master1 @22485000] RDATA COMPLETE: final rdata will be 0x99 after clock edge
TEST3: All transactions complete
TEST3 VERIFY: d2_addr=0x2894, d2_wdata=0xcc, slave_mem_data=0xcc, d1_rdata=0xcc
PASS: Write-Read conflict test successful

--- Iteration 10 ---
Generated: M1 addr=0x52f data=0x4f, M2 addr=0x1e66 data=0xe4
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master1 @22515000] IDLE: Starting new transaction (addr=0x052f, mode=WRITE), current rdata=0xcc
[MASTER_PORT master2_slave3_tb.master1 @22525000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @22525000] IDLE: Starting new transaction (addr=0x052f, mode=WRITE), current rdata=0xcc
[MASTER_PORT master2_slave3_tb.master1 @22545000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @22585000] IDLE: Starting new transaction (addr=0x1e66, mode=WRITE), current rdata=0x57
[MASTER_PORT master2_slave3_tb.master1 @22585000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @22585000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @22595000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @22605000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22625000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22625000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22725000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @22725000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22735000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @22735000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master1 @22735000] WDATA setup cycle (holding, not transmitting yet), wdata=0x4f
[SLAVE_PORT master2_slave3_tb.slave1.sp @22745000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master1 @22745000] WDATA transmitting: bit[0]=1, wdata=0x4f
[SLAVE_PORT master2_slave3_tb.slave1.sp @22755000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22755000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x57
[MASTER_PORT master2_slave3_tb.master1 @22755000] WDATA transmitting: bit[1]=1, wdata=0x4f
[SLAVE_PORT master2_slave3_tb.slave1.sp @22765000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22765000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0x57
[MASTER_PORT master2_slave3_tb.master1 @22765000] WDATA transmitting: bit[2]=1, wdata=0x4f
[SLAVE_PORT master2_slave3_tb.slave1.sp @22775000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22775000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x57
[MASTER_PORT master2_slave3_tb.master1 @22775000] WDATA transmitting: bit[3]=1, wdata=0x4f
[SLAVE_PORT master2_slave3_tb.slave1.sp @22785000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22785000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0x57
[MASTER_PORT master2_slave3_tb.master1 @22785000] WDATA transmitting: bit[4]=0, wdata=0x4f
[SLAVE_PORT master2_slave3_tb.slave1.sp @22795000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @22795000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x5f
[MASTER_PORT master2_slave3_tb.master1 @22795000] WDATA transmitting: bit[5]=0, wdata=0x4f
[SLAVE_PORT master2_slave3_tb.slave1.sp @22805000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @22805000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0x4f
[MASTER_PORT master2_slave3_tb.master1 @22805000] WDATA transmitting: bit[6]=1, wdata=0x4f
[SLAVE_PORT master2_slave3_tb.slave1.sp @22815000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22815000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x4f
[MASTER_PORT master2_slave3_tb.master1 @22815000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @22815000] WDATA transmitting: bit[7]=0, wdata=0x4f
[MASTER_PORT master2_slave3_tb.master1 @22815000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @22825000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22825000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @22825000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x4f
[SLAVE_PORT master2_slave3_tb.slave1.sp @22825000] WDATA COMPLETE: will write 0x9e to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @22835000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @22835000] SREADY state (WRITE): addr=0x52f, wdata=0x4f
[MASTER_PORT master2_slave3_tb.master2 @22855000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @22895000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @22895000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @22915000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @22935000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @22935000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @23035000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @23045000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @23045000] WDATA setup cycle (holding, not transmitting yet), wdata=0xe4
[SLAVE_PORT master2_slave3_tb.slave2.sp @23055000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @23055000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @23055000] WDATA transmitting: bit[0]=0, wdata=0xe4
[SLAVE_PORT master2_slave3_tb.slave2.sp @23065000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @23065000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0x9e
[MASTER_PORT master2_slave3_tb.master2 @23065000] WDATA transmitting: bit[1]=0, wdata=0xe4
[SLAVE_PORT master2_slave3_tb.slave2.sp @23075000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @23075000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x9e
[MASTER_PORT master2_slave3_tb.master2 @23075000] WDATA transmitting: bit[2]=1, wdata=0xe4
[SLAVE_PORT master2_slave3_tb.slave2.sp @23085000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @23085000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x9c
[MASTER_PORT master2_slave3_tb.master2 @23085000] WDATA transmitting: bit[3]=0, wdata=0xe4
[SLAVE_PORT master2_slave3_tb.slave2.sp @23095000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @23095000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0x9c
[MASTER_PORT master2_slave3_tb.master2 @23095000] WDATA transmitting: bit[4]=0, wdata=0xe4
[SLAVE_PORT master2_slave3_tb.slave2.sp @23105000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @23105000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x94
[MASTER_PORT master2_slave3_tb.master2 @23105000] WDATA transmitting: bit[5]=1, wdata=0xe4
[SLAVE_PORT master2_slave3_tb.slave2.sp @23115000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @23115000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x84
[MASTER_PORT master2_slave3_tb.master2 @23115000] WDATA transmitting: bit[6]=1, wdata=0xe4
[SLAVE_PORT master2_slave3_tb.slave2.sp @23125000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @23125000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0xa4
[MASTER_PORT master2_slave3_tb.master2 @23125000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @23125000] WDATA transmitting: bit[7]=1, wdata=0xe4
[MASTER_PORT master2_slave3_tb.master2 @23125000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave2.sp @23135000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @23135000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @23135000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0xe4
[SLAVE_PORT master2_slave3_tb.slave2.sp @23135000] WDATA COMPLETE: will write 0xc9 to memory
[SLAVE_PORT master2_slave3_tb.slave2.sp @23145000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @23145000] SREADY state (WRITE): addr=0xe66, wdata=0xe4
PASS: Master 1 write to 0x52f successful
PASS: Master 2 write to 0x1e66 successful
[MASTER_PORT master2_slave3_tb.master2 @23175000] IDLE: Starting new transaction (addr=0x1e66, mode= READ), current rdata=0x57
[MASTER_PORT master2_slave3_tb.master1 @23175000] IDLE: Starting new transaction (addr=0x052f, mode= READ), current rdata=0xcc
Test 2: Waiting for transaction to start...
[MASTER_PORT master2_slave3_tb.master2 @23185000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @23185000] STATE: IDLE -> REQ, mode=0
Test 2: Transaction started, waiting for completion...
[MASTER_PORT master2_slave3_tb.master1 @23205000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @23245000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @23245000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @23265000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @23285000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @23285000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @23385000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @23385000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @23395000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @23395000] SREADY state (READ): addr=0x52f, starting read
[SLAVE_PORT @23405000] RVALID state: smemren=1, rvalid=0, smemrdata=0x57, smemaddr=0x52f
[SLAVE_PORT @23415000] RVALID state: smemren=1, rvalid=0, smemrdata=0x4f, smemaddr=0x52f
[SLAVE_PORT master2_slave3_tb.slave1.sp @23425000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @23425000] RVALID state: smemren=1, rvalid=1, smemrdata=0x4f, smemaddr=0x52f
[SLAVE_PORT master2_slave3_tb.slave1.sp @23435000] RDATA transmission START, data=0x4f
[MASTER_PORT master2_slave3_tb.master1 @23455000] RDATA receiving: bit[0]=1, current_rdata=0xcc
[MASTER_PORT master2_slave3_tb.master1 @23475000] RDATA receiving: bit[1]=1, current_rdata=0xcd
[MASTER_PORT master2_slave3_tb.master1 @23495000] RDATA receiving: bit[2]=1, current_rdata=0xcf
[MASTER_PORT master2_slave3_tb.master1 @23515000] RDATA receiving: bit[3]=1, current_rdata=0xcf
[MASTER_PORT master2_slave3_tb.master1 @23535000] RDATA receiving: bit[4]=0, current_rdata=0xcf
[MASTER_PORT master2_slave3_tb.master1 @23555000] RDATA receiving: bit[5]=0, current_rdata=0xcf
[MASTER_PORT master2_slave3_tb.master1 @23575000] RDATA receiving: bit[6]=1, current_rdata=0xcf
[SLAVE_PORT master2_slave3_tb.slave1.sp @23585000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @23595000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @23595000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @23595000] Transitioning RDATA->IDLE, rdata=0xcf, drdata=0xcf
[MASTER_PORT master2_slave3_tb.master1 @23595000] RDATA receiving: bit[7]=0, current_rdata=0xcf
[MASTER_PORT master2_slave3_tb.master1 @23595000] RDATA COMPLETE: final rdata will be 0x9e after clock edge
[MASTER_PORT master2_slave3_tb.master2 @23625000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @23665000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @23665000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @23685000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @23705000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @23705000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @23805000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @23815000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @23825000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @23825000] SREADY state (READ): addr=0xe66, starting read
[SLAVE_PORT @23835000] RVALID state: smemren=1, rvalid=0, smemrdata=0x9e, smemaddr=0xe66
[SLAVE_PORT @23845000] RVALID state: smemren=1, rvalid=0, smemrdata=0xe4, smemaddr=0xe66
[SLAVE_PORT master2_slave3_tb.slave2.sp @23855000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @23855000] RVALID state: smemren=1, rvalid=1, smemrdata=0xe4, smemaddr=0xe66
[SLAVE_PORT master2_slave3_tb.slave2.sp @23865000] RDATA transmission START, data=0xe4
[MASTER_PORT master2_slave3_tb.master2 @23885000] RDATA receiving: bit[0]=0, current_rdata=0x57
[MASTER_PORT master2_slave3_tb.master2 @23905000] RDATA receiving: bit[1]=0, current_rdata=0x56
[MASTER_PORT master2_slave3_tb.master2 @23925000] RDATA receiving: bit[2]=1, current_rdata=0x54
[MASTER_PORT master2_slave3_tb.master2 @23945000] RDATA receiving: bit[3]=0, current_rdata=0x54
[MASTER_PORT master2_slave3_tb.master2 @23965000] RDATA receiving: bit[4]=0, current_rdata=0x54
[MASTER_PORT master2_slave3_tb.master2 @23985000] RDATA receiving: bit[5]=1, current_rdata=0x44
[MASTER_PORT master2_slave3_tb.master2 @24005000] RDATA receiving: bit[6]=1, current_rdata=0x64
[SLAVE_PORT master2_slave3_tb.slave2.sp @24015000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @24025000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @24025000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @24025000] Transitioning RDATA->IDLE, rdata=0x64, drdata=0x64
[MASTER_PORT master2_slave3_tb.master2 @24025000] RDATA receiving: bit[7]=1, current_rdata=0x64
[MASTER_PORT master2_slave3_tb.master2 @24025000] RDATA COMPLETE: final rdata will be 0xc9 after clock edge
Test 2: Transactions complete
PASS: Master 1 read from 0x52f successful
PASS: Master 2 read from 0x1e66 successful
Starting Test 3: Write-Read Conflict
TEST3: M2 WRITE addr=0x2b13, wdata=0x33
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master2 @24055000] IDLE: Starting new transaction (addr=0x2b13, mode=WRITE), current rdata=0xe4
[MASTER_PORT master2_slave3_tb.master2 @24065000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @24065000] IDLE: Starting new transaction (addr=0x2b13, mode=WRITE), current rdata=0xe4
[MASTER_PORT master2_slave3_tb.master2 @24085000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @24125000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @24125000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @24145000] STATE: WAIT -> ADDR, mode=1
TEST3: M1 READ addr=0x2b13 (should match M2 write addr)
[MASTER_PORT master2_slave3_tb.master1 @24155000] IDLE: Starting new transaction (addr=0x2b13, mode= READ), current rdata=0x4f
TEST3: Transactions issued, waiting for completion...
TEST3: Initial state - d1_ready=1, d2_ready=0, s_ready=1
TEST3: Waiting for transaction to start (ready to go low)...
TEST3: Transaction started, waiting for all to complete...
[SLAVE_PORT master2_slave3_tb.slave3.sp @24165000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @24165000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @24165000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @24265000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @24275000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @24275000] WDATA setup cycle (holding, not transmitting yet), wdata=0x33
[SLAVE_PORT master2_slave3_tb.slave3.sp @24285000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24285000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @24285000] WDATA transmitting: bit[0]=1, wdata=0x33
[SLAVE_PORT master2_slave3_tb.slave3.sp @24295000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @24295000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0xcc
[MASTER_PORT master2_slave3_tb.master2 @24295000] WDATA transmitting: bit[1]=1, wdata=0x33
[SLAVE_PORT master2_slave3_tb.slave3.sp @24305000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @24305000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0xcd
[MASTER_PORT master2_slave3_tb.master2 @24305000] WDATA transmitting: bit[2]=0, wdata=0x33
[SLAVE_PORT master2_slave3_tb.slave3.sp @24315000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24315000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0xcf
[MASTER_PORT master2_slave3_tb.master2 @24315000] WDATA transmitting: bit[3]=0, wdata=0x33
[SLAVE_PORT master2_slave3_tb.slave3.sp @24325000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24325000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0xcb
[MASTER_PORT master2_slave3_tb.master2 @24325000] WDATA transmitting: bit[4]=1, wdata=0x33
[SLAVE_PORT master2_slave3_tb.slave3.sp @24335000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @24335000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0xc3
[MASTER_PORT master2_slave3_tb.master2 @24335000] WDATA transmitting: bit[5]=1, wdata=0x33
[SLAVE_PORT master2_slave3_tb.slave3.sp @24345000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @24345000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0xd3
[MASTER_PORT master2_slave3_tb.master2 @24345000] WDATA transmitting: bit[6]=0, wdata=0x33
[SLAVE_PORT master2_slave3_tb.slave3.sp @24355000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24355000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0xf3
[MASTER_PORT master2_slave3_tb.master2 @24355000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @24355000] WDATA transmitting: bit[7]=0, wdata=0x33
[MASTER_PORT master2_slave3_tb.master2 @24355000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave3.sp @24365000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @24365000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24365000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0xb3
[SLAVE_PORT master2_slave3_tb.slave3.sp @24365000] WDATA COMPLETE: will write 0x66 to memory
[SLAVE_PORT master2_slave3_tb.slave3.sp @24375000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @24375000] SREADY state (WRITE): addr=0xb13, wdata=0x33
[MASTER_PORT master2_slave3_tb.master1 @24395000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @24435000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @24435000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @24455000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24475000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24475000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @24575000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24585000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24595000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @24595000] SREADY state (READ): addr=0xb13, starting read
[MASTER_PORT master2_slave3_tb.master1 @24615000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24645000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24675000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @24675000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24685000] RDATA transmission START, data=0x33
[MASTER_PORT master2_slave3_tb.master1 @24705000] RDATA receiving: bit[0]=1, current_rdata=0x4f
[MASTER_PORT master2_slave3_tb.master1 @24725000] RDATA receiving: bit[1]=1, current_rdata=0x4f
[MASTER_PORT master2_slave3_tb.master1 @24745000] RDATA receiving: bit[2]=0, current_rdata=0x4f
[MASTER_PORT master2_slave3_tb.master1 @24765000] RDATA receiving: bit[3]=0, current_rdata=0x4b
[MASTER_PORT master2_slave3_tb.master1 @24785000] RDATA receiving: bit[4]=1, current_rdata=0x43
[MASTER_PORT master2_slave3_tb.master1 @24805000] RDATA receiving: bit[5]=1, current_rdata=0x53
[MASTER_PORT master2_slave3_tb.master1 @24825000] RDATA receiving: bit[6]=0, current_rdata=0x73
[SLAVE_PORT master2_slave3_tb.slave3.sp @24835000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @24845000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @24845000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @24845000] Transitioning RDATA->IDLE, rdata=0x33, drdata=0x33
[MASTER_PORT master2_slave3_tb.master1 @24845000] RDATA receiving: bit[7]=0, current_rdata=0x33
[MASTER_PORT master2_slave3_tb.master1 @24845000] RDATA COMPLETE: final rdata will be 0x66 after clock edge
TEST3: All transactions complete
TEST3 VERIFY: d2_addr=0x2b13, d2_wdata=0x33, slave_mem_data=0x33, d1_rdata=0x33
PASS: Write-Read conflict test successful

--- Iteration 11 ---
Generated: M1 addr=0x1979 data=0xfb, M2 addr=0x1a2c data=0xf
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master1 @24875000] IDLE: Starting new transaction (addr=0x1979, mode=WRITE), current rdata=0x33
[MASTER_PORT master2_slave3_tb.master1 @24885000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @24885000] IDLE: Starting new transaction (addr=0x1979, mode=WRITE), current rdata=0x33
[MASTER_PORT master2_slave3_tb.master1 @24905000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @24945000] IDLE: Starting new transaction (addr=0x1a2c, mode=WRITE), current rdata=0xe4
[MASTER_PORT master2_slave3_tb.master1 @24945000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @24945000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @24955000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @24965000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @24985000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @24985000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @25085000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25095000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @25095000] WDATA setup cycle (holding, not transmitting yet), wdata=0xfb
[SLAVE_PORT master2_slave3_tb.slave2.sp @25105000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25105000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master1 @25105000] WDATA transmitting: bit[0]=1, wdata=0xfb
[SLAVE_PORT master2_slave3_tb.slave2.sp @25115000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25115000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0xe4
[MASTER_PORT master2_slave3_tb.master1 @25115000] WDATA transmitting: bit[1]=1, wdata=0xfb
[SLAVE_PORT master2_slave3_tb.slave2.sp @25125000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25125000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0xe5
[MASTER_PORT master2_slave3_tb.master1 @25125000] WDATA transmitting: bit[2]=0, wdata=0xfb
[SLAVE_PORT master2_slave3_tb.slave2.sp @25135000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25135000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0xe7
[MASTER_PORT master2_slave3_tb.master1 @25135000] WDATA transmitting: bit[3]=1, wdata=0xfb
[SLAVE_PORT master2_slave3_tb.slave2.sp @25145000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25145000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0xe3
[MASTER_PORT master2_slave3_tb.master1 @25145000] WDATA transmitting: bit[4]=1, wdata=0xfb
[SLAVE_PORT master2_slave3_tb.slave2.sp @25155000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25155000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0xeb
[MASTER_PORT master2_slave3_tb.master1 @25155000] WDATA transmitting: bit[5]=1, wdata=0xfb
[SLAVE_PORT master2_slave3_tb.slave2.sp @25165000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25165000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0xfb
[MASTER_PORT master2_slave3_tb.master1 @25165000] WDATA transmitting: bit[6]=1, wdata=0xfb
[SLAVE_PORT master2_slave3_tb.slave2.sp @25175000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25175000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0xfb
[MASTER_PORT master2_slave3_tb.master1 @25175000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @25175000] WDATA transmitting: bit[7]=1, wdata=0xfb
[MASTER_PORT master2_slave3_tb.master1 @25175000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave2.sp @25185000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25185000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25185000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0xfb
[SLAVE_PORT master2_slave3_tb.slave2.sp @25185000] WDATA COMPLETE: will write 0xf7 to memory
[SLAVE_PORT master2_slave3_tb.slave2.sp @25195000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @25195000] SREADY state (WRITE): addr=0x979, wdata=0xfb
[MASTER_PORT master2_slave3_tb.master2 @25215000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @25255000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @25255000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @25275000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25295000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25295000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @25395000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25405000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @25405000] WDATA setup cycle (holding, not transmitting yet), wdata=0x0f
[SLAVE_PORT master2_slave3_tb.slave2.sp @25415000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25415000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @25415000] WDATA transmitting: bit[0]=1, wdata=0x0f
[SLAVE_PORT master2_slave3_tb.slave2.sp @25425000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25425000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0xfb
[MASTER_PORT master2_slave3_tb.master2 @25425000] WDATA transmitting: bit[1]=1, wdata=0x0f
[SLAVE_PORT master2_slave3_tb.slave2.sp @25435000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25435000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0xfb
[MASTER_PORT master2_slave3_tb.master2 @25435000] WDATA transmitting: bit[2]=1, wdata=0x0f
[SLAVE_PORT master2_slave3_tb.slave2.sp @25445000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25445000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0xfb
[MASTER_PORT master2_slave3_tb.master2 @25445000] WDATA transmitting: bit[3]=1, wdata=0x0f
[SLAVE_PORT master2_slave3_tb.slave2.sp @25455000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25455000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0xff
[MASTER_PORT master2_slave3_tb.master2 @25455000] WDATA transmitting: bit[4]=0, wdata=0x0f
[SLAVE_PORT master2_slave3_tb.slave2.sp @25465000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25465000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0xff
[MASTER_PORT master2_slave3_tb.master2 @25465000] WDATA transmitting: bit[5]=0, wdata=0x0f
[SLAVE_PORT master2_slave3_tb.slave2.sp @25475000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25475000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0xef
[MASTER_PORT master2_slave3_tb.master2 @25475000] WDATA transmitting: bit[6]=0, wdata=0x0f
[SLAVE_PORT master2_slave3_tb.slave2.sp @25485000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25485000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0xcf
[MASTER_PORT master2_slave3_tb.master2 @25485000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @25485000] WDATA transmitting: bit[7]=0, wdata=0x0f
[MASTER_PORT master2_slave3_tb.master2 @25485000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave2.sp @25495000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25495000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25495000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x8f
[SLAVE_PORT master2_slave3_tb.slave2.sp @25495000] WDATA COMPLETE: will write 0x1e to memory
[SLAVE_PORT master2_slave3_tb.slave2.sp @25505000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @25505000] SREADY state (WRITE): addr=0xa2c, wdata=0x0f
PASS: Master 1 write to 0x1979 successful
PASS: Master 2 write to 0x1a2c successful
[MASTER_PORT master2_slave3_tb.master2 @25535000] IDLE: Starting new transaction (addr=0x1a2c, mode= READ), current rdata=0xe4
[MASTER_PORT master2_slave3_tb.master1 @25535000] IDLE: Starting new transaction (addr=0x1979, mode= READ), current rdata=0x33
Test 2: Waiting for transaction to start...
[MASTER_PORT master2_slave3_tb.master2 @25545000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @25545000] STATE: IDLE -> REQ, mode=0
Test 2: Transaction started, waiting for completion...
[MASTER_PORT master2_slave3_tb.master1 @25565000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @25605000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @25605000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @25625000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25645000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25645000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @25745000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25755000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25765000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @25765000] SREADY state (READ): addr=0x979, starting read
[SLAVE_PORT @25775000] RVALID state: smemren=1, rvalid=0, smemrdata=0xe4, smemaddr=0x979
[SLAVE_PORT @25785000] RVALID state: smemren=1, rvalid=0, smemrdata=0xfb, smemaddr=0x979
[SLAVE_PORT master2_slave3_tb.slave2.sp @25795000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @25795000] RVALID state: smemren=1, rvalid=1, smemrdata=0xfb, smemaddr=0x979
[SLAVE_PORT master2_slave3_tb.slave2.sp @25805000] RDATA transmission START, data=0xfb
[MASTER_PORT master2_slave3_tb.master1 @25825000] RDATA receiving: bit[0]=1, current_rdata=0x33
[MASTER_PORT master2_slave3_tb.master1 @25845000] RDATA receiving: bit[1]=1, current_rdata=0x33
[MASTER_PORT master2_slave3_tb.master1 @25865000] RDATA receiving: bit[2]=0, current_rdata=0x33
[MASTER_PORT master2_slave3_tb.master1 @25885000] RDATA receiving: bit[3]=1, current_rdata=0x33
[MASTER_PORT master2_slave3_tb.master1 @25905000] RDATA receiving: bit[4]=1, current_rdata=0x3b
[MASTER_PORT master2_slave3_tb.master1 @25925000] RDATA receiving: bit[5]=1, current_rdata=0x3b
[MASTER_PORT master2_slave3_tb.master1 @25945000] RDATA receiving: bit[6]=1, current_rdata=0x3b
[SLAVE_PORT master2_slave3_tb.slave2.sp @25955000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @25965000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @25965000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @25965000] Transitioning RDATA->IDLE, rdata=0x7b, drdata=0x7b
[MASTER_PORT master2_slave3_tb.master1 @25965000] RDATA receiving: bit[7]=1, current_rdata=0x7b
[MASTER_PORT master2_slave3_tb.master1 @25965000] RDATA COMPLETE: final rdata will be 0xf7 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @25995000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @26035000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @26035000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @26055000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @26075000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @26075000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @26175000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @26185000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @26195000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @26195000] SREADY state (READ): addr=0xa2c, starting read
[SLAVE_PORT @26205000] RVALID state: smemren=1, rvalid=0, smemrdata=0xfb, smemaddr=0xa2c
[SLAVE_PORT @26215000] RVALID state: smemren=1, rvalid=0, smemrdata=0x0f, smemaddr=0xa2c
[SLAVE_PORT master2_slave3_tb.slave2.sp @26225000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @26225000] RVALID state: smemren=1, rvalid=1, smemrdata=0x0f, smemaddr=0xa2c
[SLAVE_PORT master2_slave3_tb.slave2.sp @26235000] RDATA transmission START, data=0x0f
[MASTER_PORT master2_slave3_tb.master2 @26255000] RDATA receiving: bit[0]=1, current_rdata=0xe4
[MASTER_PORT master2_slave3_tb.master2 @26275000] RDATA receiving: bit[1]=1, current_rdata=0xe5
[MASTER_PORT master2_slave3_tb.master2 @26295000] RDATA receiving: bit[2]=1, current_rdata=0xe7
[MASTER_PORT master2_slave3_tb.master2 @26315000] RDATA receiving: bit[3]=1, current_rdata=0xe7
[MASTER_PORT master2_slave3_tb.master2 @26335000] RDATA receiving: bit[4]=0, current_rdata=0xef
[MASTER_PORT master2_slave3_tb.master2 @26355000] RDATA receiving: bit[5]=0, current_rdata=0xef
[MASTER_PORT master2_slave3_tb.master2 @26375000] RDATA receiving: bit[6]=0, current_rdata=0xcf
[SLAVE_PORT master2_slave3_tb.slave2.sp @26385000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @26395000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @26395000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @26395000] Transitioning RDATA->IDLE, rdata=0x8f, drdata=0x8f
[MASTER_PORT master2_slave3_tb.master2 @26395000] RDATA receiving: bit[7]=0, current_rdata=0x8f
[MASTER_PORT master2_slave3_tb.master2 @26395000] RDATA COMPLETE: final rdata will be 0x1e after clock edge
Test 2: Transactions complete
PASS: Master 1 read from 0x1979 successful
PASS: Master 2 read from 0x1a2c successful
Starting Test 3: Write-Read Conflict
TEST3: M2 WRITE addr=0x1f88, wdata=0xa
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master2 @26425000] IDLE: Starting new transaction (addr=0x1f88, mode=WRITE), current rdata=0x0f
[MASTER_PORT master2_slave3_tb.master2 @26435000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @26435000] IDLE: Starting new transaction (addr=0x1f88, mode=WRITE), current rdata=0x0f
[MASTER_PORT master2_slave3_tb.master2 @26455000] STATE: REQ -> SADDR, mode=1
TEST3: M1 READ addr=0x1f88 (should match M2 write addr)
[MASTER_PORT master2_slave3_tb.master2 @26495000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @26495000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @26495000] IDLE: Starting new transaction (addr=0x1f88, mode= READ), current rdata=0xfb
TEST3: Transactions issued, waiting for completion...
TEST3: Initial state - d1_ready=1, d2_ready=0, s_ready=1
TEST3: Waiting for transaction to start (ready to go low)...
TEST3: Transaction started, waiting for all to complete...
[MASTER_PORT master2_slave3_tb.master1 @26505000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @26515000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @26535000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @26535000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @26635000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @26645000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @26645000] WDATA setup cycle (holding, not transmitting yet), wdata=0x0a
[SLAVE_PORT master2_slave3_tb.slave2.sp @26655000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @26655000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @26655000] WDATA transmitting: bit[0]=0, wdata=0x0a
[SLAVE_PORT master2_slave3_tb.slave2.sp @26665000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @26665000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0x0f
[MASTER_PORT master2_slave3_tb.master2 @26665000] WDATA transmitting: bit[1]=1, wdata=0x0a
[SLAVE_PORT master2_slave3_tb.slave2.sp @26675000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @26675000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0x0e
[MASTER_PORT master2_slave3_tb.master2 @26675000] WDATA transmitting: bit[2]=0, wdata=0x0a
[SLAVE_PORT master2_slave3_tb.slave2.sp @26685000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @26685000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0x0e
[MASTER_PORT master2_slave3_tb.master2 @26685000] WDATA transmitting: bit[3]=1, wdata=0x0a
[SLAVE_PORT master2_slave3_tb.slave2.sp @26695000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @26695000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0x0a
[MASTER_PORT master2_slave3_tb.master2 @26695000] WDATA transmitting: bit[4]=0, wdata=0x0a
[SLAVE_PORT master2_slave3_tb.slave2.sp @26705000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @26705000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x0a
[MASTER_PORT master2_slave3_tb.master2 @26705000] WDATA transmitting: bit[5]=0, wdata=0x0a
[SLAVE_PORT master2_slave3_tb.slave2.sp @26715000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @26715000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0x0a
[MASTER_PORT master2_slave3_tb.master2 @26715000] WDATA transmitting: bit[6]=0, wdata=0x0a
[SLAVE_PORT master2_slave3_tb.slave2.sp @26725000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @26725000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0x0a
[MASTER_PORT master2_slave3_tb.master2 @26725000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @26725000] WDATA transmitting: bit[7]=0, wdata=0x0a
[MASTER_PORT master2_slave3_tb.master2 @26725000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave2.sp @26735000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @26735000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @26735000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x0a
[SLAVE_PORT master2_slave3_tb.slave2.sp @26735000] WDATA COMPLETE: will write 0x14 to memory
[SLAVE_PORT master2_slave3_tb.slave2.sp @26745000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @26745000] SREADY state (WRITE): addr=0xf88, wdata=0x0a
[MASTER_PORT master2_slave3_tb.master1 @26765000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @26805000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @26805000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @26825000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @26845000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @26845000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @26945000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @26955000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @26965000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @26965000] SREADY state (READ): addr=0xf88, starting read
[SLAVE_PORT @26975000] RVALID state: smemren=1, rvalid=0, smemrdata=0x0f, smemaddr=0xf88
[SLAVE_PORT @26985000] RVALID state: smemren=1, rvalid=0, smemrdata=0x0a, smemaddr=0xf88
[SLAVE_PORT master2_slave3_tb.slave2.sp @26995000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @26995000] RVALID state: smemren=1, rvalid=1, smemrdata=0x0a, smemaddr=0xf88
[SLAVE_PORT master2_slave3_tb.slave2.sp @27005000] RDATA transmission START, data=0x0a
[MASTER_PORT master2_slave3_tb.master1 @27025000] RDATA receiving: bit[0]=0, current_rdata=0xfb
[MASTER_PORT master2_slave3_tb.master1 @27045000] RDATA receiving: bit[1]=1, current_rdata=0xfa
[MASTER_PORT master2_slave3_tb.master1 @27065000] RDATA receiving: bit[2]=0, current_rdata=0xfa
[MASTER_PORT master2_slave3_tb.master1 @27085000] RDATA receiving: bit[3]=1, current_rdata=0xfa
[MASTER_PORT master2_slave3_tb.master1 @27105000] RDATA receiving: bit[4]=0, current_rdata=0xfa
[MASTER_PORT master2_slave3_tb.master1 @27125000] RDATA receiving: bit[5]=0, current_rdata=0xea
[MASTER_PORT master2_slave3_tb.master1 @27145000] RDATA receiving: bit[6]=0, current_rdata=0xca
[SLAVE_PORT master2_slave3_tb.slave2.sp @27155000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @27165000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @27165000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @27165000] Transitioning RDATA->IDLE, rdata=0x8a, drdata=0x8a
[MASTER_PORT master2_slave3_tb.master1 @27165000] RDATA receiving: bit[7]=0, current_rdata=0x8a
[MASTER_PORT master2_slave3_tb.master1 @27165000] RDATA COMPLETE: final rdata will be 0x14 after clock edge
TEST3: All transactions complete
TEST3 VERIFY: d2_addr=0x1f88, d2_wdata=0xa, slave_mem_data=0xa, d1_rdata=0xa
PASS: Write-Read conflict test successful

--- Iteration 12 ---
Generated: M1 addr=0x1b5 data=0x6d, M2 addr=0x664 data=0xf5
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master1 @27195000] IDLE: Starting new transaction (addr=0x01b5, mode=WRITE), current rdata=0x0a
[MASTER_PORT master2_slave3_tb.master1 @27205000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @27205000] IDLE: Starting new transaction (addr=0x01b5, mode=WRITE), current rdata=0x0a
[MASTER_PORT master2_slave3_tb.master1 @27225000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @27265000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @27265000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @27285000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @27295000] IDLE: Starting new transaction (addr=0x0664, mode=WRITE), current rdata=0x0f
[SLAVE_PORT master2_slave3_tb.slave1.sp @27305000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27305000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @27305000] STATE: IDLE -> REQ, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27405000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @27405000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27415000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @27415000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master1 @27415000] WDATA setup cycle (holding, not transmitting yet), wdata=0x6d
[SLAVE_PORT master2_slave3_tb.slave1.sp @27425000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master1 @27425000] WDATA transmitting: bit[0]=1, wdata=0x6d
[SLAVE_PORT master2_slave3_tb.slave1.sp @27435000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27435000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x4f
[MASTER_PORT master2_slave3_tb.master1 @27435000] WDATA transmitting: bit[1]=0, wdata=0x6d
[SLAVE_PORT master2_slave3_tb.slave1.sp @27445000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @27445000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x4f
[MASTER_PORT master2_slave3_tb.master1 @27445000] WDATA transmitting: bit[2]=1, wdata=0x6d
[SLAVE_PORT master2_slave3_tb.slave1.sp @27455000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27455000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x4d
[MASTER_PORT master2_slave3_tb.master1 @27455000] WDATA transmitting: bit[3]=1, wdata=0x6d
[SLAVE_PORT master2_slave3_tb.slave1.sp @27465000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27465000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0x4d
[MASTER_PORT master2_slave3_tb.master1 @27465000] WDATA transmitting: bit[4]=0, wdata=0x6d
[SLAVE_PORT master2_slave3_tb.slave1.sp @27475000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @27475000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x4d
[MASTER_PORT master2_slave3_tb.master1 @27475000] WDATA transmitting: bit[5]=1, wdata=0x6d
[SLAVE_PORT master2_slave3_tb.slave1.sp @27485000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27485000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x4d
[MASTER_PORT master2_slave3_tb.master1 @27485000] WDATA transmitting: bit[6]=1, wdata=0x6d
[SLAVE_PORT master2_slave3_tb.slave1.sp @27495000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27495000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x6d
[MASTER_PORT master2_slave3_tb.master1 @27495000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @27495000] WDATA transmitting: bit[7]=0, wdata=0x6d
[MASTER_PORT master2_slave3_tb.master1 @27495000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @27505000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27505000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @27505000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x6d
[SLAVE_PORT master2_slave3_tb.slave1.sp @27505000] WDATA COMPLETE: will write 0xda to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @27515000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @27515000] SREADY state (WRITE): addr=0x1b5, wdata=0x6d
[MASTER_PORT master2_slave3_tb.master2 @27535000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @27575000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @27575000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @27595000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27615000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27615000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @27715000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @27715000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27725000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @27725000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @27725000] WDATA setup cycle (holding, not transmitting yet), wdata=0xf5
[SLAVE_PORT master2_slave3_tb.slave1.sp @27735000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master2 @27735000] WDATA transmitting: bit[0]=1, wdata=0xf5
[SLAVE_PORT master2_slave3_tb.slave1.sp @27745000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27745000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x6d
[MASTER_PORT master2_slave3_tb.master2 @27745000] WDATA transmitting: bit[1]=0, wdata=0xf5
[SLAVE_PORT master2_slave3_tb.slave1.sp @27755000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @27755000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x6d
[MASTER_PORT master2_slave3_tb.master2 @27755000] WDATA transmitting: bit[2]=1, wdata=0xf5
[SLAVE_PORT master2_slave3_tb.slave1.sp @27765000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27765000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x6d
[MASTER_PORT master2_slave3_tb.master2 @27765000] WDATA transmitting: bit[3]=0, wdata=0xf5
[SLAVE_PORT master2_slave3_tb.slave1.sp @27775000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @27775000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0x6d
[MASTER_PORT master2_slave3_tb.master2 @27775000] WDATA transmitting: bit[4]=1, wdata=0xf5
[SLAVE_PORT master2_slave3_tb.slave1.sp @27785000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27785000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0x65
[MASTER_PORT master2_slave3_tb.master2 @27785000] WDATA transmitting: bit[5]=1, wdata=0xf5
[SLAVE_PORT master2_slave3_tb.slave1.sp @27795000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27795000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x75
[MASTER_PORT master2_slave3_tb.master2 @27795000] WDATA transmitting: bit[6]=1, wdata=0xf5
[SLAVE_PORT master2_slave3_tb.slave1.sp @27805000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27805000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x75
[MASTER_PORT master2_slave3_tb.master2 @27805000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @27805000] WDATA transmitting: bit[7]=1, wdata=0xf5
[MASTER_PORT master2_slave3_tb.master2 @27805000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @27815000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27815000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27815000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0x75
[SLAVE_PORT master2_slave3_tb.slave1.sp @27815000] WDATA COMPLETE: will write 0xeb to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @27825000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @27825000] SREADY state (WRITE): addr=0x664, wdata=0xf5
PASS: Master 1 write to 0x1b5 successful
PASS: Master 2 write to 0x664 successful
[MASTER_PORT master2_slave3_tb.master2 @27855000] IDLE: Starting new transaction (addr=0x0664, mode= READ), current rdata=0x0f
[MASTER_PORT master2_slave3_tb.master1 @27855000] IDLE: Starting new transaction (addr=0x01b5, mode= READ), current rdata=0x0a
Test 2: Waiting for transaction to start...
[MASTER_PORT master2_slave3_tb.master2 @27865000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @27865000] STATE: IDLE -> REQ, mode=0
Test 2: Transaction started, waiting for completion...
[MASTER_PORT master2_slave3_tb.master1 @27885000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @27925000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @27925000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @27945000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @27965000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @27965000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @28065000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @28065000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @28075000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @28075000] SREADY state (READ): addr=0x1b5, starting read
[SLAVE_PORT @28085000] RVALID state: smemren=1, rvalid=0, smemrdata=0x4f, smemaddr=0x1b5
[SLAVE_PORT @28095000] RVALID state: smemren=1, rvalid=0, smemrdata=0x6d, smemaddr=0x1b5
[SLAVE_PORT master2_slave3_tb.slave1.sp @28105000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @28105000] RVALID state: smemren=1, rvalid=1, smemrdata=0x6d, smemaddr=0x1b5
[SLAVE_PORT master2_slave3_tb.slave1.sp @28115000] RDATA transmission START, data=0x6d
[MASTER_PORT master2_slave3_tb.master1 @28135000] RDATA receiving: bit[0]=1, current_rdata=0x0a
[MASTER_PORT master2_slave3_tb.master1 @28155000] RDATA receiving: bit[1]=0, current_rdata=0x0b
[MASTER_PORT master2_slave3_tb.master1 @28175000] RDATA receiving: bit[2]=1, current_rdata=0x09
[MASTER_PORT master2_slave3_tb.master1 @28195000] RDATA receiving: bit[3]=1, current_rdata=0x0d
[MASTER_PORT master2_slave3_tb.master1 @28215000] RDATA receiving: bit[4]=0, current_rdata=0x0d
[MASTER_PORT master2_slave3_tb.master1 @28235000] RDATA receiving: bit[5]=1, current_rdata=0x0d
[MASTER_PORT master2_slave3_tb.master1 @28255000] RDATA receiving: bit[6]=1, current_rdata=0x2d
[SLAVE_PORT master2_slave3_tb.slave1.sp @28265000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @28275000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @28275000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @28275000] Transitioning RDATA->IDLE, rdata=0x6d, drdata=0x6d
[MASTER_PORT master2_slave3_tb.master1 @28275000] RDATA receiving: bit[7]=0, current_rdata=0x6d
[MASTER_PORT master2_slave3_tb.master1 @28275000] RDATA COMPLETE: final rdata will be 0xda after clock edge
[MASTER_PORT master2_slave3_tb.master2 @28305000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @28345000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @28345000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @28365000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @28385000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @28385000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @28485000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @28485000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @28495000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @28495000] SREADY state (READ): addr=0x664, starting read
[SLAVE_PORT @28505000] RVALID state: smemren=1, rvalid=0, smemrdata=0x6d, smemaddr=0x664
[SLAVE_PORT @28515000] RVALID state: smemren=1, rvalid=0, smemrdata=0xf5, smemaddr=0x664
[SLAVE_PORT master2_slave3_tb.slave1.sp @28525000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @28525000] RVALID state: smemren=1, rvalid=1, smemrdata=0xf5, smemaddr=0x664
[SLAVE_PORT master2_slave3_tb.slave1.sp @28535000] RDATA transmission START, data=0xf5
[MASTER_PORT master2_slave3_tb.master2 @28555000] RDATA receiving: bit[0]=1, current_rdata=0x0f
[MASTER_PORT master2_slave3_tb.master2 @28575000] RDATA receiving: bit[1]=0, current_rdata=0x0f
[MASTER_PORT master2_slave3_tb.master2 @28595000] RDATA receiving: bit[2]=1, current_rdata=0x0d
[MASTER_PORT master2_slave3_tb.master2 @28615000] RDATA receiving: bit[3]=0, current_rdata=0x0d
[MASTER_PORT master2_slave3_tb.master2 @28635000] RDATA receiving: bit[4]=1, current_rdata=0x05
[MASTER_PORT master2_slave3_tb.master2 @28655000] RDATA receiving: bit[5]=1, current_rdata=0x15
[MASTER_PORT master2_slave3_tb.master2 @28675000] RDATA receiving: bit[6]=1, current_rdata=0x35
[SLAVE_PORT master2_slave3_tb.slave1.sp @28685000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @28695000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @28695000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @28695000] Transitioning RDATA->IDLE, rdata=0x75, drdata=0x75
[MASTER_PORT master2_slave3_tb.master2 @28695000] RDATA receiving: bit[7]=1, current_rdata=0x75
[MASTER_PORT master2_slave3_tb.master2 @28695000] RDATA COMPLETE: final rdata will be 0xeb after clock edge
Test 2: Transactions complete
PASS: Master 1 read from 0x1b5 successful
PASS: Master 2 read from 0x664 successful
Starting Test 3: Write-Read Conflict
TEST3: M2 WRITE addr=0x1aa, wdata=0x62
Random delay: 0 cycles
[MASTER_PORT master2_slave3_tb.master2 @28725000] IDLE: Starting new transaction (addr=0x01aa, mode=WRITE), current rdata=0xf5
TEST3: M1 READ addr=0x1aa (should match M2 write addr)
[MASTER_PORT master2_slave3_tb.master2 @28735000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @28735000] IDLE: Starting new transaction (addr=0x01aa, mode=WRITE), current rdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @28735000] IDLE: Starting new transaction (addr=0x01aa, mode= READ), current rdata=0x6d
TEST3: Transactions issued, waiting for completion...
TEST3: Initial state - d1_ready=1, d2_ready=0, s_ready=1
TEST3: Waiting for transaction to start (ready to go low)...
TEST3: Transaction started, waiting for all to complete...
[MASTER_PORT master2_slave3_tb.master1 @28745000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @28755000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @28795000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @28795000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @28815000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @28835000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @28835000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @28935000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @28935000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @28945000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @28945000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @28945000] WDATA setup cycle (holding, not transmitting yet), wdata=0x62
[SLAVE_PORT master2_slave3_tb.slave1.sp @28955000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master2 @28955000] WDATA transmitting: bit[0]=0, wdata=0x62
[SLAVE_PORT master2_slave3_tb.slave1.sp @28965000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @28965000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0xf5
[MASTER_PORT master2_slave3_tb.master2 @28965000] WDATA transmitting: bit[1]=1, wdata=0x62
[SLAVE_PORT master2_slave3_tb.slave1.sp @28975000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @28975000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0xf4
[MASTER_PORT master2_slave3_tb.master2 @28975000] WDATA transmitting: bit[2]=0, wdata=0x62
[SLAVE_PORT master2_slave3_tb.slave1.sp @28985000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @28985000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0xf6
[MASTER_PORT master2_slave3_tb.master2 @28985000] WDATA transmitting: bit[3]=0, wdata=0x62
[SLAVE_PORT master2_slave3_tb.slave1.sp @28995000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @28995000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0xf2
[MASTER_PORT master2_slave3_tb.master2 @28995000] WDATA transmitting: bit[4]=0, wdata=0x62
[SLAVE_PORT master2_slave3_tb.slave1.sp @29005000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @29005000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0xf2
[MASTER_PORT master2_slave3_tb.master2 @29005000] WDATA transmitting: bit[5]=1, wdata=0x62
[SLAVE_PORT master2_slave3_tb.slave1.sp @29015000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @29015000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0xe2
[MASTER_PORT master2_slave3_tb.master2 @29015000] WDATA transmitting: bit[6]=1, wdata=0x62
[SLAVE_PORT master2_slave3_tb.slave1.sp @29025000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @29025000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0xe2
[MASTER_PORT master2_slave3_tb.master2 @29025000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @29025000] WDATA transmitting: bit[7]=0, wdata=0x62
[MASTER_PORT master2_slave3_tb.master2 @29025000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @29035000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @29035000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @29035000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0xe2
[SLAVE_PORT master2_slave3_tb.slave1.sp @29035000] WDATA COMPLETE: will write 0xc4 to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @29045000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @29045000] SREADY state (WRITE): addr=0x1aa, wdata=0x62
[MASTER_PORT master2_slave3_tb.master1 @29065000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @29105000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @29105000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @29125000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @29145000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @29145000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @29245000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @29245000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @29255000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @29255000] SREADY state (READ): addr=0x1aa, starting read
[SLAVE_PORT @29265000] RVALID state: smemren=1, rvalid=0, smemrdata=0xf5, smemaddr=0x1aa
[SLAVE_PORT @29275000] RVALID state: smemren=1, rvalid=0, smemrdata=0x62, smemaddr=0x1aa
[SLAVE_PORT master2_slave3_tb.slave1.sp @29285000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @29285000] RVALID state: smemren=1, rvalid=1, smemrdata=0x62, smemaddr=0x1aa
[SLAVE_PORT master2_slave3_tb.slave1.sp @29295000] RDATA transmission START, data=0x62
[MASTER_PORT master2_slave3_tb.master1 @29315000] RDATA receiving: bit[0]=0, current_rdata=0x6d
[MASTER_PORT master2_slave3_tb.master1 @29335000] RDATA receiving: bit[1]=1, current_rdata=0x6c
[MASTER_PORT master2_slave3_tb.master1 @29355000] RDATA receiving: bit[2]=0, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @29375000] RDATA receiving: bit[3]=0, current_rdata=0x6a
[MASTER_PORT master2_slave3_tb.master1 @29395000] RDATA receiving: bit[4]=0, current_rdata=0x62
[MASTER_PORT master2_slave3_tb.master1 @29415000] RDATA receiving: bit[5]=1, current_rdata=0x62
[MASTER_PORT master2_slave3_tb.master1 @29435000] RDATA receiving: bit[6]=1, current_rdata=0x62
[SLAVE_PORT master2_slave3_tb.slave1.sp @29445000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @29455000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @29455000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @29455000] Transitioning RDATA->IDLE, rdata=0x62, drdata=0x62
[MASTER_PORT master2_slave3_tb.master1 @29455000] RDATA receiving: bit[7]=0, current_rdata=0x62
[MASTER_PORT master2_slave3_tb.master1 @29455000] RDATA COMPLETE: final rdata will be 0xc4 after clock edge
TEST3: All transactions complete
TEST3 VERIFY: d2_addr=0x1aa, d2_wdata=0x62, slave_mem_data=0x62, d1_rdata=0x62
PASS: Write-Read conflict test successful

--- Iteration 13 ---
Generated: M1 addr=0x100f data=0x1d, M2 addr=0x156e data=0xc8
Random delay: 3 cycles
[MASTER_PORT master2_slave3_tb.master1 @29485000] IDLE: Starting new transaction (addr=0x100f, mode=WRITE), current rdata=0x62
[MASTER_PORT master2_slave3_tb.master1 @29495000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @29495000] IDLE: Starting new transaction (addr=0x100f, mode=WRITE), current rdata=0x62
[MASTER_PORT master2_slave3_tb.master1 @29515000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @29525000] IDLE: Starting new transaction (addr=0x156e, mode=WRITE), current rdata=0xf5
[MASTER_PORT master2_slave3_tb.master2 @29535000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @29555000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @29555000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @29575000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @29595000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @29595000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @29695000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @29705000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @29705000] WDATA setup cycle (holding, not transmitting yet), wdata=0x1d
[SLAVE_PORT master2_slave3_tb.slave2.sp @29715000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @29715000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master1 @29715000] WDATA transmitting: bit[0]=1, wdata=0x1d
[SLAVE_PORT master2_slave3_tb.slave2.sp @29725000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @29725000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x0a
[MASTER_PORT master2_slave3_tb.master1 @29725000] WDATA transmitting: bit[1]=0, wdata=0x1d
[SLAVE_PORT master2_slave3_tb.slave2.sp @29735000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @29735000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x0b
[MASTER_PORT master2_slave3_tb.master1 @29735000] WDATA transmitting: bit[2]=1, wdata=0x1d
[SLAVE_PORT master2_slave3_tb.slave2.sp @29745000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @29745000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x09
[MASTER_PORT master2_slave3_tb.master1 @29745000] WDATA transmitting: bit[3]=1, wdata=0x1d
[SLAVE_PORT master2_slave3_tb.slave2.sp @29755000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @29755000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0x0d
[MASTER_PORT master2_slave3_tb.master1 @29755000] WDATA transmitting: bit[4]=1, wdata=0x1d
[SLAVE_PORT master2_slave3_tb.slave2.sp @29765000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @29765000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0x0d
[MASTER_PORT master2_slave3_tb.master1 @29765000] WDATA transmitting: bit[5]=0, wdata=0x1d
[SLAVE_PORT master2_slave3_tb.slave2.sp @29775000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @29775000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0x1d
[MASTER_PORT master2_slave3_tb.master1 @29775000] WDATA transmitting: bit[6]=0, wdata=0x1d
[SLAVE_PORT master2_slave3_tb.slave2.sp @29785000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @29785000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0x1d
[MASTER_PORT master2_slave3_tb.master1 @29785000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @29785000] WDATA transmitting: bit[7]=0, wdata=0x1d
[MASTER_PORT master2_slave3_tb.master1 @29785000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave2.sp @29795000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @29795000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @29795000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x1d
[SLAVE_PORT master2_slave3_tb.slave2.sp @29795000] WDATA COMPLETE: will write 0x3a to memory
[SLAVE_PORT master2_slave3_tb.slave2.sp @29805000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @29805000] SREADY state (WRITE): addr=0x00f, wdata=0x1d
[MASTER_PORT master2_slave3_tb.master2 @29825000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @29865000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @29865000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @29885000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @29905000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @29905000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @30005000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @30015000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @30015000] WDATA setup cycle (holding, not transmitting yet), wdata=0xc8
[SLAVE_PORT master2_slave3_tb.slave2.sp @30025000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @30025000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @30025000] WDATA transmitting: bit[0]=0, wdata=0xc8
[SLAVE_PORT master2_slave3_tb.slave2.sp @30035000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @30035000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0x1d
[MASTER_PORT master2_slave3_tb.master2 @30035000] WDATA transmitting: bit[1]=0, wdata=0xc8
[SLAVE_PORT master2_slave3_tb.slave2.sp @30045000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @30045000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x1c
[MASTER_PORT master2_slave3_tb.master2 @30045000] WDATA transmitting: bit[2]=0, wdata=0xc8
[SLAVE_PORT master2_slave3_tb.slave2.sp @30055000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @30055000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0x1c
[MASTER_PORT master2_slave3_tb.master2 @30055000] WDATA transmitting: bit[3]=1, wdata=0xc8
[SLAVE_PORT master2_slave3_tb.slave2.sp @30065000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @30065000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0x18
[MASTER_PORT master2_slave3_tb.master2 @30065000] WDATA transmitting: bit[4]=0, wdata=0xc8
[SLAVE_PORT master2_slave3_tb.slave2.sp @30075000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @30075000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x18
[MASTER_PORT master2_slave3_tb.master2 @30075000] WDATA transmitting: bit[5]=0, wdata=0xc8
[SLAVE_PORT master2_slave3_tb.slave2.sp @30085000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @30085000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0x08
[MASTER_PORT master2_slave3_tb.master2 @30085000] WDATA transmitting: bit[6]=1, wdata=0xc8
[SLAVE_PORT master2_slave3_tb.slave2.sp @30095000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @30095000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x08
[MASTER_PORT master2_slave3_tb.master2 @30095000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @30095000] WDATA transmitting: bit[7]=1, wdata=0xc8
[MASTER_PORT master2_slave3_tb.master2 @30095000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave2.sp @30105000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @30105000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @30105000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0x48
[SLAVE_PORT master2_slave3_tb.slave2.sp @30105000] WDATA COMPLETE: will write 0x91 to memory
[SLAVE_PORT master2_slave3_tb.slave2.sp @30115000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @30115000] SREADY state (WRITE): addr=0x56e, wdata=0xc8
PASS: Master 1 write to 0x100f successful
PASS: Master 2 write to 0x156e successful
[MASTER_PORT master2_slave3_tb.master2 @30145000] IDLE: Starting new transaction (addr=0x156e, mode= READ), current rdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @30145000] IDLE: Starting new transaction (addr=0x100f, mode= READ), current rdata=0x62
Test 2: Waiting for transaction to start...
[MASTER_PORT master2_slave3_tb.master2 @30155000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @30155000] STATE: IDLE -> REQ, mode=0
Test 2: Transaction started, waiting for completion...
[MASTER_PORT master2_slave3_tb.master1 @30175000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @30215000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @30215000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @30235000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @30255000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @30255000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @30355000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @30365000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @30375000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @30375000] SREADY state (READ): addr=0x00f, starting read
[SLAVE_PORT @30385000] RVALID state: smemren=1, rvalid=0, smemrdata=0x0a, smemaddr=0x00f
[SLAVE_PORT @30395000] RVALID state: smemren=1, rvalid=0, smemrdata=0x1d, smemaddr=0x00f
[SLAVE_PORT master2_slave3_tb.slave2.sp @30405000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @30405000] RVALID state: smemren=1, rvalid=1, smemrdata=0x1d, smemaddr=0x00f
[SLAVE_PORT master2_slave3_tb.slave2.sp @30415000] RDATA transmission START, data=0x1d
[MASTER_PORT master2_slave3_tb.master1 @30435000] RDATA receiving: bit[0]=1, current_rdata=0x62
[MASTER_PORT master2_slave3_tb.master1 @30455000] RDATA receiving: bit[1]=0, current_rdata=0x63
[MASTER_PORT master2_slave3_tb.master1 @30475000] RDATA receiving: bit[2]=1, current_rdata=0x61
[MASTER_PORT master2_slave3_tb.master1 @30495000] RDATA receiving: bit[3]=1, current_rdata=0x65
[MASTER_PORT master2_slave3_tb.master1 @30515000] RDATA receiving: bit[4]=1, current_rdata=0x6d
[MASTER_PORT master2_slave3_tb.master1 @30535000] RDATA receiving: bit[5]=0, current_rdata=0x7d
[MASTER_PORT master2_slave3_tb.master1 @30555000] RDATA receiving: bit[6]=0, current_rdata=0x5d
[SLAVE_PORT master2_slave3_tb.slave2.sp @30565000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @30575000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @30575000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @30575000] Transitioning RDATA->IDLE, rdata=0x1d, drdata=0x1d
[MASTER_PORT master2_slave3_tb.master1 @30575000] RDATA receiving: bit[7]=0, current_rdata=0x1d
[MASTER_PORT master2_slave3_tb.master1 @30575000] RDATA COMPLETE: final rdata will be 0x3a after clock edge
[MASTER_PORT master2_slave3_tb.master2 @30605000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @30645000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @30645000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @30665000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @30685000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @30685000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @30785000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @30795000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @30805000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @30805000] SREADY state (READ): addr=0x56e, starting read
[SLAVE_PORT @30815000] RVALID state: smemren=1, rvalid=0, smemrdata=0x1d, smemaddr=0x56e
[SLAVE_PORT @30825000] RVALID state: smemren=1, rvalid=0, smemrdata=0xc8, smemaddr=0x56e
[SLAVE_PORT master2_slave3_tb.slave2.sp @30835000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @30835000] RVALID state: smemren=1, rvalid=1, smemrdata=0xc8, smemaddr=0x56e
[SLAVE_PORT master2_slave3_tb.slave2.sp @30845000] RDATA transmission START, data=0xc8
[MASTER_PORT master2_slave3_tb.master2 @30865000] RDATA receiving: bit[0]=0, current_rdata=0xf5
[MASTER_PORT master2_slave3_tb.master2 @30885000] RDATA receiving: bit[1]=0, current_rdata=0xf4
[MASTER_PORT master2_slave3_tb.master2 @30905000] RDATA receiving: bit[2]=0, current_rdata=0xf4
[MASTER_PORT master2_slave3_tb.master2 @30925000] RDATA receiving: bit[3]=1, current_rdata=0xf0
[MASTER_PORT master2_slave3_tb.master2 @30945000] RDATA receiving: bit[4]=0, current_rdata=0xf8
[MASTER_PORT master2_slave3_tb.master2 @30965000] RDATA receiving: bit[5]=0, current_rdata=0xe8
[MASTER_PORT master2_slave3_tb.master2 @30985000] RDATA receiving: bit[6]=1, current_rdata=0xc8
[SLAVE_PORT master2_slave3_tb.slave2.sp @30995000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @31005000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @31005000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @31005000] Transitioning RDATA->IDLE, rdata=0xc8, drdata=0xc8
[MASTER_PORT master2_slave3_tb.master2 @31005000] RDATA receiving: bit[7]=1, current_rdata=0xc8
[MASTER_PORT master2_slave3_tb.master2 @31005000] RDATA COMPLETE: final rdata will be 0x91 after clock edge
Test 2: Transactions complete
PASS: Master 1 read from 0x100f successful
PASS: Master 2 read from 0x156e successful
Starting Test 3: Write-Read Conflict
TEST3: M2 WRITE addr=0x22d7, wdata=0xe5
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master2 @31035000] IDLE: Starting new transaction (addr=0x22d7, mode=WRITE), current rdata=0xc8
[MASTER_PORT master2_slave3_tb.master2 @31045000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @31045000] IDLE: Starting new transaction (addr=0x22d7, mode=WRITE), current rdata=0xc8
[MASTER_PORT master2_slave3_tb.master2 @31065000] STATE: REQ -> SADDR, mode=1
TEST3: M1 READ addr=0x22d7 (should match M2 write addr)
[MASTER_PORT master2_slave3_tb.master2 @31105000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @31105000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @31105000] IDLE: Starting new transaction (addr=0x22d7, mode= READ), current rdata=0x1d
TEST3: Transactions issued, waiting for completion...
TEST3: Initial state - d1_ready=1, d2_ready=0, s_ready=1
TEST3: Waiting for transaction to start (ready to go low)...
TEST3: Transaction started, waiting for all to complete...
[MASTER_PORT master2_slave3_tb.master1 @31115000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @31125000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @31145000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @31145000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @31245000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @31255000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @31255000] WDATA setup cycle (holding, not transmitting yet), wdata=0xe5
[SLAVE_PORT master2_slave3_tb.slave3.sp @31265000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31265000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @31265000] WDATA transmitting: bit[0]=1, wdata=0xe5
[SLAVE_PORT master2_slave3_tb.slave3.sp @31275000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @31275000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x33
[MASTER_PORT master2_slave3_tb.master2 @31275000] WDATA transmitting: bit[1]=0, wdata=0xe5
[SLAVE_PORT master2_slave3_tb.slave3.sp @31285000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31285000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x33
[MASTER_PORT master2_slave3_tb.master2 @31285000] WDATA transmitting: bit[2]=1, wdata=0xe5
[SLAVE_PORT master2_slave3_tb.slave3.sp @31295000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @31295000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x31
[MASTER_PORT master2_slave3_tb.master2 @31295000] WDATA transmitting: bit[3]=0, wdata=0xe5
[SLAVE_PORT master2_slave3_tb.slave3.sp @31305000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31305000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0x35
[MASTER_PORT master2_slave3_tb.master2 @31305000] WDATA transmitting: bit[4]=0, wdata=0xe5
[SLAVE_PORT master2_slave3_tb.slave3.sp @31315000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31315000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x35
[MASTER_PORT master2_slave3_tb.master2 @31315000] WDATA transmitting: bit[5]=1, wdata=0xe5
[SLAVE_PORT master2_slave3_tb.slave3.sp @31325000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @31325000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x25
[MASTER_PORT master2_slave3_tb.master2 @31325000] WDATA transmitting: bit[6]=1, wdata=0xe5
[SLAVE_PORT master2_slave3_tb.slave3.sp @31335000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @31335000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x25
[MASTER_PORT master2_slave3_tb.master2 @31335000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @31335000] WDATA transmitting: bit[7]=1, wdata=0xe5
[MASTER_PORT master2_slave3_tb.master2 @31335000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave3.sp @31345000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @31345000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @31345000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0x65
[SLAVE_PORT master2_slave3_tb.slave3.sp @31345000] WDATA COMPLETE: will write 0xcb to memory
[SLAVE_PORT master2_slave3_tb.slave3.sp @31355000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @31355000] SREADY state (WRITE): addr=0x2d7, wdata=0xe5
[MASTER_PORT master2_slave3_tb.master1 @31375000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @31415000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @31415000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @31435000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31455000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31455000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @31555000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31565000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31575000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @31575000] SREADY state (READ): addr=0x2d7, starting read
[MASTER_PORT master2_slave3_tb.master1 @31595000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31625000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31655000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @31655000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31665000] RDATA transmission START, data=0xe5
[MASTER_PORT master2_slave3_tb.master1 @31685000] RDATA receiving: bit[0]=1, current_rdata=0x1d
[MASTER_PORT master2_slave3_tb.master1 @31705000] RDATA receiving: bit[1]=0, current_rdata=0x1d
[MASTER_PORT master2_slave3_tb.master1 @31725000] RDATA receiving: bit[2]=1, current_rdata=0x1d
[MASTER_PORT master2_slave3_tb.master1 @31745000] RDATA receiving: bit[3]=0, current_rdata=0x1d
[MASTER_PORT master2_slave3_tb.master1 @31765000] RDATA receiving: bit[4]=0, current_rdata=0x15
[MASTER_PORT master2_slave3_tb.master1 @31785000] RDATA receiving: bit[5]=1, current_rdata=0x05
[MASTER_PORT master2_slave3_tb.master1 @31805000] RDATA receiving: bit[6]=1, current_rdata=0x25
[SLAVE_PORT master2_slave3_tb.slave3.sp @31815000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @31825000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @31825000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @31825000] Transitioning RDATA->IDLE, rdata=0x65, drdata=0x65
[MASTER_PORT master2_slave3_tb.master1 @31825000] RDATA receiving: bit[7]=1, current_rdata=0x65
[MASTER_PORT master2_slave3_tb.master1 @31825000] RDATA COMPLETE: final rdata will be 0xcb after clock edge
TEST3: All transactions complete
TEST3 VERIFY: d2_addr=0x22d7, d2_wdata=0xe5, slave_mem_data=0xe5, d1_rdata=0xe5
PASS: Write-Read conflict test successful

--- Iteration 14 ---
Generated: M1 addr=0x45 data=0x84, M2 addr=0x16f data=0x5b
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master1 @31855000] IDLE: Starting new transaction (addr=0x0045, mode=WRITE), current rdata=0xe5
[MASTER_PORT master2_slave3_tb.master1 @31865000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @31865000] IDLE: Starting new transaction (addr=0x0045, mode=WRITE), current rdata=0xe5
[MASTER_PORT master2_slave3_tb.master1 @31885000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @31925000] IDLE: Starting new transaction (addr=0x016f, mode=WRITE), current rdata=0xc8
[MASTER_PORT master2_slave3_tb.master1 @31925000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @31925000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @31935000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @31945000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31965000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31965000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32065000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @32065000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32075000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32075000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master1 @32075000] WDATA setup cycle (holding, not transmitting yet), wdata=0x84
[SLAVE_PORT master2_slave3_tb.slave1.sp @32085000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master1 @32085000] WDATA transmitting: bit[0]=0, wdata=0x84
[SLAVE_PORT master2_slave3_tb.slave1.sp @32095000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32095000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0x62
[MASTER_PORT master2_slave3_tb.master1 @32095000] WDATA transmitting: bit[1]=0, wdata=0x84
[SLAVE_PORT master2_slave3_tb.slave1.sp @32105000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32105000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x62
[MASTER_PORT master2_slave3_tb.master1 @32105000] WDATA transmitting: bit[2]=1, wdata=0x84
[SLAVE_PORT master2_slave3_tb.slave1.sp @32115000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32115000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x60
[MASTER_PORT master2_slave3_tb.master1 @32115000] WDATA transmitting: bit[3]=0, wdata=0x84
[SLAVE_PORT master2_slave3_tb.slave1.sp @32125000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32125000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0x64
[MASTER_PORT master2_slave3_tb.master1 @32125000] WDATA transmitting: bit[4]=0, wdata=0x84
[SLAVE_PORT master2_slave3_tb.slave1.sp @32135000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32135000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x64
[MASTER_PORT master2_slave3_tb.master1 @32135000] WDATA transmitting: bit[5]=0, wdata=0x84
[SLAVE_PORT master2_slave3_tb.slave1.sp @32145000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32145000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0x64
[MASTER_PORT master2_slave3_tb.master1 @32145000] WDATA transmitting: bit[6]=0, wdata=0x84
[SLAVE_PORT master2_slave3_tb.slave1.sp @32155000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32155000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0x44
[MASTER_PORT master2_slave3_tb.master1 @32155000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @32155000] WDATA transmitting: bit[7]=1, wdata=0x84
[MASTER_PORT master2_slave3_tb.master1 @32155000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @32165000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32165000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32165000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0x04
[SLAVE_PORT master2_slave3_tb.slave1.sp @32165000] WDATA COMPLETE: will write 0x09 to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @32175000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @32175000] SREADY state (WRITE): addr=0x045, wdata=0x84
[MASTER_PORT master2_slave3_tb.master2 @32195000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @32235000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @32235000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @32255000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32275000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32275000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32375000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @32375000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32385000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32385000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @32385000] WDATA setup cycle (holding, not transmitting yet), wdata=0x5b
[SLAVE_PORT master2_slave3_tb.slave1.sp @32395000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master2 @32395000] WDATA transmitting: bit[0]=1, wdata=0x5b
[SLAVE_PORT master2_slave3_tb.slave1.sp @32405000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32405000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x84
[MASTER_PORT master2_slave3_tb.master2 @32405000] WDATA transmitting: bit[1]=1, wdata=0x5b
[SLAVE_PORT master2_slave3_tb.slave1.sp @32415000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32415000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0x85
[MASTER_PORT master2_slave3_tb.master2 @32415000] WDATA transmitting: bit[2]=0, wdata=0x5b
[SLAVE_PORT master2_slave3_tb.slave1.sp @32425000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32425000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0x87
[MASTER_PORT master2_slave3_tb.master2 @32425000] WDATA transmitting: bit[3]=1, wdata=0x5b
[SLAVE_PORT master2_slave3_tb.slave1.sp @32435000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32435000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0x83
[MASTER_PORT master2_slave3_tb.master2 @32435000] WDATA transmitting: bit[4]=1, wdata=0x5b
[SLAVE_PORT master2_slave3_tb.slave1.sp @32445000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32445000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0x8b
[MASTER_PORT master2_slave3_tb.master2 @32445000] WDATA transmitting: bit[5]=0, wdata=0x5b
[SLAVE_PORT master2_slave3_tb.slave1.sp @32455000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32455000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0x9b
[MASTER_PORT master2_slave3_tb.master2 @32455000] WDATA transmitting: bit[6]=1, wdata=0x5b
[SLAVE_PORT master2_slave3_tb.slave1.sp @32465000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32465000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x9b
[MASTER_PORT master2_slave3_tb.master2 @32465000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @32465000] WDATA transmitting: bit[7]=0, wdata=0x5b
[MASTER_PORT master2_slave3_tb.master2 @32465000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @32475000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32475000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32475000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0xdb
[SLAVE_PORT master2_slave3_tb.slave1.sp @32475000] WDATA COMPLETE: will write 0xb6 to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @32485000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @32485000] SREADY state (WRITE): addr=0x16f, wdata=0x5b
PASS: Master 1 write to 0x45 successful
PASS: Master 2 write to 0x16f successful
[MASTER_PORT master2_slave3_tb.master2 @32515000] IDLE: Starting new transaction (addr=0x016f, mode= READ), current rdata=0xc8
[MASTER_PORT master2_slave3_tb.master1 @32515000] IDLE: Starting new transaction (addr=0x0045, mode= READ), current rdata=0xe5
Test 2: Waiting for transaction to start...
[MASTER_PORT master2_slave3_tb.master2 @32525000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @32525000] STATE: IDLE -> REQ, mode=0
Test 2: Transaction started, waiting for completion...
[MASTER_PORT master2_slave3_tb.master1 @32545000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @32585000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @32585000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @32605000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32625000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32625000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32725000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @32725000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32735000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @32735000] SREADY state (READ): addr=0x045, starting read
[SLAVE_PORT @32745000] RVALID state: smemren=1, rvalid=0, smemrdata=0x62, smemaddr=0x045
[SLAVE_PORT @32755000] RVALID state: smemren=1, rvalid=0, smemrdata=0x84, smemaddr=0x045
[SLAVE_PORT master2_slave3_tb.slave1.sp @32765000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @32765000] RVALID state: smemren=1, rvalid=1, smemrdata=0x84, smemaddr=0x045
[SLAVE_PORT master2_slave3_tb.slave1.sp @32775000] RDATA transmission START, data=0x84
[MASTER_PORT master2_slave3_tb.master1 @32795000] RDATA receiving: bit[0]=0, current_rdata=0xe5
[MASTER_PORT master2_slave3_tb.master1 @32815000] RDATA receiving: bit[1]=0, current_rdata=0xe4
[MASTER_PORT master2_slave3_tb.master1 @32835000] RDATA receiving: bit[2]=1, current_rdata=0xe4
[MASTER_PORT master2_slave3_tb.master1 @32855000] RDATA receiving: bit[3]=0, current_rdata=0xe4
[MASTER_PORT master2_slave3_tb.master1 @32875000] RDATA receiving: bit[4]=0, current_rdata=0xe4
[MASTER_PORT master2_slave3_tb.master1 @32895000] RDATA receiving: bit[5]=0, current_rdata=0xe4
[MASTER_PORT master2_slave3_tb.master1 @32915000] RDATA receiving: bit[6]=0, current_rdata=0xc4
[SLAVE_PORT master2_slave3_tb.slave1.sp @32925000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @32935000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @32935000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @32935000] Transitioning RDATA->IDLE, rdata=0x84, drdata=0x84
[MASTER_PORT master2_slave3_tb.master1 @32935000] RDATA receiving: bit[7]=1, current_rdata=0x84
[MASTER_PORT master2_slave3_tb.master1 @32935000] RDATA COMPLETE: final rdata will be 0x09 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @32965000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @33005000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @33005000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @33025000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @33045000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @33045000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @33145000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @33145000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @33155000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @33155000] SREADY state (READ): addr=0x16f, starting read
[SLAVE_PORT @33165000] RVALID state: smemren=1, rvalid=0, smemrdata=0x84, smemaddr=0x16f
[SLAVE_PORT @33175000] RVALID state: smemren=1, rvalid=0, smemrdata=0x5b, smemaddr=0x16f
[SLAVE_PORT master2_slave3_tb.slave1.sp @33185000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @33185000] RVALID state: smemren=1, rvalid=1, smemrdata=0x5b, smemaddr=0x16f
[SLAVE_PORT master2_slave3_tb.slave1.sp @33195000] RDATA transmission START, data=0x5b
[MASTER_PORT master2_slave3_tb.master2 @33215000] RDATA receiving: bit[0]=1, current_rdata=0xc8
[MASTER_PORT master2_slave3_tb.master2 @33235000] RDATA receiving: bit[1]=1, current_rdata=0xc9
[MASTER_PORT master2_slave3_tb.master2 @33255000] RDATA receiving: bit[2]=0, current_rdata=0xcb
[MASTER_PORT master2_slave3_tb.master2 @33275000] RDATA receiving: bit[3]=1, current_rdata=0xcb
[MASTER_PORT master2_slave3_tb.master2 @33295000] RDATA receiving: bit[4]=1, current_rdata=0xcb
[MASTER_PORT master2_slave3_tb.master2 @33315000] RDATA receiving: bit[5]=0, current_rdata=0xdb
[MASTER_PORT master2_slave3_tb.master2 @33335000] RDATA receiving: bit[6]=1, current_rdata=0xdb
[SLAVE_PORT master2_slave3_tb.slave1.sp @33345000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @33355000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @33355000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @33355000] Transitioning RDATA->IDLE, rdata=0xdb, drdata=0xdb
[MASTER_PORT master2_slave3_tb.master2 @33355000] RDATA receiving: bit[7]=0, current_rdata=0xdb
[MASTER_PORT master2_slave3_tb.master2 @33355000] RDATA COMPLETE: final rdata will be 0xb6 after clock edge
Test 2: Transactions complete
PASS: Master 1 read from 0x45 successful
PASS: Master 2 read from 0x16f successful
Starting Test 3: Write-Read Conflict
TEST3: M2 WRITE addr=0x2ca0, wdata=0xdf
Random delay: 5 cycles
[MASTER_PORT master2_slave3_tb.master2 @33385000] IDLE: Starting new transaction (addr=0x2ca0, mode=WRITE), current rdata=0x5b
[MASTER_PORT master2_slave3_tb.master2 @33395000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @33395000] IDLE: Starting new transaction (addr=0x2ca0, mode=WRITE), current rdata=0x5b
[MASTER_PORT master2_slave3_tb.master2 @33415000] STATE: REQ -> SADDR, mode=1
TEST3: M1 READ addr=0x2ca0 (should match M2 write addr)
[MASTER_PORT master2_slave3_tb.master1 @33445000] IDLE: Starting new transaction (addr=0x2ca0, mode= READ), current rdata=0x84
TEST3: Transactions issued, waiting for completion...
TEST3: Initial state - d1_ready=1, d2_ready=0, s_ready=1
TEST3: Waiting for transaction to start (ready to go low)...
TEST3: Transaction started, waiting for all to complete...
[MASTER_PORT master2_slave3_tb.master2 @33455000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @33455000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @33455000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @33475000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @33495000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @33495000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @33595000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @33605000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @33605000] WDATA setup cycle (holding, not transmitting yet), wdata=0xdf
[SLAVE_PORT master2_slave3_tb.slave3.sp @33615000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @33615000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @33615000] WDATA transmitting: bit[0]=1, wdata=0xdf
[SLAVE_PORT master2_slave3_tb.slave3.sp @33625000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @33625000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0xe5
[MASTER_PORT master2_slave3_tb.master2 @33625000] WDATA transmitting: bit[1]=1, wdata=0xdf
[SLAVE_PORT master2_slave3_tb.slave3.sp @33635000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @33635000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0xe5
[MASTER_PORT master2_slave3_tb.master2 @33635000] WDATA transmitting: bit[2]=1, wdata=0xdf
[SLAVE_PORT master2_slave3_tb.slave3.sp @33645000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @33645000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0xe7
[MASTER_PORT master2_slave3_tb.master2 @33645000] WDATA transmitting: bit[3]=1, wdata=0xdf
[SLAVE_PORT master2_slave3_tb.slave3.sp @33655000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @33655000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0xe7
[MASTER_PORT master2_slave3_tb.master2 @33655000] WDATA transmitting: bit[4]=1, wdata=0xdf
[SLAVE_PORT master2_slave3_tb.slave3.sp @33665000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @33665000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0xef
[MASTER_PORT master2_slave3_tb.master2 @33665000] WDATA transmitting: bit[5]=0, wdata=0xdf
[SLAVE_PORT master2_slave3_tb.slave3.sp @33675000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @33675000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0xff
[MASTER_PORT master2_slave3_tb.master2 @33675000] WDATA transmitting: bit[6]=1, wdata=0xdf
[SLAVE_PORT master2_slave3_tb.slave3.sp @33685000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @33685000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0xdf
[MASTER_PORT master2_slave3_tb.master2 @33685000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @33685000] WDATA transmitting: bit[7]=1, wdata=0xdf
[MASTER_PORT master2_slave3_tb.master2 @33685000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave3.sp @33695000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @33695000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @33695000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0xdf
[SLAVE_PORT master2_slave3_tb.slave3.sp @33695000] WDATA COMPLETE: will write 0xbf to memory
[SLAVE_PORT master2_slave3_tb.slave3.sp @33705000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @33705000] SREADY state (WRITE): addr=0xca0, wdata=0xdf
[MASTER_PORT master2_slave3_tb.master1 @33725000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @33765000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @33765000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @33785000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @33805000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @33805000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @33905000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @33915000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @33925000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @33925000] SREADY state (READ): addr=0xca0, starting read
[MASTER_PORT master2_slave3_tb.master1 @33945000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @33975000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @34005000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @34005000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @34015000] RDATA transmission START, data=0xdf
[MASTER_PORT master2_slave3_tb.master1 @34035000] RDATA receiving: bit[0]=1, current_rdata=0x84
[MASTER_PORT master2_slave3_tb.master1 @34055000] RDATA receiving: bit[1]=1, current_rdata=0x85
[MASTER_PORT master2_slave3_tb.master1 @34075000] RDATA receiving: bit[2]=1, current_rdata=0x87
[MASTER_PORT master2_slave3_tb.master1 @34095000] RDATA receiving: bit[3]=1, current_rdata=0x87
[MASTER_PORT master2_slave3_tb.master1 @34115000] RDATA receiving: bit[4]=1, current_rdata=0x8f
[MASTER_PORT master2_slave3_tb.master1 @34135000] RDATA receiving: bit[5]=0, current_rdata=0x9f
[MASTER_PORT master2_slave3_tb.master1 @34155000] RDATA receiving: bit[6]=1, current_rdata=0x9f
[SLAVE_PORT master2_slave3_tb.slave3.sp @34165000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @34175000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @34175000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @34175000] Transitioning RDATA->IDLE, rdata=0xdf, drdata=0xdf
[MASTER_PORT master2_slave3_tb.master1 @34175000] RDATA receiving: bit[7]=1, current_rdata=0xdf
[MASTER_PORT master2_slave3_tb.master1 @34175000] RDATA COMPLETE: final rdata will be 0xbf after clock edge
TEST3: All transactions complete
TEST3 VERIFY: d2_addr=0x2ca0, d2_wdata=0xdf, slave_mem_data=0xdf, d1_rdata=0xdf
PASS: Write-Read conflict test successful

--- Iteration 15 ---
Generated: M1 addr=0x60f data=0xdc, M2 addr=0x1d1f data=0x7d
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master1 @34205000] IDLE: Starting new transaction (addr=0x060f, mode=WRITE), current rdata=0xdf
[MASTER_PORT master2_slave3_tb.master1 @34215000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @34215000] IDLE: Starting new transaction (addr=0x060f, mode=WRITE), current rdata=0xdf
[MASTER_PORT master2_slave3_tb.master1 @34235000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @34275000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @34275000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @34295000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @34305000] IDLE: Starting new transaction (addr=0x1d1f, mode=WRITE), current rdata=0x5b
[SLAVE_PORT master2_slave3_tb.slave1.sp @34315000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @34315000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @34315000] STATE: IDLE -> REQ, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @34415000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @34415000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @34425000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @34425000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master1 @34425000] WDATA setup cycle (holding, not transmitting yet), wdata=0xdc
[SLAVE_PORT master2_slave3_tb.slave1.sp @34435000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master1 @34435000] WDATA transmitting: bit[0]=0, wdata=0xdc
[SLAVE_PORT master2_slave3_tb.slave1.sp @34445000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @34445000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0x5b
[MASTER_PORT master2_slave3_tb.master1 @34445000] WDATA transmitting: bit[1]=0, wdata=0xdc
[SLAVE_PORT master2_slave3_tb.slave1.sp @34455000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @34455000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x5a
[MASTER_PORT master2_slave3_tb.master1 @34455000] WDATA transmitting: bit[2]=1, wdata=0xdc
[SLAVE_PORT master2_slave3_tb.slave1.sp @34465000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @34465000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x58
[MASTER_PORT master2_slave3_tb.master1 @34465000] WDATA transmitting: bit[3]=1, wdata=0xdc
[SLAVE_PORT master2_slave3_tb.slave1.sp @34475000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @34475000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0x5c
[MASTER_PORT master2_slave3_tb.master1 @34475000] WDATA transmitting: bit[4]=1, wdata=0xdc
[SLAVE_PORT master2_slave3_tb.slave1.sp @34485000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @34485000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0x5c
[MASTER_PORT master2_slave3_tb.master1 @34485000] WDATA transmitting: bit[5]=0, wdata=0xdc
[SLAVE_PORT master2_slave3_tb.slave1.sp @34495000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @34495000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0x5c
[MASTER_PORT master2_slave3_tb.master1 @34495000] WDATA transmitting: bit[6]=1, wdata=0xdc
[SLAVE_PORT master2_slave3_tb.slave1.sp @34505000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @34505000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x5c
[MASTER_PORT master2_slave3_tb.master1 @34505000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @34505000] WDATA transmitting: bit[7]=1, wdata=0xdc
[MASTER_PORT master2_slave3_tb.master1 @34505000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @34515000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @34515000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @34515000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0x5c
[SLAVE_PORT master2_slave3_tb.slave1.sp @34515000] WDATA COMPLETE: will write 0xb9 to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @34525000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @34525000] SREADY state (WRITE): addr=0x60f, wdata=0xdc
[MASTER_PORT master2_slave3_tb.master2 @34545000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @34585000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @34585000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @34605000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34625000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34625000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @34725000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34735000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @34735000] WDATA setup cycle (holding, not transmitting yet), wdata=0x7d
[SLAVE_PORT master2_slave3_tb.slave2.sp @34745000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @34745000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @34745000] WDATA transmitting: bit[0]=1, wdata=0x7d
[SLAVE_PORT master2_slave3_tb.slave2.sp @34755000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34755000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0xc8
[MASTER_PORT master2_slave3_tb.master2 @34755000] WDATA transmitting: bit[1]=0, wdata=0x7d
[SLAVE_PORT master2_slave3_tb.slave2.sp @34765000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @34765000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0xc9
[MASTER_PORT master2_slave3_tb.master2 @34765000] WDATA transmitting: bit[2]=1, wdata=0x7d
[SLAVE_PORT master2_slave3_tb.slave2.sp @34775000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34775000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0xc9
[MASTER_PORT master2_slave3_tb.master2 @34775000] WDATA transmitting: bit[3]=1, wdata=0x7d
[SLAVE_PORT master2_slave3_tb.slave2.sp @34785000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34785000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0xcd
[MASTER_PORT master2_slave3_tb.master2 @34785000] WDATA transmitting: bit[4]=1, wdata=0x7d
[SLAVE_PORT master2_slave3_tb.slave2.sp @34795000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34795000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0xcd
[MASTER_PORT master2_slave3_tb.master2 @34795000] WDATA transmitting: bit[5]=1, wdata=0x7d
[SLAVE_PORT master2_slave3_tb.slave2.sp @34805000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34805000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0xdd
[MASTER_PORT master2_slave3_tb.master2 @34805000] WDATA transmitting: bit[6]=1, wdata=0x7d
[SLAVE_PORT master2_slave3_tb.slave2.sp @34815000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34815000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0xfd
[MASTER_PORT master2_slave3_tb.master2 @34815000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @34815000] WDATA transmitting: bit[7]=0, wdata=0x7d
[MASTER_PORT master2_slave3_tb.master2 @34815000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave2.sp @34825000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34825000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @34825000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0xfd
[SLAVE_PORT master2_slave3_tb.slave2.sp @34825000] WDATA COMPLETE: will write 0xfa to memory
[SLAVE_PORT master2_slave3_tb.slave2.sp @34835000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @34835000] SREADY state (WRITE): addr=0xd1f, wdata=0x7d
PASS: Master 1 write to 0x60f successful
PASS: Master 2 write to 0x1d1f successful
[MASTER_PORT master2_slave3_tb.master2 @34865000] IDLE: Starting new transaction (addr=0x1d1f, mode= READ), current rdata=0x5b
[MASTER_PORT master2_slave3_tb.master1 @34865000] IDLE: Starting new transaction (addr=0x060f, mode= READ), current rdata=0xdf
Test 2: Waiting for transaction to start...
[MASTER_PORT master2_slave3_tb.master2 @34875000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @34875000] STATE: IDLE -> REQ, mode=0
Test 2: Transaction started, waiting for completion...
[MASTER_PORT master2_slave3_tb.master1 @34895000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @34935000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @34935000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @34955000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @34975000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @34975000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @35075000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @35075000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @35085000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @35085000] SREADY state (READ): addr=0x60f, starting read
[SLAVE_PORT @35095000] RVALID state: smemren=1, rvalid=0, smemrdata=0x5b, smemaddr=0x60f
[SLAVE_PORT @35105000] RVALID state: smemren=1, rvalid=0, smemrdata=0xdc, smemaddr=0x60f
[SLAVE_PORT master2_slave3_tb.slave1.sp @35115000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @35115000] RVALID state: smemren=1, rvalid=1, smemrdata=0xdc, smemaddr=0x60f
[SLAVE_PORT master2_slave3_tb.slave1.sp @35125000] RDATA transmission START, data=0xdc
[MASTER_PORT master2_slave3_tb.master1 @35145000] RDATA receiving: bit[0]=0, current_rdata=0xdf
[MASTER_PORT master2_slave3_tb.master1 @35165000] RDATA receiving: bit[1]=0, current_rdata=0xde
[MASTER_PORT master2_slave3_tb.master1 @35185000] RDATA receiving: bit[2]=1, current_rdata=0xdc
[MASTER_PORT master2_slave3_tb.master1 @35205000] RDATA receiving: bit[3]=1, current_rdata=0xdc
[MASTER_PORT master2_slave3_tb.master1 @35225000] RDATA receiving: bit[4]=1, current_rdata=0xdc
[MASTER_PORT master2_slave3_tb.master1 @35245000] RDATA receiving: bit[5]=0, current_rdata=0xdc
[MASTER_PORT master2_slave3_tb.master1 @35265000] RDATA receiving: bit[6]=1, current_rdata=0xdc
[SLAVE_PORT master2_slave3_tb.slave1.sp @35275000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @35285000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @35285000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @35285000] Transitioning RDATA->IDLE, rdata=0xdc, drdata=0xdc
[MASTER_PORT master2_slave3_tb.master1 @35285000] RDATA receiving: bit[7]=1, current_rdata=0xdc
[MASTER_PORT master2_slave3_tb.master1 @35285000] RDATA COMPLETE: final rdata will be 0xb9 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @35315000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @35355000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @35355000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @35375000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @35395000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @35395000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @35495000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @35505000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @35515000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @35515000] SREADY state (READ): addr=0xd1f, starting read
[SLAVE_PORT @35525000] RVALID state: smemren=1, rvalid=0, smemrdata=0xc8, smemaddr=0xd1f
[SLAVE_PORT @35535000] RVALID state: smemren=1, rvalid=0, smemrdata=0x7d, smemaddr=0xd1f
[SLAVE_PORT master2_slave3_tb.slave2.sp @35545000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @35545000] RVALID state: smemren=1, rvalid=1, smemrdata=0x7d, smemaddr=0xd1f
[SLAVE_PORT master2_slave3_tb.slave2.sp @35555000] RDATA transmission START, data=0x7d
[MASTER_PORT master2_slave3_tb.master2 @35575000] RDATA receiving: bit[0]=1, current_rdata=0x5b
[MASTER_PORT master2_slave3_tb.master2 @35595000] RDATA receiving: bit[1]=0, current_rdata=0x5b
[MASTER_PORT master2_slave3_tb.master2 @35615000] RDATA receiving: bit[2]=1, current_rdata=0x59
[MASTER_PORT master2_slave3_tb.master2 @35635000] RDATA receiving: bit[3]=1, current_rdata=0x5d
[MASTER_PORT master2_slave3_tb.master2 @35655000] RDATA receiving: bit[4]=1, current_rdata=0x5d
[MASTER_PORT master2_slave3_tb.master2 @35675000] RDATA receiving: bit[5]=1, current_rdata=0x5d
[MASTER_PORT master2_slave3_tb.master2 @35695000] RDATA receiving: bit[6]=1, current_rdata=0x7d
[SLAVE_PORT master2_slave3_tb.slave2.sp @35705000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @35715000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @35715000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @35715000] Transitioning RDATA->IDLE, rdata=0x7d, drdata=0x7d
[MASTER_PORT master2_slave3_tb.master2 @35715000] RDATA receiving: bit[7]=0, current_rdata=0x7d
[MASTER_PORT master2_slave3_tb.master2 @35715000] RDATA COMPLETE: final rdata will be 0xfa after clock edge
Test 2: Transactions complete
PASS: Master 1 read from 0x60f successful
PASS: Master 2 read from 0x1d1f successful
Starting Test 3: Write-Read Conflict
TEST3: M2 WRITE addr=0x2a8c, wdata=0x59
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master2 @35745000] IDLE: Starting new transaction (addr=0x2a8c, mode=WRITE), current rdata=0x7d
[MASTER_PORT master2_slave3_tb.master2 @35755000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @35755000] IDLE: Starting new transaction (addr=0x2a8c, mode=WRITE), current rdata=0x7d
[MASTER_PORT master2_slave3_tb.master2 @35775000] STATE: REQ -> SADDR, mode=1
TEST3: M1 READ addr=0x2a8c (should match M2 write addr)
[MASTER_PORT master2_slave3_tb.master2 @35815000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @35815000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @35815000] IDLE: Starting new transaction (addr=0x2a8c, mode= READ), current rdata=0xdc
TEST3: Transactions issued, waiting for completion...
TEST3: Initial state - d1_ready=1, d2_ready=0, s_ready=1
TEST3: Waiting for transaction to start (ready to go low)...
TEST3: Transaction started, waiting for all to complete...
[MASTER_PORT master2_slave3_tb.master1 @35825000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @35835000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @35855000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @35855000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @35955000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @35965000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @35965000] WDATA setup cycle (holding, not transmitting yet), wdata=0x59
[SLAVE_PORT master2_slave3_tb.slave3.sp @35975000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @35975000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @35975000] WDATA transmitting: bit[0]=1, wdata=0x59
[SLAVE_PORT master2_slave3_tb.slave3.sp @35985000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @35985000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0xdf
[MASTER_PORT master2_slave3_tb.master2 @35985000] WDATA transmitting: bit[1]=0, wdata=0x59
[SLAVE_PORT master2_slave3_tb.slave3.sp @35995000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @35995000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0xdf
[MASTER_PORT master2_slave3_tb.master2 @35995000] WDATA transmitting: bit[2]=0, wdata=0x59
[SLAVE_PORT master2_slave3_tb.slave3.sp @36005000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @36005000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0xdd
[MASTER_PORT master2_slave3_tb.master2 @36005000] WDATA transmitting: bit[3]=1, wdata=0x59
[SLAVE_PORT master2_slave3_tb.slave3.sp @36015000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @36015000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0xd9
[MASTER_PORT master2_slave3_tb.master2 @36015000] WDATA transmitting: bit[4]=1, wdata=0x59
[SLAVE_PORT master2_slave3_tb.slave3.sp @36025000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @36025000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0xd9
[MASTER_PORT master2_slave3_tb.master2 @36025000] WDATA transmitting: bit[5]=0, wdata=0x59
[SLAVE_PORT master2_slave3_tb.slave3.sp @36035000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @36035000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0xd9
[MASTER_PORT master2_slave3_tb.master2 @36035000] WDATA transmitting: bit[6]=1, wdata=0x59
[SLAVE_PORT master2_slave3_tb.slave3.sp @36045000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @36045000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0xd9
[MASTER_PORT master2_slave3_tb.master2 @36045000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @36045000] WDATA transmitting: bit[7]=0, wdata=0x59
[MASTER_PORT master2_slave3_tb.master2 @36045000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave3.sp @36055000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @36055000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @36055000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0xd9
[SLAVE_PORT master2_slave3_tb.slave3.sp @36055000] WDATA COMPLETE: will write 0xb2 to memory
[SLAVE_PORT master2_slave3_tb.slave3.sp @36065000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @36065000] SREADY state (WRITE): addr=0xa8c, wdata=0x59
[MASTER_PORT master2_slave3_tb.master1 @36085000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @36125000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @36125000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @36145000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @36165000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @36165000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @36265000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @36275000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @36285000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @36285000] SREADY state (READ): addr=0xa8c, starting read
[MASTER_PORT master2_slave3_tb.master1 @36305000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @36335000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @36365000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @36365000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @36375000] RDATA transmission START, data=0x59
[MASTER_PORT master2_slave3_tb.master1 @36395000] RDATA receiving: bit[0]=1, current_rdata=0xdc
[MASTER_PORT master2_slave3_tb.master1 @36415000] RDATA receiving: bit[1]=0, current_rdata=0xdd
[MASTER_PORT master2_slave3_tb.master1 @36435000] RDATA receiving: bit[2]=0, current_rdata=0xdd
[MASTER_PORT master2_slave3_tb.master1 @36455000] RDATA receiving: bit[3]=1, current_rdata=0xd9
[MASTER_PORT master2_slave3_tb.master1 @36475000] RDATA receiving: bit[4]=1, current_rdata=0xd9
[MASTER_PORT master2_slave3_tb.master1 @36495000] RDATA receiving: bit[5]=0, current_rdata=0xd9
[MASTER_PORT master2_slave3_tb.master1 @36515000] RDATA receiving: bit[6]=1, current_rdata=0xd9
[SLAVE_PORT master2_slave3_tb.slave3.sp @36525000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @36535000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @36535000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @36535000] Transitioning RDATA->IDLE, rdata=0xd9, drdata=0xd9
[MASTER_PORT master2_slave3_tb.master1 @36535000] RDATA receiving: bit[7]=0, current_rdata=0xd9
[MASTER_PORT master2_slave3_tb.master1 @36535000] RDATA COMPLETE: final rdata will be 0xb2 after clock edge
TEST3: All transactions complete
TEST3 VERIFY: d2_addr=0x2a8c, d2_wdata=0x59, slave_mem_data=0x59, d1_rdata=0x59
PASS: Write-Read conflict test successful

--- Iteration 16 ---
Generated: M1 addr=0x17ac data=0x27, M2 addr=0x1f1b data=0xb3
Random delay: 3 cycles
[MASTER_PORT master2_slave3_tb.master1 @36565000] IDLE: Starting new transaction (addr=0x17ac, mode=WRITE), current rdata=0x59
[MASTER_PORT master2_slave3_tb.master1 @36575000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @36575000] IDLE: Starting new transaction (addr=0x17ac, mode=WRITE), current rdata=0x59
[MASTER_PORT master2_slave3_tb.master1 @36595000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @36605000] IDLE: Starting new transaction (addr=0x1f1b, mode=WRITE), current rdata=0x7d
[MASTER_PORT master2_slave3_tb.master2 @36615000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @36635000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @36635000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @36655000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36675000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36675000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @36775000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36785000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @36785000] WDATA setup cycle (holding, not transmitting yet), wdata=0x27
[SLAVE_PORT master2_slave3_tb.slave2.sp @36795000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @36795000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master1 @36795000] WDATA transmitting: bit[0]=1, wdata=0x27
[SLAVE_PORT master2_slave3_tb.slave2.sp @36805000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36805000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x7d
[MASTER_PORT master2_slave3_tb.master1 @36805000] WDATA transmitting: bit[1]=1, wdata=0x27
[SLAVE_PORT master2_slave3_tb.slave2.sp @36815000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36815000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0x7d
[MASTER_PORT master2_slave3_tb.master1 @36815000] WDATA transmitting: bit[2]=1, wdata=0x27
[SLAVE_PORT master2_slave3_tb.slave2.sp @36825000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36825000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x7f
[MASTER_PORT master2_slave3_tb.master1 @36825000] WDATA transmitting: bit[3]=0, wdata=0x27
[SLAVE_PORT master2_slave3_tb.slave2.sp @36835000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @36835000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0x7f
[MASTER_PORT master2_slave3_tb.master1 @36835000] WDATA transmitting: bit[4]=0, wdata=0x27
[SLAVE_PORT master2_slave3_tb.slave2.sp @36845000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @36845000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x77
[MASTER_PORT master2_slave3_tb.master1 @36845000] WDATA transmitting: bit[5]=1, wdata=0x27
[SLAVE_PORT master2_slave3_tb.slave2.sp @36855000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36855000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x67
[MASTER_PORT master2_slave3_tb.master1 @36855000] WDATA transmitting: bit[6]=0, wdata=0x27
[SLAVE_PORT master2_slave3_tb.slave2.sp @36865000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @36865000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0x67
[MASTER_PORT master2_slave3_tb.master1 @36865000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @36865000] WDATA transmitting: bit[7]=0, wdata=0x27
[MASTER_PORT master2_slave3_tb.master1 @36865000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave2.sp @36875000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36875000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @36875000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x27
[SLAVE_PORT master2_slave3_tb.slave2.sp @36875000] WDATA COMPLETE: will write 0x4e to memory
[SLAVE_PORT master2_slave3_tb.slave2.sp @36885000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @36885000] SREADY state (WRITE): addr=0x7ac, wdata=0x27
[MASTER_PORT master2_slave3_tb.master2 @36905000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @36945000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @36945000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @36965000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36985000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36985000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @37085000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @37095000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @37095000] WDATA setup cycle (holding, not transmitting yet), wdata=0xb3
[SLAVE_PORT master2_slave3_tb.slave2.sp @37105000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @37105000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @37105000] WDATA transmitting: bit[0]=1, wdata=0xb3
[SLAVE_PORT master2_slave3_tb.slave2.sp @37115000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @37115000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x27
[MASTER_PORT master2_slave3_tb.master2 @37115000] WDATA transmitting: bit[1]=1, wdata=0xb3
[SLAVE_PORT master2_slave3_tb.slave2.sp @37125000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @37125000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0x27
[MASTER_PORT master2_slave3_tb.master2 @37125000] WDATA transmitting: bit[2]=0, wdata=0xb3
[SLAVE_PORT master2_slave3_tb.slave2.sp @37135000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @37135000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0x27
[MASTER_PORT master2_slave3_tb.master2 @37135000] WDATA transmitting: bit[3]=0, wdata=0xb3
[SLAVE_PORT master2_slave3_tb.slave2.sp @37145000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @37145000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0x23
[MASTER_PORT master2_slave3_tb.master2 @37145000] WDATA transmitting: bit[4]=1, wdata=0xb3
[SLAVE_PORT master2_slave3_tb.slave2.sp @37155000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @37155000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0x23
[MASTER_PORT master2_slave3_tb.master2 @37155000] WDATA transmitting: bit[5]=1, wdata=0xb3
[SLAVE_PORT master2_slave3_tb.slave2.sp @37165000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @37165000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x33
[MASTER_PORT master2_slave3_tb.master2 @37165000] WDATA transmitting: bit[6]=0, wdata=0xb3
[SLAVE_PORT master2_slave3_tb.slave2.sp @37175000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @37175000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0x33
[MASTER_PORT master2_slave3_tb.master2 @37175000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @37175000] WDATA transmitting: bit[7]=1, wdata=0xb3
[MASTER_PORT master2_slave3_tb.master2 @37175000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave2.sp @37185000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @37185000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @37185000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0x33
[SLAVE_PORT master2_slave3_tb.slave2.sp @37185000] WDATA COMPLETE: will write 0x67 to memory
[SLAVE_PORT master2_slave3_tb.slave2.sp @37195000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @37195000] SREADY state (WRITE): addr=0xf1b, wdata=0xb3
PASS: Master 1 write to 0x17ac successful
PASS: Master 2 write to 0x1f1b successful
[MASTER_PORT master2_slave3_tb.master2 @37225000] IDLE: Starting new transaction (addr=0x1f1b, mode= READ), current rdata=0x7d
[MASTER_PORT master2_slave3_tb.master1 @37225000] IDLE: Starting new transaction (addr=0x17ac, mode= READ), current rdata=0x59
Test 2: Waiting for transaction to start...
[MASTER_PORT master2_slave3_tb.master2 @37235000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @37235000] STATE: IDLE -> REQ, mode=0
Test 2: Transaction started, waiting for completion...
[MASTER_PORT master2_slave3_tb.master1 @37255000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @37295000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @37295000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @37315000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @37335000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @37335000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @37435000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @37445000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @37455000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @37455000] SREADY state (READ): addr=0x7ac, starting read
[SLAVE_PORT @37465000] RVALID state: smemren=1, rvalid=0, smemrdata=0x7d, smemaddr=0x7ac
[SLAVE_PORT @37475000] RVALID state: smemren=1, rvalid=0, smemrdata=0x27, smemaddr=0x7ac
[SLAVE_PORT master2_slave3_tb.slave2.sp @37485000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @37485000] RVALID state: smemren=1, rvalid=1, smemrdata=0x27, smemaddr=0x7ac
[SLAVE_PORT master2_slave3_tb.slave2.sp @37495000] RDATA transmission START, data=0x27
[MASTER_PORT master2_slave3_tb.master1 @37515000] RDATA receiving: bit[0]=1, current_rdata=0x59
[MASTER_PORT master2_slave3_tb.master1 @37535000] RDATA receiving: bit[1]=1, current_rdata=0x59
[MASTER_PORT master2_slave3_tb.master1 @37555000] RDATA receiving: bit[2]=1, current_rdata=0x5b
[MASTER_PORT master2_slave3_tb.master1 @37575000] RDATA receiving: bit[3]=0, current_rdata=0x5f
[MASTER_PORT master2_slave3_tb.master1 @37595000] RDATA receiving: bit[4]=0, current_rdata=0x57
[MASTER_PORT master2_slave3_tb.master1 @37615000] RDATA receiving: bit[5]=1, current_rdata=0x47
[MASTER_PORT master2_slave3_tb.master1 @37635000] RDATA receiving: bit[6]=0, current_rdata=0x67
[SLAVE_PORT master2_slave3_tb.slave2.sp @37645000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @37655000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @37655000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @37655000] Transitioning RDATA->IDLE, rdata=0x27, drdata=0x27
[MASTER_PORT master2_slave3_tb.master1 @37655000] RDATA receiving: bit[7]=0, current_rdata=0x27
[MASTER_PORT master2_slave3_tb.master1 @37655000] RDATA COMPLETE: final rdata will be 0x4e after clock edge
[MASTER_PORT master2_slave3_tb.master2 @37685000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @37725000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @37725000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @37745000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @37765000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @37765000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @37865000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @37875000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @37885000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @37885000] SREADY state (READ): addr=0xf1b, starting read
[SLAVE_PORT @37895000] RVALID state: smemren=1, rvalid=0, smemrdata=0x27, smemaddr=0xf1b
[SLAVE_PORT @37905000] RVALID state: smemren=1, rvalid=0, smemrdata=0xb3, smemaddr=0xf1b
[SLAVE_PORT master2_slave3_tb.slave2.sp @37915000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @37915000] RVALID state: smemren=1, rvalid=1, smemrdata=0xb3, smemaddr=0xf1b
[SLAVE_PORT master2_slave3_tb.slave2.sp @37925000] RDATA transmission START, data=0xb3
[MASTER_PORT master2_slave3_tb.master2 @37945000] RDATA receiving: bit[0]=1, current_rdata=0x7d
[MASTER_PORT master2_slave3_tb.master2 @37965000] RDATA receiving: bit[1]=1, current_rdata=0x7d
[MASTER_PORT master2_slave3_tb.master2 @37985000] RDATA receiving: bit[2]=0, current_rdata=0x7f
[MASTER_PORT master2_slave3_tb.master2 @38005000] RDATA receiving: bit[3]=0, current_rdata=0x7b
[MASTER_PORT master2_slave3_tb.master2 @38025000] RDATA receiving: bit[4]=1, current_rdata=0x73
[MASTER_PORT master2_slave3_tb.master2 @38045000] RDATA receiving: bit[5]=1, current_rdata=0x73
[MASTER_PORT master2_slave3_tb.master2 @38065000] RDATA receiving: bit[6]=0, current_rdata=0x73
[SLAVE_PORT master2_slave3_tb.slave2.sp @38075000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @38085000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @38085000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @38085000] Transitioning RDATA->IDLE, rdata=0x33, drdata=0x33
[MASTER_PORT master2_slave3_tb.master2 @38085000] RDATA receiving: bit[7]=1, current_rdata=0x33
[MASTER_PORT master2_slave3_tb.master2 @38085000] RDATA COMPLETE: final rdata will be 0x67 after clock edge
Test 2: Transactions complete
PASS: Master 1 read from 0x17ac successful
PASS: Master 2 read from 0x1f1b successful
Starting Test 3: Write-Read Conflict
TEST3: M2 WRITE addr=0x65f, wdata=0xda
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master2 @38115000] IDLE: Starting new transaction (addr=0x065f, mode=WRITE), current rdata=0xb3
[MASTER_PORT master2_slave3_tb.master2 @38125000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @38125000] IDLE: Starting new transaction (addr=0x065f, mode=WRITE), current rdata=0xb3
[MASTER_PORT master2_slave3_tb.master2 @38145000] STATE: REQ -> SADDR, mode=1
TEST3: M1 READ addr=0x65f (should match M2 write addr)
[MASTER_PORT master2_slave3_tb.master2 @38185000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @38185000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @38185000] IDLE: Starting new transaction (addr=0x065f, mode= READ), current rdata=0x27
TEST3: Transactions issued, waiting for completion...
TEST3: Initial state - d1_ready=1, d2_ready=0, s_ready=1
TEST3: Waiting for transaction to start (ready to go low)...
TEST3: Transaction started, waiting for all to complete...
[MASTER_PORT master2_slave3_tb.master1 @38195000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @38205000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @38225000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @38225000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @38325000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @38325000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @38335000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @38335000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @38335000] WDATA setup cycle (holding, not transmitting yet), wdata=0xda
[SLAVE_PORT master2_slave3_tb.slave1.sp @38345000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master2 @38345000] WDATA transmitting: bit[0]=0, wdata=0xda
[SLAVE_PORT master2_slave3_tb.slave1.sp @38355000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @38355000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0xdc
[MASTER_PORT master2_slave3_tb.master2 @38355000] WDATA transmitting: bit[1]=1, wdata=0xda
[SLAVE_PORT master2_slave3_tb.slave1.sp @38365000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @38365000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0xdc
[MASTER_PORT master2_slave3_tb.master2 @38365000] WDATA transmitting: bit[2]=0, wdata=0xda
[SLAVE_PORT master2_slave3_tb.slave1.sp @38375000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @38375000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0xde
[MASTER_PORT master2_slave3_tb.master2 @38375000] WDATA transmitting: bit[3]=1, wdata=0xda
[SLAVE_PORT master2_slave3_tb.slave1.sp @38385000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @38385000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0xda
[MASTER_PORT master2_slave3_tb.master2 @38385000] WDATA transmitting: bit[4]=1, wdata=0xda
[SLAVE_PORT master2_slave3_tb.slave1.sp @38395000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @38395000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0xda
[MASTER_PORT master2_slave3_tb.master2 @38395000] WDATA transmitting: bit[5]=0, wdata=0xda
[SLAVE_PORT master2_slave3_tb.slave1.sp @38405000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @38405000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0xda
[MASTER_PORT master2_slave3_tb.master2 @38405000] WDATA transmitting: bit[6]=1, wdata=0xda
[SLAVE_PORT master2_slave3_tb.slave1.sp @38415000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @38415000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0xda
[MASTER_PORT master2_slave3_tb.master2 @38415000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @38415000] WDATA transmitting: bit[7]=1, wdata=0xda
[MASTER_PORT master2_slave3_tb.master2 @38415000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @38425000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @38425000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @38425000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0xda
[SLAVE_PORT master2_slave3_tb.slave1.sp @38425000] WDATA COMPLETE: will write 0xb5 to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @38435000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @38435000] SREADY state (WRITE): addr=0x65f, wdata=0xda
[MASTER_PORT master2_slave3_tb.master1 @38455000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @38495000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @38495000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @38515000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @38535000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @38535000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @38635000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @38635000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @38645000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @38645000] SREADY state (READ): addr=0x65f, starting read
[SLAVE_PORT @38655000] RVALID state: smemren=1, rvalid=0, smemrdata=0xdc, smemaddr=0x65f
[SLAVE_PORT @38665000] RVALID state: smemren=1, rvalid=0, smemrdata=0xda, smemaddr=0x65f
[SLAVE_PORT master2_slave3_tb.slave1.sp @38675000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @38675000] RVALID state: smemren=1, rvalid=1, smemrdata=0xda, smemaddr=0x65f
[SLAVE_PORT master2_slave3_tb.slave1.sp @38685000] RDATA transmission START, data=0xda
[MASTER_PORT master2_slave3_tb.master1 @38705000] RDATA receiving: bit[0]=0, current_rdata=0x27
[MASTER_PORT master2_slave3_tb.master1 @38725000] RDATA receiving: bit[1]=1, current_rdata=0x26
[MASTER_PORT master2_slave3_tb.master1 @38745000] RDATA receiving: bit[2]=0, current_rdata=0x26
[MASTER_PORT master2_slave3_tb.master1 @38765000] RDATA receiving: bit[3]=1, current_rdata=0x22
[MASTER_PORT master2_slave3_tb.master1 @38785000] RDATA receiving: bit[4]=1, current_rdata=0x2a
[MASTER_PORT master2_slave3_tb.master1 @38805000] RDATA receiving: bit[5]=0, current_rdata=0x3a
[MASTER_PORT master2_slave3_tb.master1 @38825000] RDATA receiving: bit[6]=1, current_rdata=0x1a
[SLAVE_PORT master2_slave3_tb.slave1.sp @38835000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @38845000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @38845000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @38845000] Transitioning RDATA->IDLE, rdata=0x5a, drdata=0x5a
[MASTER_PORT master2_slave3_tb.master1 @38845000] RDATA receiving: bit[7]=1, current_rdata=0x5a
[MASTER_PORT master2_slave3_tb.master1 @38845000] RDATA COMPLETE: final rdata will be 0xb5 after clock edge
TEST3: All transactions complete
TEST3 VERIFY: d2_addr=0x65f, d2_wdata=0xda, slave_mem_data=0xda, d1_rdata=0xda
PASS: Write-Read conflict test successful

--- Iteration 17 ---
Generated: M1 addr=0x1d7b data=0xe, M2 addr=0x1852 data=0x6d
Random delay: 3 cycles
[MASTER_PORT master2_slave3_tb.master1 @38875000] IDLE: Starting new transaction (addr=0x1d7b, mode=WRITE), current rdata=0xda
[MASTER_PORT master2_slave3_tb.master1 @38885000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @38885000] IDLE: Starting new transaction (addr=0x1d7b, mode=WRITE), current rdata=0xda
[MASTER_PORT master2_slave3_tb.master1 @38905000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @38915000] IDLE: Starting new transaction (addr=0x1852, mode=WRITE), current rdata=0xb3
[MASTER_PORT master2_slave3_tb.master2 @38925000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @38945000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @38945000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @38965000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @38985000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @38985000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @39085000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @39095000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @39095000] WDATA setup cycle (holding, not transmitting yet), wdata=0x0e
[SLAVE_PORT master2_slave3_tb.slave2.sp @39105000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @39105000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master1 @39105000] WDATA transmitting: bit[0]=0, wdata=0x0e
[SLAVE_PORT master2_slave3_tb.slave2.sp @39115000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @39115000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0xb3
[MASTER_PORT master2_slave3_tb.master1 @39115000] WDATA transmitting: bit[1]=1, wdata=0x0e
[SLAVE_PORT master2_slave3_tb.slave2.sp @39125000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @39125000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0xb2
[MASTER_PORT master2_slave3_tb.master1 @39125000] WDATA transmitting: bit[2]=1, wdata=0x0e
[SLAVE_PORT master2_slave3_tb.slave2.sp @39135000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @39135000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0xb2
[MASTER_PORT master2_slave3_tb.master1 @39135000] WDATA transmitting: bit[3]=1, wdata=0x0e
[SLAVE_PORT master2_slave3_tb.slave2.sp @39145000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @39145000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0xb6
[MASTER_PORT master2_slave3_tb.master1 @39145000] WDATA transmitting: bit[4]=0, wdata=0x0e
[SLAVE_PORT master2_slave3_tb.slave2.sp @39155000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @39155000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0xbe
[MASTER_PORT master2_slave3_tb.master1 @39155000] WDATA transmitting: bit[5]=0, wdata=0x0e
[SLAVE_PORT master2_slave3_tb.slave2.sp @39165000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @39165000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0xae
[MASTER_PORT master2_slave3_tb.master1 @39165000] WDATA transmitting: bit[6]=0, wdata=0x0e
[SLAVE_PORT master2_slave3_tb.slave2.sp @39175000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @39175000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0x8e
[MASTER_PORT master2_slave3_tb.master1 @39175000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @39175000] WDATA transmitting: bit[7]=0, wdata=0x0e
[MASTER_PORT master2_slave3_tb.master1 @39175000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave2.sp @39185000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @39185000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @39185000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x8e
[SLAVE_PORT master2_slave3_tb.slave2.sp @39185000] WDATA COMPLETE: will write 0x1c to memory
[SLAVE_PORT master2_slave3_tb.slave2.sp @39195000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @39195000] SREADY state (WRITE): addr=0xd7b, wdata=0x0e
[MASTER_PORT master2_slave3_tb.master2 @39215000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @39255000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @39255000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @39275000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @39295000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @39295000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @39395000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @39405000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @39405000] WDATA setup cycle (holding, not transmitting yet), wdata=0x6d
[SLAVE_PORT master2_slave3_tb.slave2.sp @39415000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @39415000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @39415000] WDATA transmitting: bit[0]=1, wdata=0x6d
[SLAVE_PORT master2_slave3_tb.slave2.sp @39425000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @39425000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x0e
[MASTER_PORT master2_slave3_tb.master2 @39425000] WDATA transmitting: bit[1]=0, wdata=0x6d
[SLAVE_PORT master2_slave3_tb.slave2.sp @39435000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @39435000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x0f
[MASTER_PORT master2_slave3_tb.master2 @39435000] WDATA transmitting: bit[2]=1, wdata=0x6d
[SLAVE_PORT master2_slave3_tb.slave2.sp @39445000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @39445000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x0d
[MASTER_PORT master2_slave3_tb.master2 @39445000] WDATA transmitting: bit[3]=1, wdata=0x6d
[SLAVE_PORT master2_slave3_tb.slave2.sp @39455000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @39455000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0x0d
[MASTER_PORT master2_slave3_tb.master2 @39455000] WDATA transmitting: bit[4]=0, wdata=0x6d
[SLAVE_PORT master2_slave3_tb.slave2.sp @39465000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @39465000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x0d
[MASTER_PORT master2_slave3_tb.master2 @39465000] WDATA transmitting: bit[5]=1, wdata=0x6d
[SLAVE_PORT master2_slave3_tb.slave2.sp @39475000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @39475000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x0d
[MASTER_PORT master2_slave3_tb.master2 @39475000] WDATA transmitting: bit[6]=1, wdata=0x6d
[SLAVE_PORT master2_slave3_tb.slave2.sp @39485000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @39485000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x2d
[MASTER_PORT master2_slave3_tb.master2 @39485000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @39485000] WDATA transmitting: bit[7]=0, wdata=0x6d
[MASTER_PORT master2_slave3_tb.master2 @39485000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave2.sp @39495000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @39495000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @39495000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x6d
[SLAVE_PORT master2_slave3_tb.slave2.sp @39495000] WDATA COMPLETE: will write 0xda to memory
[SLAVE_PORT master2_slave3_tb.slave2.sp @39505000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @39505000] SREADY state (WRITE): addr=0x852, wdata=0x6d
PASS: Master 1 write to 0x1d7b successful
PASS: Master 2 write to 0x1852 successful
[MASTER_PORT master2_slave3_tb.master2 @39535000] IDLE: Starting new transaction (addr=0x1852, mode= READ), current rdata=0xb3
[MASTER_PORT master2_slave3_tb.master1 @39535000] IDLE: Starting new transaction (addr=0x1d7b, mode= READ), current rdata=0xda
Test 2: Waiting for transaction to start...
[MASTER_PORT master2_slave3_tb.master2 @39545000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @39545000] STATE: IDLE -> REQ, mode=0
Test 2: Transaction started, waiting for completion...
[MASTER_PORT master2_slave3_tb.master1 @39565000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @39605000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @39605000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @39625000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @39645000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @39645000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @39745000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @39755000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @39765000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @39765000] SREADY state (READ): addr=0xd7b, starting read
[SLAVE_PORT @39775000] RVALID state: smemren=1, rvalid=0, smemrdata=0xb3, smemaddr=0xd7b
[SLAVE_PORT @39785000] RVALID state: smemren=1, rvalid=0, smemrdata=0x0e, smemaddr=0xd7b
[SLAVE_PORT master2_slave3_tb.slave2.sp @39795000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @39795000] RVALID state: smemren=1, rvalid=1, smemrdata=0x0e, smemaddr=0xd7b
[SLAVE_PORT master2_slave3_tb.slave2.sp @39805000] RDATA transmission START, data=0x0e
[MASTER_PORT master2_slave3_tb.master1 @39825000] RDATA receiving: bit[0]=0, current_rdata=0xda
[MASTER_PORT master2_slave3_tb.master1 @39845000] RDATA receiving: bit[1]=1, current_rdata=0xda
[MASTER_PORT master2_slave3_tb.master1 @39865000] RDATA receiving: bit[2]=1, current_rdata=0xda
[MASTER_PORT master2_slave3_tb.master1 @39885000] RDATA receiving: bit[3]=1, current_rdata=0xde
[MASTER_PORT master2_slave3_tb.master1 @39905000] RDATA receiving: bit[4]=0, current_rdata=0xde
[MASTER_PORT master2_slave3_tb.master1 @39925000] RDATA receiving: bit[5]=0, current_rdata=0xce
[MASTER_PORT master2_slave3_tb.master1 @39945000] RDATA receiving: bit[6]=0, current_rdata=0xce
[SLAVE_PORT master2_slave3_tb.slave2.sp @39955000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @39965000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @39965000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @39965000] Transitioning RDATA->IDLE, rdata=0x8e, drdata=0x8e
[MASTER_PORT master2_slave3_tb.master1 @39965000] RDATA receiving: bit[7]=0, current_rdata=0x8e
[MASTER_PORT master2_slave3_tb.master1 @39965000] RDATA COMPLETE: final rdata will be 0x1c after clock edge
[MASTER_PORT master2_slave3_tb.master2 @39995000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @40035000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @40035000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @40055000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @40075000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @40075000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @40175000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @40185000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @40195000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @40195000] SREADY state (READ): addr=0x852, starting read
[SLAVE_PORT @40205000] RVALID state: smemren=1, rvalid=0, smemrdata=0x0e, smemaddr=0x852
[SLAVE_PORT @40215000] RVALID state: smemren=1, rvalid=0, smemrdata=0x6d, smemaddr=0x852
[SLAVE_PORT master2_slave3_tb.slave2.sp @40225000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @40225000] RVALID state: smemren=1, rvalid=1, smemrdata=0x6d, smemaddr=0x852
[SLAVE_PORT master2_slave3_tb.slave2.sp @40235000] RDATA transmission START, data=0x6d
[MASTER_PORT master2_slave3_tb.master2 @40255000] RDATA receiving: bit[0]=1, current_rdata=0xb3
[MASTER_PORT master2_slave3_tb.master2 @40275000] RDATA receiving: bit[1]=0, current_rdata=0xb3
[MASTER_PORT master2_slave3_tb.master2 @40295000] RDATA receiving: bit[2]=1, current_rdata=0xb1
[MASTER_PORT master2_slave3_tb.master2 @40315000] RDATA receiving: bit[3]=1, current_rdata=0xb5
[MASTER_PORT master2_slave3_tb.master2 @40335000] RDATA receiving: bit[4]=0, current_rdata=0xbd
[MASTER_PORT master2_slave3_tb.master2 @40355000] RDATA receiving: bit[5]=1, current_rdata=0xad
[MASTER_PORT master2_slave3_tb.master2 @40375000] RDATA receiving: bit[6]=1, current_rdata=0xad
[SLAVE_PORT master2_slave3_tb.slave2.sp @40385000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @40395000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @40395000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @40395000] Transitioning RDATA->IDLE, rdata=0xed, drdata=0xed
[MASTER_PORT master2_slave3_tb.master2 @40395000] RDATA receiving: bit[7]=0, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master2 @40395000] RDATA COMPLETE: final rdata will be 0xda after clock edge
Test 2: Transactions complete
PASS: Master 1 read from 0x1d7b successful
PASS: Master 2 read from 0x1852 successful
Starting Test 3: Write-Read Conflict
TEST3: M2 WRITE addr=0x1e8, wdata=0x7b
Random delay: 5 cycles
[MASTER_PORT master2_slave3_tb.master2 @40425000] IDLE: Starting new transaction (addr=0x01e8, mode=WRITE), current rdata=0x6d
[MASTER_PORT master2_slave3_tb.master2 @40435000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @40435000] IDLE: Starting new transaction (addr=0x01e8, mode=WRITE), current rdata=0x6d
[MASTER_PORT master2_slave3_tb.master2 @40455000] STATE: REQ -> SADDR, mode=1
TEST3: M1 READ addr=0x1e8 (should match M2 write addr)
[MASTER_PORT master2_slave3_tb.master1 @40485000] IDLE: Starting new transaction (addr=0x01e8, mode= READ), current rdata=0x0e
TEST3: Transactions issued, waiting for completion...
TEST3: Initial state - d1_ready=1, d2_ready=0, s_ready=1
TEST3: Waiting for transaction to start (ready to go low)...
TEST3: Transaction started, waiting for all to complete...
[MASTER_PORT master2_slave3_tb.master2 @40495000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @40495000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @40495000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @40515000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @40535000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @40535000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @40635000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @40635000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @40645000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @40645000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @40645000] WDATA setup cycle (holding, not transmitting yet), wdata=0x7b
[SLAVE_PORT master2_slave3_tb.slave1.sp @40655000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master2 @40655000] WDATA transmitting: bit[0]=1, wdata=0x7b
[SLAVE_PORT master2_slave3_tb.slave1.sp @40665000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @40665000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0xda
[MASTER_PORT master2_slave3_tb.master2 @40665000] WDATA transmitting: bit[1]=1, wdata=0x7b
[SLAVE_PORT master2_slave3_tb.slave1.sp @40675000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @40675000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0xdb
[MASTER_PORT master2_slave3_tb.master2 @40675000] WDATA transmitting: bit[2]=0, wdata=0x7b
[SLAVE_PORT master2_slave3_tb.slave1.sp @40685000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @40685000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0xdb
[MASTER_PORT master2_slave3_tb.master2 @40685000] WDATA transmitting: bit[3]=1, wdata=0x7b
[SLAVE_PORT master2_slave3_tb.slave1.sp @40695000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @40695000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0xdb
[MASTER_PORT master2_slave3_tb.master2 @40695000] WDATA transmitting: bit[4]=1, wdata=0x7b
[SLAVE_PORT master2_slave3_tb.slave1.sp @40705000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @40705000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0xdb
[MASTER_PORT master2_slave3_tb.master2 @40705000] WDATA transmitting: bit[5]=1, wdata=0x7b
[SLAVE_PORT master2_slave3_tb.slave1.sp @40715000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @40715000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0xdb
[MASTER_PORT master2_slave3_tb.master2 @40715000] WDATA transmitting: bit[6]=1, wdata=0x7b
[SLAVE_PORT master2_slave3_tb.slave1.sp @40725000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @40725000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0xfb
[MASTER_PORT master2_slave3_tb.master2 @40725000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @40725000] WDATA transmitting: bit[7]=0, wdata=0x7b
[MASTER_PORT master2_slave3_tb.master2 @40725000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @40735000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @40735000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @40735000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0xfb
[SLAVE_PORT master2_slave3_tb.slave1.sp @40735000] WDATA COMPLETE: will write 0xf6 to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @40745000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @40745000] SREADY state (WRITE): addr=0x1e8, wdata=0x7b
[MASTER_PORT master2_slave3_tb.master1 @40765000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @40805000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @40805000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @40825000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @40845000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @40845000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @40945000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @40945000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @40955000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @40955000] SREADY state (READ): addr=0x1e8, starting read
[SLAVE_PORT @40965000] RVALID state: smemren=1, rvalid=0, smemrdata=0xda, smemaddr=0x1e8
[SLAVE_PORT @40975000] RVALID state: smemren=1, rvalid=0, smemrdata=0x7b, smemaddr=0x1e8
[SLAVE_PORT master2_slave3_tb.slave1.sp @40985000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @40985000] RVALID state: smemren=1, rvalid=1, smemrdata=0x7b, smemaddr=0x1e8
[SLAVE_PORT master2_slave3_tb.slave1.sp @40995000] RDATA transmission START, data=0x7b
[MASTER_PORT master2_slave3_tb.master1 @41015000] RDATA receiving: bit[0]=1, current_rdata=0x0e
[MASTER_PORT master2_slave3_tb.master1 @41035000] RDATA receiving: bit[1]=1, current_rdata=0x0f
[MASTER_PORT master2_slave3_tb.master1 @41055000] RDATA receiving: bit[2]=0, current_rdata=0x0f
[MASTER_PORT master2_slave3_tb.master1 @41075000] RDATA receiving: bit[3]=1, current_rdata=0x0b
[MASTER_PORT master2_slave3_tb.master1 @41095000] RDATA receiving: bit[4]=1, current_rdata=0x0b
[MASTER_PORT master2_slave3_tb.master1 @41115000] RDATA receiving: bit[5]=1, current_rdata=0x1b
[MASTER_PORT master2_slave3_tb.master1 @41135000] RDATA receiving: bit[6]=1, current_rdata=0x3b
[SLAVE_PORT master2_slave3_tb.slave1.sp @41145000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @41155000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @41155000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @41155000] Transitioning RDATA->IDLE, rdata=0x7b, drdata=0x7b
[MASTER_PORT master2_slave3_tb.master1 @41155000] RDATA receiving: bit[7]=0, current_rdata=0x7b
[MASTER_PORT master2_slave3_tb.master1 @41155000] RDATA COMPLETE: final rdata will be 0xf6 after clock edge
TEST3: All transactions complete
TEST3 VERIFY: d2_addr=0x1e8, d2_wdata=0x7b, slave_mem_data=0x7b, d1_rdata=0x7b
PASS: Write-Read conflict test successful

--- Iteration 18 ---
Generated: M1 addr=0x223b data=0x6a, M2 addr=0xee data=0x53
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master1 @41185000] IDLE: Starting new transaction (addr=0x223b, mode=WRITE), current rdata=0x7b
[MASTER_PORT master2_slave3_tb.master1 @41195000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @41195000] IDLE: Starting new transaction (addr=0x223b, mode=WRITE), current rdata=0x7b
[MASTER_PORT master2_slave3_tb.master1 @41215000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @41255000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @41255000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @41275000] IDLE: Starting new transaction (addr=0x00ee, mode=WRITE), current rdata=0x6d
[MASTER_PORT master2_slave3_tb.master1 @41275000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @41285000] STATE: IDLE -> REQ, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @41295000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @41295000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @41395000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @41405000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @41405000] WDATA setup cycle (holding, not transmitting yet), wdata=0x6a
[SLAVE_PORT master2_slave3_tb.slave3.sp @41415000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @41415000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master1 @41415000] WDATA transmitting: bit[0]=0, wdata=0x6a
[SLAVE_PORT master2_slave3_tb.slave3.sp @41425000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @41425000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0x59
[MASTER_PORT master2_slave3_tb.master1 @41425000] WDATA transmitting: bit[1]=1, wdata=0x6a
[SLAVE_PORT master2_slave3_tb.slave3.sp @41435000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @41435000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0x58
[MASTER_PORT master2_slave3_tb.master1 @41435000] WDATA transmitting: bit[2]=0, wdata=0x6a
[SLAVE_PORT master2_slave3_tb.slave3.sp @41445000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @41445000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0x5a
[MASTER_PORT master2_slave3_tb.master1 @41445000] WDATA transmitting: bit[3]=1, wdata=0x6a
[SLAVE_PORT master2_slave3_tb.slave3.sp @41455000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @41455000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0x5a
[MASTER_PORT master2_slave3_tb.master1 @41455000] WDATA transmitting: bit[4]=0, wdata=0x6a
[SLAVE_PORT master2_slave3_tb.slave3.sp @41465000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @41465000] WDATA receiving: bit[4]=0, swdata=0, current_wdata=0x5a
[MASTER_PORT master2_slave3_tb.master1 @41465000] WDATA transmitting: bit[5]=1, wdata=0x6a
[SLAVE_PORT master2_slave3_tb.slave3.sp @41475000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @41475000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x4a
[MASTER_PORT master2_slave3_tb.master1 @41475000] WDATA transmitting: bit[6]=1, wdata=0x6a
[SLAVE_PORT master2_slave3_tb.slave3.sp @41485000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @41485000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x6a
[MASTER_PORT master2_slave3_tb.master1 @41485000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @41485000] WDATA transmitting: bit[7]=0, wdata=0x6a
[MASTER_PORT master2_slave3_tb.master1 @41485000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave3.sp @41495000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @41495000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @41495000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x6a
[SLAVE_PORT master2_slave3_tb.slave3.sp @41495000] WDATA COMPLETE: will write 0xd4 to memory
[SLAVE_PORT master2_slave3_tb.slave3.sp @41505000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @41505000] SREADY state (WRITE): addr=0x23b, wdata=0x6a
[MASTER_PORT master2_slave3_tb.master2 @41525000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @41565000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @41565000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @41585000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @41605000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @41605000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @41705000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @41705000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @41715000] WDATA state: prev_state=1, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @41715000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @41715000] WDATA setup cycle (holding, not transmitting yet), wdata=0x53
[SLAVE_PORT master2_slave3_tb.slave1.sp @41725000] WDATA state: prev_state=3, state=3, mvalid=0, counter=0, swdata=0
[MASTER_PORT master2_slave3_tb.master2 @41725000] WDATA transmitting: bit[0]=1, wdata=0x53
[SLAVE_PORT master2_slave3_tb.slave1.sp @41735000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @41735000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x7b
[MASTER_PORT master2_slave3_tb.master2 @41735000] WDATA transmitting: bit[1]=1, wdata=0x53
[SLAVE_PORT master2_slave3_tb.slave1.sp @41745000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @41745000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0x7b
[MASTER_PORT master2_slave3_tb.master2 @41745000] WDATA transmitting: bit[2]=0, wdata=0x53
[SLAVE_PORT master2_slave3_tb.slave1.sp @41755000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @41755000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0x7b
[MASTER_PORT master2_slave3_tb.master2 @41755000] WDATA transmitting: bit[3]=0, wdata=0x53
[SLAVE_PORT master2_slave3_tb.slave1.sp @41765000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @41765000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0x7b
[MASTER_PORT master2_slave3_tb.master2 @41765000] WDATA transmitting: bit[4]=1, wdata=0x53
[SLAVE_PORT master2_slave3_tb.slave1.sp @41775000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @41775000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0x73
[MASTER_PORT master2_slave3_tb.master2 @41775000] WDATA transmitting: bit[5]=0, wdata=0x53
[SLAVE_PORT master2_slave3_tb.slave1.sp @41785000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @41785000] WDATA receiving: bit[5]=0, swdata=0, current_wdata=0x73
[MASTER_PORT master2_slave3_tb.master2 @41785000] WDATA transmitting: bit[6]=1, wdata=0x53
[SLAVE_PORT master2_slave3_tb.slave1.sp @41795000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @41795000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x53
[MASTER_PORT master2_slave3_tb.master2 @41795000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @41795000] WDATA transmitting: bit[7]=0, wdata=0x53
[MASTER_PORT master2_slave3_tb.master2 @41795000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave1.sp @41805000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @41805000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @41805000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x53
[SLAVE_PORT master2_slave3_tb.slave1.sp @41805000] WDATA COMPLETE: will write 0xa6 to memory
[SLAVE_PORT master2_slave3_tb.slave1.sp @41815000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @41815000] SREADY state (WRITE): addr=0x0ee, wdata=0x53
PASS: Master 1 write to 0x223b successful
PASS: Master 2 write to 0xee successful
[MASTER_PORT master2_slave3_tb.master2 @41845000] IDLE: Starting new transaction (addr=0x00ee, mode= READ), current rdata=0x6d
[MASTER_PORT master2_slave3_tb.master1 @41845000] IDLE: Starting new transaction (addr=0x223b, mode= READ), current rdata=0x7b
Test 2: Waiting for transaction to start...
[MASTER_PORT master2_slave3_tb.master2 @41855000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @41855000] STATE: IDLE -> REQ, mode=0
Test 2: Transaction started, waiting for completion...
[MASTER_PORT master2_slave3_tb.master1 @41875000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @41915000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @41915000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @41935000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @41955000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @41955000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @42055000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @42065000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @42075000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @42075000] SREADY state (READ): addr=0x23b, starting read
[MASTER_PORT master2_slave3_tb.master1 @42095000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @42105000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @42125000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @42145000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @42145000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @42165000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @42185000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @42185000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @42285000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @42285000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @42295000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @42295000] SREADY state (READ): addr=0x0ee, starting read
[SLAVE_PORT @42305000] RVALID state: smemren=1, rvalid=0, smemrdata=0x7b, smemaddr=0x0ee
[SLAVE_PORT @42315000] RVALID state: smemren=1, rvalid=0, smemrdata=0x53, smemaddr=0x0ee
[SLAVE_PORT master2_slave3_tb.slave1.sp @42325000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @42325000] RVALID state: smemren=1, rvalid=1, smemrdata=0x53, smemaddr=0x0ee
[SLAVE_PORT master2_slave3_tb.slave1.sp @42335000] RDATA transmission START, data=0x53
[MASTER_PORT master2_slave3_tb.master2 @42355000] RDATA receiving: bit[0]=1, current_rdata=0x6d
[MASTER_PORT master2_slave3_tb.master2 @42375000] RDATA receiving: bit[1]=1, current_rdata=0x6d
[MASTER_PORT master2_slave3_tb.master2 @42395000] RDATA receiving: bit[2]=0, current_rdata=0x6f
[MASTER_PORT master2_slave3_tb.master2 @42415000] RDATA receiving: bit[3]=0, current_rdata=0x6b
[MASTER_PORT master2_slave3_tb.master2 @42435000] RDATA receiving: bit[4]=1, current_rdata=0x63
[MASTER_PORT master2_slave3_tb.master2 @42455000] RDATA receiving: bit[5]=0, current_rdata=0x73
[MASTER_PORT master2_slave3_tb.master2 @42475000] RDATA receiving: bit[6]=1, current_rdata=0x53
[SLAVE_PORT master2_slave3_tb.slave1.sp @42485000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @42495000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @42495000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @42495000] Transitioning RDATA->IDLE, rdata=0x53, drdata=0x53
[MASTER_PORT master2_slave3_tb.master2 @42495000] RDATA receiving: bit[7]=0, current_rdata=0x53
[MASTER_PORT master2_slave3_tb.master2 @42495000] RDATA COMPLETE: final rdata will be 0xa6 after clock edge
[SLAVE_PORT master2_slave3_tb.slave3.sp @42535000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @42535000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @42545000] RDATA transmission START, data=0x6a
[MASTER_PORT master2_slave3_tb.master1 @42565000] RDATA receiving: bit[0]=0, current_rdata=0x7b
[MASTER_PORT master2_slave3_tb.master1 @42585000] RDATA receiving: bit[1]=1, current_rdata=0x7a
[MASTER_PORT master2_slave3_tb.master1 @42605000] RDATA receiving: bit[2]=0, current_rdata=0x7a
[MASTER_PORT master2_slave3_tb.master1 @42625000] RDATA receiving: bit[3]=1, current_rdata=0x7a
[MASTER_PORT master2_slave3_tb.master1 @42645000] RDATA receiving: bit[4]=0, current_rdata=0x7a
[MASTER_PORT master2_slave3_tb.master1 @42665000] RDATA receiving: bit[5]=1, current_rdata=0x6a
[MASTER_PORT master2_slave3_tb.master1 @42685000] RDATA receiving: bit[6]=1, current_rdata=0x6a
[SLAVE_PORT master2_slave3_tb.slave3.sp @42695000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @42705000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @42705000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @42705000] Transitioning RDATA->IDLE, rdata=0x6a, drdata=0x6a
[MASTER_PORT master2_slave3_tb.master1 @42705000] RDATA receiving: bit[7]=0, current_rdata=0x6a
[MASTER_PORT master2_slave3_tb.master1 @42705000] RDATA COMPLETE: final rdata will be 0xd4 after clock edge
Test 2: Transactions complete
PASS: Master 1 read from 0x223b successful
PASS: Master 2 read from 0xee successful
Starting Test 3: Write-Read Conflict
TEST3: M2 WRITE addr=0x1f8e, wdata=0xbd
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master2 @42735000] IDLE: Starting new transaction (addr=0x1f8e, mode=WRITE), current rdata=0x53
[MASTER_PORT master2_slave3_tb.master2 @42745000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @42745000] IDLE: Starting new transaction (addr=0x1f8e, mode=WRITE), current rdata=0x53
[MASTER_PORT master2_slave3_tb.master2 @42765000] STATE: REQ -> SADDR, mode=1
TEST3: M1 READ addr=0x1f8e (should match M2 write addr)
[MASTER_PORT master2_slave3_tb.master2 @42805000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @42805000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @42805000] IDLE: Starting new transaction (addr=0x1f8e, mode= READ), current rdata=0x6a
TEST3: Transactions issued, waiting for completion...
TEST3: Initial state - d1_ready=1, d2_ready=0, s_ready=1
TEST3: Waiting for transaction to start (ready to go low)...
TEST3: Transaction started, waiting for all to complete...
[MASTER_PORT master2_slave3_tb.master1 @42815000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @42825000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @42845000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @42845000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @42945000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @42955000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @42955000] WDATA setup cycle (holding, not transmitting yet), wdata=0xbd
[SLAVE_PORT master2_slave3_tb.slave2.sp @42965000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @42965000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @42965000] WDATA transmitting: bit[0]=1, wdata=0xbd
[SLAVE_PORT master2_slave3_tb.slave2.sp @42975000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @42975000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x6d
[MASTER_PORT master2_slave3_tb.master2 @42975000] WDATA transmitting: bit[1]=0, wdata=0xbd
[SLAVE_PORT master2_slave3_tb.slave2.sp @42985000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @42985000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x6d
[MASTER_PORT master2_slave3_tb.master2 @42985000] WDATA transmitting: bit[2]=1, wdata=0xbd
[SLAVE_PORT master2_slave3_tb.slave2.sp @42995000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @42995000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0x6d
[MASTER_PORT master2_slave3_tb.master2 @42995000] WDATA transmitting: bit[3]=1, wdata=0xbd
[SLAVE_PORT master2_slave3_tb.slave2.sp @43005000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @43005000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0x6d
[MASTER_PORT master2_slave3_tb.master2 @43005000] WDATA transmitting: bit[4]=1, wdata=0xbd
[SLAVE_PORT master2_slave3_tb.slave2.sp @43015000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @43015000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0x6d
[MASTER_PORT master2_slave3_tb.master2 @43015000] WDATA transmitting: bit[5]=1, wdata=0xbd
[SLAVE_PORT master2_slave3_tb.slave2.sp @43025000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @43025000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x7d
[MASTER_PORT master2_slave3_tb.master2 @43025000] WDATA transmitting: bit[6]=0, wdata=0xbd
[SLAVE_PORT master2_slave3_tb.slave2.sp @43035000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @43035000] WDATA receiving: bit[6]=0, swdata=0, current_wdata=0x7d
[MASTER_PORT master2_slave3_tb.master2 @43035000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @43035000] WDATA transmitting: bit[7]=1, wdata=0xbd
[MASTER_PORT master2_slave3_tb.master2 @43035000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave2.sp @43045000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @43045000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @43045000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0x3d
[SLAVE_PORT master2_slave3_tb.slave2.sp @43045000] WDATA COMPLETE: will write 0x7b to memory
[SLAVE_PORT master2_slave3_tb.slave2.sp @43055000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @43055000] SREADY state (WRITE): addr=0xf8e, wdata=0xbd
[MASTER_PORT master2_slave3_tb.master1 @43075000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @43115000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @43115000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @43135000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @43155000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @43155000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @43255000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @43265000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @43275000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @43275000] SREADY state (READ): addr=0xf8e, starting read
[SLAVE_PORT @43285000] RVALID state: smemren=1, rvalid=0, smemrdata=0x6d, smemaddr=0xf8e
[SLAVE_PORT @43295000] RVALID state: smemren=1, rvalid=0, smemrdata=0xbd, smemaddr=0xf8e
[SLAVE_PORT master2_slave3_tb.slave2.sp @43305000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @43305000] RVALID state: smemren=1, rvalid=1, smemrdata=0xbd, smemaddr=0xf8e
[SLAVE_PORT master2_slave3_tb.slave2.sp @43315000] RDATA transmission START, data=0xbd
[MASTER_PORT master2_slave3_tb.master1 @43335000] RDATA receiving: bit[0]=1, current_rdata=0x6a
[MASTER_PORT master2_slave3_tb.master1 @43355000] RDATA receiving: bit[1]=0, current_rdata=0x6b
[MASTER_PORT master2_slave3_tb.master1 @43375000] RDATA receiving: bit[2]=1, current_rdata=0x69
[MASTER_PORT master2_slave3_tb.master1 @43395000] RDATA receiving: bit[3]=1, current_rdata=0x6d
[MASTER_PORT master2_slave3_tb.master1 @43415000] RDATA receiving: bit[4]=1, current_rdata=0x6d
[MASTER_PORT master2_slave3_tb.master1 @43435000] RDATA receiving: bit[5]=1, current_rdata=0x7d
[MASTER_PORT master2_slave3_tb.master1 @43455000] RDATA receiving: bit[6]=0, current_rdata=0x7d
[SLAVE_PORT master2_slave3_tb.slave2.sp @43465000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @43475000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @43475000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @43475000] Transitioning RDATA->IDLE, rdata=0x3d, drdata=0x3d
[MASTER_PORT master2_slave3_tb.master1 @43475000] RDATA receiving: bit[7]=1, current_rdata=0x3d
[MASTER_PORT master2_slave3_tb.master1 @43475000] RDATA COMPLETE: final rdata will be 0x7b after clock edge
TEST3: All transactions complete
TEST3 VERIFY: d2_addr=0x1f8e, d2_wdata=0xbd, slave_mem_data=0xbd, d1_rdata=0xbd
PASS: Write-Read conflict test successful

--- Iteration 19 ---
Generated: M1 addr=0x207c data=0xf1, M2 addr=0x21b3 data=0x7f
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master1 @43505000] IDLE: Starting new transaction (addr=0x207c, mode=WRITE), current rdata=0xbd
[MASTER_PORT master2_slave3_tb.master1 @43515000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @43515000] IDLE: Starting new transaction (addr=0x207c, mode=WRITE), current rdata=0xbd
[MASTER_PORT master2_slave3_tb.master1 @43535000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @43575000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @43575000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @43595000] IDLE: Starting new transaction (addr=0x21b3, mode=WRITE), current rdata=0x53
[MASTER_PORT master2_slave3_tb.master1 @43595000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @43605000] STATE: IDLE -> REQ, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43615000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43615000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @43715000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43725000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @43725000] WDATA setup cycle (holding, not transmitting yet), wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43735000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @43735000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master1 @43735000] WDATA transmitting: bit[0]=1, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43745000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43745000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0x6a
[MASTER_PORT master2_slave3_tb.master1 @43745000] WDATA transmitting: bit[1]=0, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43755000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @43755000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x6b
[MASTER_PORT master2_slave3_tb.master1 @43755000] WDATA transmitting: bit[2]=0, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43765000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @43765000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0x69
[MASTER_PORT master2_slave3_tb.master1 @43765000] WDATA transmitting: bit[3]=0, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43775000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @43775000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0x69
[MASTER_PORT master2_slave3_tb.master1 @43775000] WDATA transmitting: bit[4]=1, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43785000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43785000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0x61
[MASTER_PORT master2_slave3_tb.master1 @43785000] WDATA transmitting: bit[5]=1, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43795000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43795000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x71
[MASTER_PORT master2_slave3_tb.master1 @43795000] WDATA transmitting: bit[6]=1, wdata=0xf1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43805000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43805000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x71
[MASTER_PORT master2_slave3_tb.master1 @43805000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master1 @43805000] WDATA transmitting: bit[7]=1, wdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @43805000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave3.sp @43815000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43815000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43815000] WDATA receiving: bit[7]=1, swdata=1, current_wdata=0x71
[SLAVE_PORT master2_slave3_tb.slave3.sp @43815000] WDATA COMPLETE: will write 0xe3 to memory
[SLAVE_PORT master2_slave3_tb.slave3.sp @43825000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @43825000] SREADY state (WRITE): addr=0x07c, wdata=0xf1
[MASTER_PORT master2_slave3_tb.master2 @43845000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @43885000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @43885000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @43905000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43925000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43925000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @44025000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @44035000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @44035000] WDATA setup cycle (holding, not transmitting yet), wdata=0x7f
[SLAVE_PORT master2_slave3_tb.slave3.sp @44045000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @44045000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @44045000] WDATA transmitting: bit[0]=1, wdata=0x7f
[SLAVE_PORT master2_slave3_tb.slave3.sp @44055000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @44055000] WDATA receiving: bit[0]=1, swdata=1, current_wdata=0xf1
[MASTER_PORT master2_slave3_tb.master2 @44055000] WDATA transmitting: bit[1]=1, wdata=0x7f
[SLAVE_PORT master2_slave3_tb.slave3.sp @44065000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @44065000] WDATA receiving: bit[1]=1, swdata=1, current_wdata=0xf1
[MASTER_PORT master2_slave3_tb.master2 @44065000] WDATA transmitting: bit[2]=1, wdata=0x7f
[SLAVE_PORT master2_slave3_tb.slave3.sp @44075000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @44075000] WDATA receiving: bit[2]=1, swdata=1, current_wdata=0xf3
[MASTER_PORT master2_slave3_tb.master2 @44075000] WDATA transmitting: bit[3]=1, wdata=0x7f
[SLAVE_PORT master2_slave3_tb.slave3.sp @44085000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @44085000] WDATA receiving: bit[3]=1, swdata=1, current_wdata=0xf7
[MASTER_PORT master2_slave3_tb.master2 @44085000] WDATA transmitting: bit[4]=1, wdata=0x7f
[SLAVE_PORT master2_slave3_tb.slave3.sp @44095000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @44095000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0xff
[MASTER_PORT master2_slave3_tb.master2 @44095000] WDATA transmitting: bit[5]=1, wdata=0x7f
[SLAVE_PORT master2_slave3_tb.slave3.sp @44105000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @44105000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0xff
[MASTER_PORT master2_slave3_tb.master2 @44105000] WDATA transmitting: bit[6]=1, wdata=0x7f
[SLAVE_PORT master2_slave3_tb.slave3.sp @44115000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @44115000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0xff
[MASTER_PORT master2_slave3_tb.master2 @44115000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @44115000] WDATA transmitting: bit[7]=0, wdata=0x7f
[MASTER_PORT master2_slave3_tb.master2 @44115000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave3.sp @44125000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @44125000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @44125000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0xff
[SLAVE_PORT master2_slave3_tb.slave3.sp @44125000] WDATA COMPLETE: will write 0xfe to memory
[SLAVE_PORT master2_slave3_tb.slave3.sp @44135000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @44135000] SREADY state (WRITE): addr=0x1b3, wdata=0x7f
PASS: Master 1 write to 0x207c successful
PASS: Master 2 write to 0x21b3 successful
[MASTER_PORT master2_slave3_tb.master2 @44165000] IDLE: Starting new transaction (addr=0x21b3, mode= READ), current rdata=0x53
[MASTER_PORT master2_slave3_tb.master1 @44165000] IDLE: Starting new transaction (addr=0x207c, mode= READ), current rdata=0xbd
Test 2: Waiting for transaction to start...
[MASTER_PORT master2_slave3_tb.master2 @44175000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @44175000] STATE: IDLE -> REQ, mode=0
Test 2: Transaction started, waiting for completion...
[MASTER_PORT master2_slave3_tb.master1 @44195000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @44235000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @44235000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @44255000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @44275000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @44275000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @44375000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @44385000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @44395000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @44395000] SREADY state (READ): addr=0x07c, starting read
[MASTER_PORT master2_slave3_tb.master1 @44415000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @44425000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @44445000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @44465000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @44465000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @44525000] STATE: WAIT -> IDLE, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @44565000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @44565000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @44575000] RDATA transmission START, data=0xf1
[MASTER_PORT master2_slave3_tb.master1 @44595000] RDATA receiving: bit[0]=1, current_rdata=0xbd
[MASTER_PORT master2_slave3_tb.master1 @44615000] RDATA receiving: bit[1]=0, current_rdata=0xbd
[MASTER_PORT master2_slave3_tb.master1 @44635000] RDATA receiving: bit[2]=0, current_rdata=0xbd
[MASTER_PORT master2_slave3_tb.master1 @44655000] RDATA receiving: bit[3]=0, current_rdata=0xb9
[MASTER_PORT master2_slave3_tb.master1 @44675000] RDATA receiving: bit[4]=1, current_rdata=0xb1
[MASTER_PORT master2_slave3_tb.master1 @44695000] RDATA receiving: bit[5]=1, current_rdata=0xb1
[MASTER_PORT master2_slave3_tb.master1 @44715000] RDATA receiving: bit[6]=1, current_rdata=0xb1
[SLAVE_PORT master2_slave3_tb.slave3.sp @44725000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @44735000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @44735000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @44735000] Transitioning RDATA->IDLE, rdata=0xf1, drdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @44735000] RDATA receiving: bit[7]=1, current_rdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @44735000] RDATA COMPLETE: final rdata will be 0xe3 after clock edge
Test 2: Transactions complete
PASS: Master 1 read from 0x207c successful
INFO: Master 2 read denied by arbiter (addr: 0x21b3)
Starting Test 3: Write-Read Conflict
TEST3: M2 WRITE addr=0x20fc, wdata=0x70
Random delay: 7 cycles
[MASTER_PORT master2_slave3_tb.master2 @44765000] IDLE: Starting new transaction (addr=0x20fc, mode=WRITE), current rdata=0x53
[MASTER_PORT master2_slave3_tb.master2 @44775000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @44775000] IDLE: Starting new transaction (addr=0x20fc, mode=WRITE), current rdata=0x53
[MASTER_PORT master2_slave3_tb.master2 @44795000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @44835000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @44835000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
TEST3: M1 READ addr=0x20fc (should match M2 write addr)
[MASTER_PORT master2_slave3_tb.master1 @44845000] IDLE: Starting new transaction (addr=0x20fc, mode= READ), current rdata=0xf1
TEST3: Transactions issued, waiting for completion...
TEST3: Initial state - d1_ready=1, d2_ready=0, s_ready=1
TEST3: Waiting for transaction to start (ready to go low)...
TEST3: Transaction started, waiting for all to complete...
[MASTER_PORT master2_slave3_tb.master2 @44855000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @44855000] STATE: IDLE -> REQ, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @44875000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @44875000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @44975000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @44985000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @44985000] WDATA setup cycle (holding, not transmitting yet), wdata=0x70
[SLAVE_PORT master2_slave3_tb.slave3.sp @44995000] WDATA state: prev_state=1, state=3, mvalid=0, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @44995000] WDATA setup cycle (SKIPPING first sample, prev=1, state=3)
[MASTER_PORT master2_slave3_tb.master2 @44995000] WDATA transmitting: bit[0]=0, wdata=0x70
[SLAVE_PORT master2_slave3_tb.slave3.sp @45005000] WDATA state: prev_state=3, state=3, mvalid=1, counter=0, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @45005000] WDATA receiving: bit[0]=0, swdata=0, current_wdata=0x7f
[MASTER_PORT master2_slave3_tb.master2 @45005000] WDATA transmitting: bit[1]=0, wdata=0x70
[SLAVE_PORT master2_slave3_tb.slave3.sp @45015000] WDATA state: prev_state=3, state=3, mvalid=1, counter=1, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @45015000] WDATA receiving: bit[1]=0, swdata=0, current_wdata=0x7e
[MASTER_PORT master2_slave3_tb.master2 @45015000] WDATA transmitting: bit[2]=0, wdata=0x70
[SLAVE_PORT master2_slave3_tb.slave3.sp @45025000] WDATA state: prev_state=3, state=3, mvalid=1, counter=2, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @45025000] WDATA receiving: bit[2]=0, swdata=0, current_wdata=0x7c
[MASTER_PORT master2_slave3_tb.master2 @45025000] WDATA transmitting: bit[3]=0, wdata=0x70
[SLAVE_PORT master2_slave3_tb.slave3.sp @45035000] WDATA state: prev_state=3, state=3, mvalid=1, counter=3, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @45035000] WDATA receiving: bit[3]=0, swdata=0, current_wdata=0x78
[MASTER_PORT master2_slave3_tb.master2 @45035000] WDATA transmitting: bit[4]=1, wdata=0x70
[SLAVE_PORT master2_slave3_tb.slave3.sp @45045000] WDATA state: prev_state=3, state=3, mvalid=1, counter=4, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @45045000] WDATA receiving: bit[4]=1, swdata=1, current_wdata=0x70
[MASTER_PORT master2_slave3_tb.master2 @45045000] WDATA transmitting: bit[5]=1, wdata=0x70
[SLAVE_PORT master2_slave3_tb.slave3.sp @45055000] WDATA state: prev_state=3, state=3, mvalid=1, counter=5, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @45055000] WDATA receiving: bit[5]=1, swdata=1, current_wdata=0x70
[MASTER_PORT master2_slave3_tb.master2 @45055000] WDATA transmitting: bit[6]=1, wdata=0x70
[SLAVE_PORT master2_slave3_tb.slave3.sp @45065000] WDATA state: prev_state=3, state=3, mvalid=1, counter=6, swdata=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @45065000] WDATA receiving: bit[6]=1, swdata=1, current_wdata=0x70
[MASTER_PORT master2_slave3_tb.master2 @45065000] STATE: WDATA -> IDLE, mode=1
[MASTER_PORT master2_slave3_tb.master2 @45065000] WDATA transmitting: bit[7]=0, wdata=0x70
[MASTER_PORT master2_slave3_tb.master2 @45065000] WDATA transmission COMPLETE
[SLAVE_PORT master2_slave3_tb.slave3.sp @45075000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @45075000] WDATA state: prev_state=3, state=3, mvalid=1, counter=7, swdata=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @45075000] WDATA receiving: bit[7]=0, swdata=0, current_wdata=0x70
[SLAVE_PORT master2_slave3_tb.slave3.sp @45075000] WDATA COMPLETE: will write 0xe0 to memory
[SLAVE_PORT master2_slave3_tb.slave3.sp @45085000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @45085000] SREADY state (WRITE): addr=0x0fc, wdata=0x70
[MASTER_PORT master2_slave3_tb.master1 @45105000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @45145000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @45145000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @45165000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @45185000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @45185000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @45285000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @45295000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @45305000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @45305000] SREADY state (READ): addr=0x0fc, starting read
[MASTER_PORT master2_slave3_tb.master1 @45325000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @45355000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @45385000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @45385000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @45395000] RDATA transmission START, data=0x70
[MASTER_PORT master2_slave3_tb.master1 @45415000] RDATA receiving: bit[0]=0, current_rdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @45435000] RDATA receiving: bit[1]=0, current_rdata=0xf0
[MASTER_PORT master2_slave3_tb.master1 @45455000] RDATA receiving: bit[2]=0, current_rdata=0xf0
[MASTER_PORT master2_slave3_tb.master1 @45475000] RDATA receiving: bit[3]=0, current_rdata=0xf0
[MASTER_PORT master2_slave3_tb.master1 @45495000] RDATA receiving: bit[4]=1, current_rdata=0xf0
[MASTER_PORT master2_slave3_tb.master1 @45515000] RDATA receiving: bit[5]=1, current_rdata=0xf0
[MASTER_PORT master2_slave3_tb.master1 @45535000] RDATA receiving: bit[6]=1, current_rdata=0xf0
[SLAVE_PORT master2_slave3_tb.slave3.sp @45545000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @45555000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @45555000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @45555000] Transitioning RDATA->IDLE, rdata=0xf0, drdata=0xf0
[MASTER_PORT master2_slave3_tb.master1 @45555000] RDATA receiving: bit[7]=0, current_rdata=0xf0
[MASTER_PORT master2_slave3_tb.master1 @45555000] RDATA COMPLETE: final rdata will be 0xe0 after clock edge
TEST3: All transactions complete
TEST3 VERIFY: d2_addr=0x20fc, d2_wdata=0x70, slave_mem_data=0x70, d1_rdata=0x70
PASS: Write-Read conflict test successful

=== All Tests Completed ===

$finish called at time : 45675 ns : File "/home/prabathbk/ads_bus/da-bus/Serial/tb/master2_slave3_tb.sv" Line 581
exit
INFO: [Common 17-206] Exiting xsim at Tue Oct 14 16:50:58 2025...
