
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v' to AST representation.
Generating RTLIL representation for module `\ACS'.
Generating RTLIL representation for module `\decoder'.
Warning: Replacing memory \path_cost with list of registers. See /home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:223
/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:539: Warning: Identifier `\d_o_disp_mem_0' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:548: Warning: Identifier `\d_o_disp_mem_1' is implicitly declared.
Generating RTLIL representation for module `\encoder'.
Generating RTLIL representation for module `\mem_disp'.
Generating RTLIL representation for module `\mem'.
Generating RTLIL representation for module `\tbu'.
Generating RTLIL representation for module `\viterbi_tx_rx'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   2 design levels: viterbi_tx_rx       
root of   0 design levels: tbu                 
root of   0 design levels: mem                 
root of   0 design levels: mem_disp            
root of   0 design levels: encoder             
root of   1 design levels: decoder             
root of   0 design levels: ACS                 
Automatically selected viterbi_tx_rx as design top module.

2.2. Analyzing design hierarchy..
Top module:  \viterbi_tx_rx
Used module:     \decoder
Used module:         \mem_disp
Used module:         \tbu
Used module:         \mem
Used module:         \ACS
Used module:     \encoder

2.3. Analyzing design hierarchy..
Top module:  \viterbi_tx_rx
Used module:     \decoder
Used module:         \mem_disp
Used module:         \tbu
Used module:         \mem
Used module:         \ACS
Used module:     \encoder
Removed 0 unused modules.
Mapping positional arguments of cell decoder.ACS111 (ACS).
Mapping positional arguments of cell decoder.ACS110 (ACS).
Mapping positional arguments of cell decoder.ACS101 (ACS).
Mapping positional arguments of cell decoder.ACS100 (ACS).
Mapping positional arguments of cell decoder.ACS011 (ACS).
Mapping positional arguments of cell decoder.ACS010 (ACS).
Mapping positional arguments of cell decoder.ACS001 (ACS).
Mapping positional arguments of cell decoder.ACS000 (ACS).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1067$111 in module viterbi_tx_rx.
Removed 17 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:869$102 in module tbu.
Marked 25 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:869$102 in module tbu.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:856$96 in module tbu.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:811$87 in module mem.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:785$78 in module mem_disp.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:753$74 in module encoder.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:640$65 in module encoder.
Marked 9 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:640$65 in module encoder.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:601$62 in module decoder.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:576$59 in module decoder.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:565$55 in module decoder.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:555$51 in module decoder.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:450$49 in module decoder.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:438$46 in module decoder.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:426$43 in module decoder.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:324$40 in module decoder.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:303$35 in module decoder.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:292$31 in module decoder.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:282$27 in module decoder.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:216$9 in module decoder.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:35$6 in module ACS.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:35$6 in module ACS.
Removed a total of 19 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 40 redundant assignments.
Promoted 28 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\viterbi_tx_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1067$111'.
Found async reset \rst in `\tbu.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:856$96'.
Found async reset \rst in `\encoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:753$74'.
Found async reset \rst in `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:438$46'.
Found async reset \rst in `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:426$43'.
Found async reset \rst in `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:303$35'.
Found async reset \rst in `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:292$31'.
Found async reset \rst in `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:282$27'.
Found async reset \rst in `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:216$9'.

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\viterbi_tx_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1067$111'.
     1/3: $0\encoder_o_reg[1:0]
     2/3: $0\error_counter[3:0]
     3/3: $0\enable_decoder_in[0:0]
Creating decoders for process `\tbu.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:869$102'.
     1/43: $25\nstate[2:0]
     2/43: $24\nstate[2:0]
     3/43: $23\nstate[2:0]
     4/43: $9\wr_en_reg[0:0]
     5/43: $9\d_o_reg[0:0]
     6/43: $22\nstate[2:0]
     7/43: $21\nstate[2:0]
     8/43: $20\nstate[2:0]
     9/43: $8\wr_en_reg[0:0]
    10/43: $8\d_o_reg[0:0]
    11/43: $19\nstate[2:0]
    12/43: $18\nstate[2:0]
    13/43: $17\nstate[2:0]
    14/43: $7\wr_en_reg[0:0]
    15/43: $7\d_o_reg[0:0]
    16/43: $16\nstate[2:0]
    17/43: $15\nstate[2:0]
    18/43: $14\nstate[2:0]
    19/43: $6\wr_en_reg[0:0]
    20/43: $6\d_o_reg[0:0]
    21/43: $13\nstate[2:0]
    22/43: $12\nstate[2:0]
    23/43: $11\nstate[2:0]
    24/43: $5\wr_en_reg[0:0]
    25/43: $5\d_o_reg[0:0]
    26/43: $10\nstate[2:0]
    27/43: $9\nstate[2:0]
    28/43: $8\nstate[2:0]
    29/43: $4\wr_en_reg[0:0]
    30/43: $4\d_o_reg[0:0]
    31/43: $7\nstate[2:0]
    32/43: $6\nstate[2:0]
    33/43: $5\nstate[2:0]
    34/43: $3\wr_en_reg[0:0]
    35/43: $3\d_o_reg[0:0]
    36/43: $4\nstate[2:0]
    37/43: $3\nstate[2:0]
    38/43: $2\nstate[2:0]
    39/43: $2\wr_en_reg[0:0]
    40/43: $2\d_o_reg[0:0]
    41/43: $1\wr_en_reg[0:0]
    42/43: $1\d_o_reg[0:0]
    43/43: $1\nstate[2:0]
Creating decoders for process `\tbu.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:856$96'.
     1/1: $0\pstate[2:0]
Creating decoders for process `\tbu.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:850$95'.
Creating decoders for process `\mem.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:811$87'.
     1/3: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:814$86_EN[7:0]$93
     2/3: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:814$86_DATA[7:0]$92
     3/3: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:814$86_ADDR[9:0]$91
Creating decoders for process `\mem_disp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:785$78'.
     1/3: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:788$77_EN[0:0]$84
     2/3: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:788$77_DATA[0:0]$83
     3/3: $1$memwr$\mem$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:788$77_ADDR[9:0]$82
Creating decoders for process `\encoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:753$74'.
     1/1: $0\cstate[2:0]
Creating decoders for process `\encoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:640$65'.
     1/18: $9\d_out_reg[1:0]
     2/18: $9\nstate[2:0]
     3/18: $8\d_out_reg[1:0]
     4/18: $8\nstate[2:0]
     5/18: $7\d_out_reg[1:0]
     6/18: $7\nstate[2:0]
     7/18: $6\d_out_reg[1:0]
     8/18: $6\nstate[2:0]
     9/18: $5\d_out_reg[1:0]
    10/18: $5\nstate[2:0]
    11/18: $4\d_out_reg[1:0]
    12/18: $4\nstate[2:0]
    13/18: $3\d_out_reg[1:0]
    14/18: $3\nstate[2:0]
    15/18: $2\d_out_reg[1:0]
    16/18: $2\nstate[2:0]
    17/18: $1\d_out_reg[1:0]
    18/18: $1\nstate[2:0]
Creating decoders for process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:601$62'.
     1/1: $0\decoder_o_reg[0:0]
Creating decoders for process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:596$61'.
Creating decoders for process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:593$60'.
Creating decoders for process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:576$59'.
     1/2: $0\addr_disp_mem_1[9:0]
     2/2: $0\addr_disp_mem_0[9:0]
Creating decoders for process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:565$55'.
     1/1: $0\rd_mem_counter_disp[9:0]
Creating decoders for process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:555$51'.
     1/1: $0\wr_mem_counter_disp[9:0]
Creating decoders for process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:552$50'.
Creating decoders for process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:450$49'.
     1/6: $0\selection_tbu_1[0:0]
     2/6: $0\selection_tbu_0[0:0]
     3/6: $0\d_in_1_tbu_1[7:0]
     4/6: $0\d_in_0_tbu_1[7:0]
     5/6: $0\d_in_1_tbu_0[7:0]
     6/6: $0\d_in_0_tbu_0[7:0]
Creating decoders for process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:438$46'.
     1/1: $0\enable_tbu_1[0:0]
Creating decoders for process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:426$43'.
     1/1: $0\enable_tbu_0[0:0]
Creating decoders for process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:422$42'.
Creating decoders for process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:419$41'.
Creating decoders for process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:324$40'.
     1/8: $0\wr_mem_D[0:0]
     2/8: $0\wr_mem_C[0:0]
     3/8: $0\wr_mem_B[0:0]
     4/8: $0\wr_mem_A[0:0]
     5/8: $0\addr_mem_D[9:0]
     6/8: $0\addr_mem_C[9:0]
     7/8: $0\addr_mem_B[9:0]
     8/8: $0\addr_mem_A[9:0]
Creating decoders for process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:314$39'.
Creating decoders for process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:303$35'.
     1/1: $0\mem_bank[1:0]
Creating decoders for process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:292$31'.
     1/2: $0\rd_mem_counter[9:0]
     2/2: $1\wr_mem_counter[9:0]
Creating decoders for process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:282$27'.
     1/1: $0\wr_mem_counter[9:0]
Creating decoders for process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:216$9'.
     1/10: $0\path_cost[7][7:0]
     2/10: $0\path_cost[6][7:0]
     3/10: $0\path_cost[5][7:0]
     4/10: $0\path_cost[4][7:0]
     5/10: $0\path_cost[3][7:0]
     6/10: $0\path_cost[2][7:0]
     7/10: $0\path_cost[1][7:0]
     8/10: $0\path_cost[0][7:0]
     9/10: $0\selection[7:0]
    10/10: $0\validity[7:0]
Creating decoders for process `\ACS.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:35$6'.
     1/2: $1\valid_o[0:0]
     2/2: $1\selection[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\tbu.\nstate' from process `\tbu.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:869$102'.
No latch inferred for signal `\tbu.\wr_en_reg' from process `\tbu.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:869$102'.
Latch inferred for signal `\tbu.\d_o_reg' from process `\tbu.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:869$102': $auto$proc_dlatch.cc:427:proc_dlatch$1017
No latch inferred for signal `\encoder.\valid_o' from process `\encoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:640$65'.
No latch inferred for signal `\encoder.\nstate' from process `\encoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:640$65'.
No latch inferred for signal `\encoder.\d_out_reg' from process `\encoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:640$65'.
No latch inferred for signal `\ACS.\selection' from process `\ACS.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:35$6'.
No latch inferred for signal `\ACS.\valid_o' from process `\ACS.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:35$6'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\viterbi_tx_rx.\error_counter' using process `\viterbi_tx_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1067$111'.
  created $adff cell `$procdff$1018' with positive edge clock and negative level reset.
Creating register for signal `\viterbi_tx_rx.\encoder_o_reg' using process `\viterbi_tx_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1067$111'.
  created $adff cell `$procdff$1019' with positive edge clock and negative level reset.
Creating register for signal `\viterbi_tx_rx.\enable_decoder_in' using process `\viterbi_tx_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1067$111'.
  created $adff cell `$procdff$1020' with positive edge clock and negative level reset.
Creating register for signal `\tbu.\pstate' using process `\tbu.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:856$96'.
  created $adff cell `$procdff$1021' with positive edge clock and negative level reset.
Creating register for signal `\tbu.\d_o' using process `\tbu.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:850$95'.
  created $dff cell `$procdff$1022' with positive edge clock.
Creating register for signal `\tbu.\wr_en' using process `\tbu.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:850$95'.
  created $dff cell `$procdff$1023' with positive edge clock.
Creating register for signal `\tbu.\selection_buf' using process `\tbu.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:850$95'.
  created $dff cell `$procdff$1024' with positive edge clock.
Creating register for signal `\mem.\d_o' using process `\mem.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:811$87'.
  created $dff cell `$procdff$1025' with positive edge clock.
Creating register for signal `\mem.$memwr$\mem$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:814$86_ADDR' using process `\mem.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:811$87'.
  created $dff cell `$procdff$1026' with positive edge clock.
Creating register for signal `\mem.$memwr$\mem$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:814$86_DATA' using process `\mem.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:811$87'.
  created $dff cell `$procdff$1027' with positive edge clock.
Creating register for signal `\mem.$memwr$\mem$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:814$86_EN' using process `\mem.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:811$87'.
  created $dff cell `$procdff$1028' with positive edge clock.
Creating register for signal `\mem_disp.\d_o' using process `\mem_disp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:785$78'.
  created $dff cell `$procdff$1029' with positive edge clock.
Creating register for signal `\mem_disp.$memwr$\mem$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:788$77_ADDR' using process `\mem_disp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:785$78'.
  created $dff cell `$procdff$1030' with positive edge clock.
Creating register for signal `\mem_disp.$memwr$\mem$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:788$77_DATA' using process `\mem_disp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:785$78'.
  created $dff cell `$procdff$1031' with positive edge clock.
Creating register for signal `\mem_disp.$memwr$\mem$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:788$77_EN' using process `\mem_disp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:785$78'.
  created $dff cell `$procdff$1032' with positive edge clock.
Creating register for signal `\encoder.\cstate' using process `\encoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:753$74'.
  created $adff cell `$procdff$1033' with positive edge clock and negative level reset.
Creating register for signal `\decoder.\decoder_o_reg' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:601$62'.
  created $dff cell `$procdff$1034' with positive edge clock.
Creating register for signal `\decoder.\mem_bank_buf_buf_buf_buf_buf' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:596$61'.
  created $dff cell `$procdff$1035' with positive edge clock.
Creating register for signal `\decoder.\mem_bank_buf_buf_buf_buf' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:593$60'.
  created $dff cell `$procdff$1036' with positive edge clock.
Creating register for signal `\decoder.\addr_disp_mem_0' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:576$59'.
  created $dff cell `$procdff$1037' with positive edge clock.
Creating register for signal `\decoder.\addr_disp_mem_1' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:576$59'.
  created $dff cell `$procdff$1038' with positive edge clock.
Creating register for signal `\decoder.\rd_mem_counter_disp' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:565$55'.
  created $dff cell `$procdff$1039' with positive edge clock.
Creating register for signal `\decoder.\wr_mem_counter_disp' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:555$51'.
  created $dff cell `$procdff$1040' with positive edge clock.
Creating register for signal `\decoder.\mem_bank_buf_buf_buf' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:552$50'.
  created $dff cell `$procdff$1041' with positive edge clock.
Creating register for signal `\decoder.\selection_tbu_0' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:450$49'.
  created $dff cell `$procdff$1042' with positive edge clock.
Creating register for signal `\decoder.\selection_tbu_1' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:450$49'.
  created $dff cell `$procdff$1043' with positive edge clock.
Creating register for signal `\decoder.\d_in_0_tbu_0' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:450$49'.
  created $dff cell `$procdff$1044' with positive edge clock.
Creating register for signal `\decoder.\d_in_1_tbu_0' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:450$49'.
  created $dff cell `$procdff$1045' with positive edge clock.
Creating register for signal `\decoder.\d_in_0_tbu_1' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:450$49'.
  created $dff cell `$procdff$1046' with positive edge clock.
Creating register for signal `\decoder.\d_in_1_tbu_1' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:450$49'.
  created $dff cell `$procdff$1047' with positive edge clock.
Creating register for signal `\decoder.\enable_tbu_1' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:438$46'.
  created $adff cell `$procdff$1048' with positive edge clock and negative level reset.
Creating register for signal `\decoder.\enable_tbu_0' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:426$43'.
  created $adff cell `$procdff$1049' with positive edge clock and negative level reset.
Creating register for signal `\decoder.\mem_bank_buf_buf' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:422$42'.
  created $dff cell `$procdff$1050' with positive edge clock.
Creating register for signal `\decoder.\mem_bank_buf' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:419$41'.
  created $dff cell `$procdff$1051' with positive edge clock.
Creating register for signal `\decoder.\addr_mem_A' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:324$40'.
  created $dff cell `$procdff$1052' with positive edge clock.
Creating register for signal `\decoder.\addr_mem_B' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:324$40'.
  created $dff cell `$procdff$1053' with positive edge clock.
Creating register for signal `\decoder.\addr_mem_C' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:324$40'.
  created $dff cell `$procdff$1054' with positive edge clock.
Creating register for signal `\decoder.\addr_mem_D' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:324$40'.
  created $dff cell `$procdff$1055' with positive edge clock.
Creating register for signal `\decoder.\wr_mem_A' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:324$40'.
  created $dff cell `$procdff$1056' with positive edge clock.
Creating register for signal `\decoder.\wr_mem_B' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:324$40'.
  created $dff cell `$procdff$1057' with positive edge clock.
Creating register for signal `\decoder.\wr_mem_C' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:324$40'.
  created $dff cell `$procdff$1058' with positive edge clock.
Creating register for signal `\decoder.\wr_mem_D' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:324$40'.
  created $dff cell `$procdff$1059' with positive edge clock.
Creating register for signal `\decoder.\d_in_mem_A' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:314$39'.
  created $dff cell `$procdff$1060' with positive edge clock.
Creating register for signal `\decoder.\d_in_mem_B' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:314$39'.
  created $dff cell `$procdff$1061' with positive edge clock.
Creating register for signal `\decoder.\d_in_mem_C' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:314$39'.
  created $dff cell `$procdff$1062' with positive edge clock.
Creating register for signal `\decoder.\d_in_mem_D' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:314$39'.
  created $dff cell `$procdff$1063' with positive edge clock.
Creating register for signal `\decoder.\mem_bank' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:303$35'.
  created $adff cell `$procdff$1064' with positive edge clock and negative level reset.
Creating register for signal `\decoder.\wr_mem_counter' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:292$31'.
  created $dff cell `$procdff$1067' with positive edge clock.
Creating register for signal `\decoder.\rd_mem_counter' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:292$31'.
  created $adff cell `$procdff$1068' with positive edge clock and negative level reset.
Creating register for signal `\decoder.\wr_mem_counter' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:282$27'.
  created $adff cell `$procdff$1069' with positive edge clock and negative level reset.
Creating register for signal `\decoder.\selection' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:216$9'.
  created $adff cell `$procdff$1070' with positive edge clock and negative level reset.
Creating register for signal `\decoder.\validity' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:216$9'.
  created $adff cell `$procdff$1071' with positive edge clock and negative level reset.
Creating register for signal `\decoder.\path_cost[0]' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:216$9'.
  created $adff cell `$procdff$1072' with positive edge clock and negative level reset.
Creating register for signal `\decoder.\path_cost[1]' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:216$9'.
  created $adff cell `$procdff$1073' with positive edge clock and negative level reset.
Creating register for signal `\decoder.\path_cost[2]' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:216$9'.
  created $adff cell `$procdff$1074' with positive edge clock and negative level reset.
Creating register for signal `\decoder.\path_cost[3]' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:216$9'.
  created $adff cell `$procdff$1075' with positive edge clock and negative level reset.
Creating register for signal `\decoder.\path_cost[4]' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:216$9'.
  created $adff cell `$procdff$1076' with positive edge clock and negative level reset.
Creating register for signal `\decoder.\path_cost[5]' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:216$9'.
  created $adff cell `$procdff$1077' with positive edge clock and negative level reset.
Creating register for signal `\decoder.\path_cost[6]' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:216$9'.
  created $adff cell `$procdff$1078' with positive edge clock and negative level reset.
Creating register for signal `\decoder.\path_cost[7]' using process `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:216$9'.
  created $adff cell `$procdff$1079' with positive edge clock and negative level reset.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\viterbi_tx_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1067$111'.
Removing empty process `viterbi_tx_rx.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1067$111'.
Found and cleaned up 25 empty switches in `\tbu.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:869$102'.
Removing empty process `tbu.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:869$102'.
Found and cleaned up 2 empty switches in `\tbu.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:856$96'.
Removing empty process `tbu.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:856$96'.
Removing empty process `tbu.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:850$95'.
Found and cleaned up 1 empty switch in `\mem.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:811$87'.
Removing empty process `mem.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:811$87'.
Found and cleaned up 1 empty switch in `\mem_disp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:785$78'.
Removing empty process `mem_disp.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:785$78'.
Found and cleaned up 1 empty switch in `\encoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:753$74'.
Removing empty process `encoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:753$74'.
Found and cleaned up 9 empty switches in `\encoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:640$65'.
Removing empty process `encoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:640$65'.
Found and cleaned up 1 empty switch in `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:601$62'.
Removing empty process `decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:601$62'.
Removing empty process `decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:596$61'.
Removing empty process `decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:593$60'.
Found and cleaned up 1 empty switch in `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:576$59'.
Removing empty process `decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:576$59'.
Found and cleaned up 2 empty switches in `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:565$55'.
Removing empty process `decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:565$55'.
Found and cleaned up 2 empty switches in `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:555$51'.
Removing empty process `decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:555$51'.
Removing empty process `decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:552$50'.
Found and cleaned up 1 empty switch in `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:450$49'.
Removing empty process `decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:450$49'.
Found and cleaned up 1 empty switch in `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:438$46'.
Removing empty process `decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:438$46'.
Found and cleaned up 1 empty switch in `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:426$43'.
Removing empty process `decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:426$43'.
Removing empty process `decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:422$42'.
Removing empty process `decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:419$41'.
Found and cleaned up 1 empty switch in `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:324$40'.
Removing empty process `decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:324$40'.
Removing empty process `decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:314$39'.
Found and cleaned up 1 empty switch in `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:303$35'.
Removing empty process `decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:303$35'.
Found and cleaned up 1 empty switch in `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:292$31'.
Removing empty process `decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:292$31'.
Found and cleaned up 1 empty switch in `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:282$27'.
Removing empty process `decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:282$27'.
Found and cleaned up 2 empty switches in `\decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:216$9'.
Removing empty process `decoder.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:216$9'.
Found and cleaned up 1 empty switch in `\ACS.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:35$6'.
Removing empty process `ACS.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:35$6'.
Cleaned up 56 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module viterbi_tx_rx.
<suppressed ~1 debug messages>
Optimizing module tbu.
<suppressed ~134 debug messages>
Optimizing module mem.
Optimizing module mem_disp.
Optimizing module encoder.
<suppressed ~32 debug messages>
Optimizing module decoder.
<suppressed ~45 debug messages>
Optimizing module ACS.
<suppressed ~3 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module viterbi_tx_rx.
Optimizing module tbu.
Optimizing module mem.
Optimizing module mem_disp.
Optimizing module encoder.
Optimizing module decoder.
Optimizing module ACS.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\viterbi_tx_rx'.
Finding identical cells in module `\tbu'.
<suppressed ~192 debug messages>
Finding identical cells in module `\mem'.
Finding identical cells in module `\mem_disp'.
Finding identical cells in module `\encoder'.
<suppressed ~93 debug messages>
Finding identical cells in module `\decoder'.
<suppressed ~195 debug messages>
Finding identical cells in module `\ACS'.
<suppressed ~12 debug messages>
Removed a total of 164 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \viterbi_tx_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tbu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$404.
    dead port 2/2 on $mux $procmux$392.
    dead port 2/2 on $mux $procmux$390.
    dead port 2/2 on $mux $procmux$368.
    dead port 2/2 on $mux $procmux$358.
    dead port 2/2 on $mux $procmux$348.
    dead port 1/2 on $mux $procmux$346.
    dead port 2/2 on $mux $procmux$335.
    dead port 2/2 on $mux $procmux$333.
    dead port 2/2 on $mux $procmux$313.
    dead port 2/2 on $mux $procmux$304.
    dead port 2/2 on $mux $procmux$295.
    dead port 1/2 on $mux $procmux$293.
    dead port 2/2 on $mux $procmux$283.
    dead port 2/2 on $mux $procmux$281.
    dead port 2/2 on $mux $procmux$263.
    dead port 2/2 on $mux $procmux$255.
    dead port 2/2 on $mux $procmux$493.
    dead port 2/2 on $mux $procmux$247.
    dead port 1/2 on $mux $procmux$245.
    dead port 2/2 on $mux $procmux$236.
    dead port 2/2 on $mux $procmux$234.
    dead port 2/2 on $mux $procmux$481.
    dead port 2/2 on $mux $procmux$218.
    dead port 2/2 on $mux $procmux$211.
    dead port 2/2 on $mux $procmux$204.
    dead port 2/2 on $mux $procmux$469.
    dead port 1/2 on $mux $procmux$202.
    dead port 2/2 on $mux $procmux$194.
    dead port 2/2 on $mux $procmux$192.
    dead port 1/2 on $mux $procmux$467.
    dead port 2/2 on $mux $procmux$178.
    dead port 2/2 on $mux $procmux$172.
    dead port 2/2 on $mux $procmux$166.
    dead port 2/2 on $mux $procmux$454.
    dead port 1/2 on $mux $procmux$164.
    dead port 2/2 on $mux $procmux$157.
    dead port 2/2 on $mux $procmux$155.
    dead port 2/2 on $mux $procmux$452.
    dead port 2/2 on $mux $procmux$143.
    dead port 2/2 on $mux $procmux$138.
    dead port 2/2 on $mux $procmux$133.
    dead port 1/2 on $mux $procmux$131.
    dead port 2/2 on $mux $procmux$125.
    dead port 2/2 on $mux $procmux$123.
    dead port 2/2 on $mux $procmux$428.
    dead port 2/2 on $mux $procmux$417.
    dead port 2/2 on $mux $procmux$406.
Running muxtree optimizer on module \mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_disp..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$639.
    dead port 2/2 on $mux $procmux$629.
    dead port 2/2 on $mux $procmux$620.
    dead port 2/2 on $mux $procmux$611.
    dead port 2/2 on $mux $procmux$603.
    dead port 2/2 on $mux $procmux$595.
    dead port 2/2 on $mux $procmux$695.
    dead port 2/2 on $mux $procmux$588.
    dead port 2/2 on $mux $procmux$581.
    dead port 2/2 on $mux $procmux$575.
    dead port 2/2 on $mux $procmux$683.
    dead port 2/2 on $mux $procmux$569.
    dead port 2/2 on $mux $procmux$564.
    dead port 2/2 on $mux $procmux$671.
    dead port 2/2 on $mux $procmux$660.
    dead port 2/2 on $mux $procmux$649.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ACS..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 64 multiplexer ports.
<suppressed ~50 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \viterbi_tx_rx.
  Optimizing cells in module \tbu.
    New ctrl vector for $pmux cell $procmux$516: { $procmux$532_CMP $procmux$531_CMP $procmux$530_CMP $procmux$529_CMP $procmux$528_CMP $procmux$527_CMP $procmux$526_CMP }
  Optimizing cells in module \tbu.
  Optimizing cells in module \mem.
    Consolidated identical input bits for $mux cell $procmux$541:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$541_Y
      New ports: A=1'0, B=1'1, Y=$procmux$541_Y [0]
      New connections: $procmux$541_Y [7:1] = { $procmux$541_Y [0] $procmux$541_Y [0] $procmux$541_Y [0] $procmux$541_Y [0] $procmux$541_Y [0] $procmux$541_Y [0] $procmux$541_Y [0] }
  Optimizing cells in module \mem.
  Optimizing cells in module \mem_disp.
  Optimizing cells in module \encoder.
  Optimizing cells in module \decoder.
    New ctrl vector for $pmux cell $procmux$801: { $procmux$805_CMP $procmux$803_CMP $auto$opt_reduce.cc:134:opt_mux$1083 }
    New ctrl vector for $pmux cell $procmux$796: { $procmux$804_CMP $auto$opt_reduce.cc:134:opt_mux$1085 $procmux$802_CMP }
    New ctrl vector for $pmux cell $procmux$791: { $procmux$805_CMP $procmux$803_CMP $auto$opt_reduce.cc:134:opt_mux$1087 }
    New ctrl vector for $pmux cell $procmux$786: { $procmux$804_CMP $auto$opt_reduce.cc:134:opt_mux$1089 $procmux$802_CMP }
    New ctrl vector for $pmux cell $procmux$781: { $procmux$805_CMP $auto$opt_reduce.cc:134:opt_mux$1091 }
    New ctrl vector for $pmux cell $procmux$776: { $procmux$804_CMP $auto$opt_reduce.cc:134:opt_mux$1093 }
    New ctrl vector for $pmux cell $procmux$771: { $procmux$803_CMP $auto$opt_reduce.cc:134:opt_mux$1095 }
    New ctrl vector for $pmux cell $procmux$766: { $auto$opt_reduce.cc:134:opt_mux$1097 $procmux$802_CMP }
    New ctrl vector for $pmux cell $procmux$755: { $auto$opt_reduce.cc:134:opt_mux$1101 $auto$opt_reduce.cc:134:opt_mux$1099 }
    New ctrl vector for $pmux cell $procmux$750: { $auto$opt_reduce.cc:134:opt_mux$1105 $auto$opt_reduce.cc:134:opt_mux$1103 }
    New ctrl vector for $pmux cell $procmux$745: { $auto$opt_reduce.cc:134:opt_mux$1109 $auto$opt_reduce.cc:134:opt_mux$1107 }
    New ctrl vector for $pmux cell $procmux$740: { $auto$opt_reduce.cc:134:opt_mux$1113 $auto$opt_reduce.cc:134:opt_mux$1111 }
    New ctrl vector for $pmux cell $procmux$735: { $auto$opt_reduce.cc:134:opt_mux$1117 $auto$opt_reduce.cc:134:opt_mux$1115 }
    New ctrl vector for $pmux cell $procmux$730: { $auto$opt_reduce.cc:134:opt_mux$1121 $auto$opt_reduce.cc:134:opt_mux$1119 }
  Optimizing cells in module \decoder.
  Optimizing cells in module \ACS.
    New ctrl vector for $pmux cell $procmux$875: { $procmux$879_CMP $auto$opt_reduce.cc:134:opt_mux$1123 }
    New ctrl vector for $pmux cell $procmux$880: { $procmux$883_CMP $auto$opt_reduce.cc:134:opt_mux$1125 $procmux$881_CMP }
  Optimizing cells in module \ACS.
Performed a total of 18 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\viterbi_tx_rx'.
Finding identical cells in module `\tbu'.
<suppressed ~21 debug messages>
Finding identical cells in module `\mem'.
Finding identical cells in module `\mem_disp'.
Finding identical cells in module `\encoder'.
<suppressed ~18 debug messages>
Finding identical cells in module `\decoder'.
<suppressed ~24 debug messages>
Finding identical cells in module `\ACS'.
Removed a total of 21 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1039 ($dff) from module decoder (D = $add$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:572$58_Y, Q = \rd_mem_counter_disp, rval = 10'1111111101).
Adding SRST signal on $procdff$1040 ($dff) from module decoder (D = $sub$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:562$54_Y, Q = \wr_mem_counter_disp, rval = 10'0000000010).
Adding EN signal on $procdff$1048 ($adff) from module decoder (D = 1'1, Q = \enable_tbu_1).
Adding EN signal on $procdff$1049 ($adff) from module decoder (D = 1'1, Q = \enable_tbu_0).
Adding EN signal on $procdff$1064 ($adff) from module decoder (D = $add$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:309$38_Y, Q = \mem_bank).
Adding EN signal on $procdff$1067 ($dff) from module decoder (D = 10'0000000000, Q = \wr_mem_counter).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$1131 ($dffe) from module decoder.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$1131 ($dffe) from module decoder.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$1131 ($dffe) from module decoder.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$1131 ($dffe) from module decoder.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$1131 ($dffe) from module decoder.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$1131 ($dffe) from module decoder.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$1131 ($dffe) from module decoder.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$1131 ($dffe) from module decoder.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$1131 ($dffe) from module decoder.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$1131 ($dffe) from module decoder.
Adding EN signal on $procdff$1068 ($adff) from module decoder (D = $sub$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:299$34_Y, Q = \rd_mem_counter).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \viterbi_tx_rx..
Finding unused cells or wires in module \tbu..
Finding unused cells or wires in module \mem..
Finding unused cells or wires in module \mem_disp..
Finding unused cells or wires in module \encoder..
Finding unused cells or wires in module \decoder..
Warning: Driver-driver conflict for \wr_mem_counter [9] between cell $procdff$1069.Q and constant 1'0 in decoder: Resolved using constant.
Warning: Driver-driver conflict for \wr_mem_counter [8] between cell $procdff$1069.Q and constant 1'0 in decoder: Resolved using constant.
Warning: Driver-driver conflict for \wr_mem_counter [7] between cell $procdff$1069.Q and constant 1'0 in decoder: Resolved using constant.
Warning: Driver-driver conflict for \wr_mem_counter [6] between cell $procdff$1069.Q and constant 1'0 in decoder: Resolved using constant.
Warning: Driver-driver conflict for \wr_mem_counter [5] between cell $procdff$1069.Q and constant 1'0 in decoder: Resolved using constant.
Warning: Driver-driver conflict for \wr_mem_counter [4] between cell $procdff$1069.Q and constant 1'0 in decoder: Resolved using constant.
Warning: Driver-driver conflict for \wr_mem_counter [3] between cell $procdff$1069.Q and constant 1'0 in decoder: Resolved using constant.
Warning: Driver-driver conflict for \wr_mem_counter [2] between cell $procdff$1069.Q and constant 1'0 in decoder: Resolved using constant.
Warning: Driver-driver conflict for \wr_mem_counter [1] between cell $procdff$1069.Q and constant 1'0 in decoder: Resolved using constant.
Warning: Driver-driver conflict for \wr_mem_counter [0] between cell $procdff$1069.Q and constant 1'0 in decoder: Resolved using constant.
Finding unused cells or wires in module \ACS..
Removed 28 unused cells and 598 unused wires.
<suppressed ~35 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ACS.
Optimizing module decoder.
<suppressed ~1 debug messages>
Optimizing module encoder.
Optimizing module mem.
Optimizing module mem_disp.
Optimizing module tbu.
Optimizing module viterbi_tx_rx.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ACS..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_disp..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tbu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \viterbi_tx_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ACS.
  Optimizing cells in module \decoder.
    New ctrl vector for $pmux cell $procmux$786: { $auto$opt_reduce.cc:134:opt_mux$1085 $auto$opt_reduce.cc:134:opt_mux$1138 }
    New ctrl vector for $pmux cell $procmux$791: { $auto$opt_reduce.cc:134:opt_mux$1140 $auto$opt_reduce.cc:134:opt_mux$1083 }
    New ctrl vector for $pmux cell $procmux$796: { $auto$opt_reduce.cc:134:opt_mux$1085 $auto$opt_reduce.cc:134:opt_mux$1142 }
    New ctrl vector for $pmux cell $procmux$801: { $auto$opt_reduce.cc:134:opt_mux$1144 $auto$opt_reduce.cc:134:opt_mux$1083 }
  Optimizing cells in module \decoder.
  Optimizing cells in module \encoder.
    New ctrl vector for $pmux cell $procmux$697: { $auto$opt_reduce.cc:134:opt_mux$1148 $auto$opt_reduce.cc:134:opt_mux$1146 }
  Optimizing cells in module \encoder.
  Optimizing cells in module \mem.
  Optimizing cells in module \mem_disp.
  Optimizing cells in module \tbu.
    New ctrl vector for $pmux cell $procmux$507: $auto$opt_reduce.cc:134:opt_mux$1150
  Optimizing cells in module \tbu.
  Optimizing cells in module \viterbi_tx_rx.
Performed a total of 6 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ACS'.
Finding identical cells in module `\decoder'.
<suppressed ~24 debug messages>
Finding identical cells in module `\encoder'.
Finding identical cells in module `\mem'.
Finding identical cells in module `\mem_disp'.
Finding identical cells in module `\tbu'.
Finding identical cells in module `\viterbi_tx_rx'.
Removed a total of 8 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$1130 ($adffe) from module decoder (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$1130 ($adffe) from module decoder.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$1130 ($adffe) from module decoder.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ACS..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \encoder..
Finding unused cells or wires in module \mem..
Finding unused cells or wires in module \mem_disp..
Finding unused cells or wires in module \tbu..
Finding unused cells or wires in module \viterbi_tx_rx..
Removed 1 unused cells and 8 unused wires.
<suppressed ~2 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ACS.
Optimizing module decoder.
<suppressed ~10 debug messages>
Optimizing module encoder.
Optimizing module mem.
Optimizing module mem_disp.
Optimizing module tbu.
Optimizing module viterbi_tx_rx.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ACS..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/3 on $pmux $procmux$766.
    dead port 3/3 on $pmux $procmux$766.
    dead port 2/3 on $pmux $procmux$771.
    dead port 3/3 on $pmux $procmux$771.
    dead port 2/3 on $pmux $procmux$776.
    dead port 3/3 on $pmux $procmux$776.
    dead port 1/3 on $pmux $procmux$781.
    dead port 3/3 on $pmux $procmux$781.
    dead port 1/3 on $pmux $procmux$786.
    dead port 3/3 on $pmux $procmux$786.
    dead port 1/3 on $pmux $procmux$791.
    dead port 3/3 on $pmux $procmux$791.
Running muxtree optimizer on module \encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_disp..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tbu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \viterbi_tx_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 12 multiplexer ports.
<suppressed ~40 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ACS.
  Optimizing cells in module \decoder.
  Optimizing cells in module \encoder.
  Optimizing cells in module \mem.
  Optimizing cells in module \mem_disp.
  Optimizing cells in module \tbu.
  Optimizing cells in module \viterbi_tx_rx.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ACS'.
Finding identical cells in module `\decoder'.
<suppressed ~6 debug messages>
Finding identical cells in module `\encoder'.
Finding identical cells in module `\mem'.
Finding identical cells in module `\mem_disp'.
Finding identical cells in module `\tbu'.
Finding identical cells in module `\viterbi_tx_rx'.
Removed a total of 2 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$1051 ($dff) from module decoder.
Setting constant 0-bit at position 1 on $procdff$1051 ($dff) from module decoder.

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ACS..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \encoder..
Finding unused cells or wires in module \mem..
Finding unused cells or wires in module \mem_disp..
Finding unused cells or wires in module \tbu..
Finding unused cells or wires in module \viterbi_tx_rx..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ACS.
Optimizing module decoder.
Optimizing module encoder.
Optimizing module mem.
Optimizing module mem_disp.
Optimizing module tbu.
Optimizing module viterbi_tx_rx.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ACS..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_disp..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tbu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \viterbi_tx_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ACS.
  Optimizing cells in module \decoder.
  Optimizing cells in module \encoder.
  Optimizing cells in module \mem.
  Optimizing cells in module \mem_disp.
  Optimizing cells in module \tbu.
  Optimizing cells in module \viterbi_tx_rx.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ACS'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\encoder'.
Finding identical cells in module `\mem'.
Finding identical cells in module `\mem_disp'.
Finding identical cells in module `\tbu'.
Finding identical cells in module `\viterbi_tx_rx'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$1057 ($dff) from module decoder.
Setting constant 1-bit at position 0 on $procdff$1056 ($dff) from module decoder.
Setting constant 0-bit at position 0 on $procdff$1052 ($dff) from module decoder.
Setting constant 0-bit at position 1 on $procdff$1052 ($dff) from module decoder.
Setting constant 0-bit at position 2 on $procdff$1052 ($dff) from module decoder.
Setting constant 0-bit at position 3 on $procdff$1052 ($dff) from module decoder.
Setting constant 0-bit at position 4 on $procdff$1052 ($dff) from module decoder.
Setting constant 0-bit at position 5 on $procdff$1052 ($dff) from module decoder.
Setting constant 0-bit at position 6 on $procdff$1052 ($dff) from module decoder.
Setting constant 0-bit at position 7 on $procdff$1052 ($dff) from module decoder.
Setting constant 0-bit at position 8 on $procdff$1052 ($dff) from module decoder.
Setting constant 0-bit at position 9 on $procdff$1052 ($dff) from module decoder.
Setting constant 0-bit at position 0 on $procdff$1050 ($dff) from module decoder.
Setting constant 0-bit at position 1 on $procdff$1050 ($dff) from module decoder.

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ACS..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \encoder..
Finding unused cells or wires in module \mem..
Finding unused cells or wires in module \mem_disp..
Finding unused cells or wires in module \tbu..
Finding unused cells or wires in module \viterbi_tx_rx..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module ACS.
Optimizing module decoder.
<suppressed ~10 debug messages>
Optimizing module encoder.
Optimizing module mem.
Optimizing module mem_disp.
Optimizing module tbu.
Optimizing module viterbi_tx_rx.

4.30. Rerunning OPT passes. (Maybe there is more to do..)

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ACS..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/3 on $pmux $procmux$730.
    dead port 3/3 on $pmux $procmux$730.
    dead port 1/3 on $pmux $procmux$735.
    dead port 3/3 on $pmux $procmux$735.
    dead port 2/3 on $pmux $procmux$740.
    dead port 3/3 on $pmux $procmux$740.
    dead port 2/3 on $pmux $procmux$745.
    dead port 3/3 on $pmux $procmux$745.
    dead port 1/3 on $pmux $procmux$750.
    dead port 3/3 on $pmux $procmux$750.
    dead port 1/3 on $pmux $procmux$755.
    dead port 3/3 on $pmux $procmux$755.
Running muxtree optimizer on module \encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_disp..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tbu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \viterbi_tx_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 12 multiplexer ports.
<suppressed ~34 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ACS.
  Optimizing cells in module \decoder.
  Optimizing cells in module \encoder.
  Optimizing cells in module \mem.
  Optimizing cells in module \mem_disp.
  Optimizing cells in module \tbu.
  Optimizing cells in module \viterbi_tx_rx.
Performed a total of 0 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ACS'.
Finding identical cells in module `\decoder'.
<suppressed ~9 debug messages>
Finding identical cells in module `\encoder'.
Finding identical cells in module `\mem'.
Finding identical cells in module `\mem_disp'.
Finding identical cells in module `\tbu'.
Finding identical cells in module `\viterbi_tx_rx'.
Removed a total of 3 cells.

4.34. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$1128 ($adffe) from module decoder (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$1128 ($adffe) from module decoder.
Setting constant 0-bit at position 0 on $procdff$1041 ($dff) from module decoder.

4.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ACS..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \encoder..
Finding unused cells or wires in module \mem..
Finding unused cells or wires in module \mem_disp..
Finding unused cells or wires in module \tbu..
Finding unused cells or wires in module \viterbi_tx_rx..
Removed 1 unused cells and 17 unused wires.
<suppressed ~3 debug messages>

4.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module ACS.
Optimizing module decoder.
<suppressed ~1 debug messages>
Optimizing module encoder.
Optimizing module mem.
Optimizing module mem_disp.
Optimizing module tbu.
Optimizing module viterbi_tx_rx.

4.37. Rerunning OPT passes. (Maybe there is more to do..)

4.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ACS..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/3 on $pmux $procmux$718.
    dead port 3/3 on $pmux $procmux$718.
    dead port 1/3 on $pmux $procmux$721.
    dead port 3/3 on $pmux $procmux$721.
Running muxtree optimizer on module \encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_disp..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tbu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \viterbi_tx_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 4 multiplexer ports.
<suppressed ~28 debug messages>

4.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ACS.
  Optimizing cells in module \decoder.
  Optimizing cells in module \encoder.
  Optimizing cells in module \mem.
  Optimizing cells in module \mem_disp.
  Optimizing cells in module \tbu.
  Optimizing cells in module \viterbi_tx_rx.
Performed a total of 0 changes.

4.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ACS'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\encoder'.
Finding identical cells in module `\mem'.
Finding identical cells in module `\mem_disp'.
Finding identical cells in module `\tbu'.
Finding identical cells in module `\viterbi_tx_rx'.
Removed a total of 0 cells.

4.41. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $procdff$1043 ($dff) from module decoder.
Setting constant 0-bit at position 0 on $procdff$1036 ($dff) from module decoder.

4.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ACS..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \encoder..
Finding unused cells or wires in module \mem..
Finding unused cells or wires in module \mem_disp..
Finding unused cells or wires in module \tbu..
Finding unused cells or wires in module \viterbi_tx_rx..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module ACS.
Optimizing module decoder.
Optimizing module encoder.
Optimizing module mem.
Optimizing module mem_disp.
Optimizing module tbu.
Optimizing module viterbi_tx_rx.

4.44. Rerunning OPT passes. (Maybe there is more to do..)

4.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ACS..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_disp..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tbu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \viterbi_tx_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

4.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ACS.
  Optimizing cells in module \decoder.
  Optimizing cells in module \encoder.
  Optimizing cells in module \mem.
  Optimizing cells in module \mem_disp.
  Optimizing cells in module \tbu.
  Optimizing cells in module \viterbi_tx_rx.
Performed a total of 0 changes.

4.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ACS'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\encoder'.
Finding identical cells in module `\mem'.
Finding identical cells in module `\mem_disp'.
Finding identical cells in module `\tbu'.
Finding identical cells in module `\viterbi_tx_rx'.
Removed a total of 0 cells.

4.48. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$1035 ($dff) from module decoder.

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ACS..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \encoder..
Finding unused cells or wires in module \mem..
Finding unused cells or wires in module \mem_disp..
Finding unused cells or wires in module \tbu..
Finding unused cells or wires in module \viterbi_tx_rx..

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module ACS.
Optimizing module decoder.
<suppressed ~1 debug messages>
Optimizing module encoder.
Optimizing module mem.
Optimizing module mem_disp.
Optimizing module tbu.
Optimizing module viterbi_tx_rx.

4.51. Rerunning OPT passes. (Maybe there is more to do..)

4.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ACS..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/3 on $pmux $procmux$715.
    dead port 3/3 on $pmux $procmux$715.
Running muxtree optimizer on module \encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_disp..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tbu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \viterbi_tx_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 2 multiplexer ports.
<suppressed ~26 debug messages>

4.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ACS.
  Optimizing cells in module \decoder.
  Optimizing cells in module \encoder.
  Optimizing cells in module \mem.
  Optimizing cells in module \mem_disp.
  Optimizing cells in module \tbu.
  Optimizing cells in module \viterbi_tx_rx.
Performed a total of 0 changes.

4.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ACS'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\encoder'.
Finding identical cells in module `\mem'.
Finding identical cells in module `\mem_disp'.
Finding identical cells in module `\tbu'.
Finding identical cells in module `\viterbi_tx_rx'.
Removed a total of 0 cells.

4.55. Executing OPT_DFF pass (perform DFF optimizations).

4.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ACS..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \encoder..
Finding unused cells or wires in module \mem..
Finding unused cells or wires in module \mem_disp..
Finding unused cells or wires in module \tbu..
Finding unused cells or wires in module \viterbi_tx_rx..
Removed 7 unused cells and 11 unused wires.
<suppressed ~16 debug messages>

4.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module ACS.
Optimizing module decoder.
Optimizing module encoder.
Optimizing module mem.
Optimizing module mem_disp.
Optimizing module tbu.
Optimizing module viterbi_tx_rx.

4.58. Rerunning OPT passes. (Maybe there is more to do..)

4.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ACS..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \decoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \encoder..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_disp..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \tbu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \viterbi_tx_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

4.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ACS.
  Optimizing cells in module \decoder.
  Optimizing cells in module \encoder.
  Optimizing cells in module \mem.
  Optimizing cells in module \mem_disp.
  Optimizing cells in module \tbu.
  Optimizing cells in module \viterbi_tx_rx.
Performed a total of 0 changes.

4.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ACS'.
Finding identical cells in module `\decoder'.
Finding identical cells in module `\encoder'.
Finding identical cells in module `\mem'.
Finding identical cells in module `\mem_disp'.
Finding identical cells in module `\tbu'.
Finding identical cells in module `\viterbi_tx_rx'.
Removed a total of 0 cells.

4.62. Executing OPT_DFF pass (perform DFF optimizations).

4.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ACS..
Finding unused cells or wires in module \decoder..
Finding unused cells or wires in module \encoder..
Finding unused cells or wires in module \mem..
Finding unused cells or wires in module \mem_disp..
Finding unused cells or wires in module \tbu..
Finding unused cells or wires in module \viterbi_tx_rx..

4.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module ACS.
Optimizing module decoder.
Optimizing module encoder.
Optimizing module mem.
Optimizing module mem_disp.
Optimizing module tbu.
Optimizing module viterbi_tx_rx.

4.65. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== ACS ===

   Number of wires:                 20
   Number of wire bits:             64
   Number of public wires:          11
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                            2
     $eq                             3
     $gt                             1
     $logic_not                      1
     $mux                            3
     $pmux                           2
     $reduce_or                      2

=== decoder ===

   Number of wires:                128
   Number of wire bits:            623
   Number of public wires:          93
   Number of public wire bits:     388
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $add                            1
     $adff                          10
     $adffe                          1
     $and                            8
     $dff                            6
     $logic_and                      7
     $mux                           18
     $sdff                           1
     $sub                            1
     ACS                             8
     bmc000                          1
     bmc001                          1
     bmc010                          1
     bmc011                          1
     bmc100                          1
     bmc101                          1
     bmc110                          1
     bmc111                          1
     mem                             2
     mem_disp                        1
     tbu                             1

=== encoder ===

   Number of wires:                 30
   Number of wire bits:             56
   Number of public wires:           9
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     $adff                           1
     $eq                             7
     $logic_not                      1
     $mux                           12
     $pmux                           2
     $reduce_or                      2

=== mem ===

   Number of wires:                  9
   Number of wire bits:             62
   Number of public wires:           5
   Number of public wire bits:      28
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== mem_disp ===

   Number of wires:                  9
   Number of wire bits:             27
   Number of public wires:           5
   Number of public wire bits:      14
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== tbu ===

   Number of wires:                 85
   Number of wire bits:            155
   Number of public wires:          13
   Number of public wire bits:      31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     $adff                           1
     $and                           16
     $dff                            3
     $dlatch                         1
     $eq                             7
     $logic_and                      1
     $logic_not                      1
     $mux                           12
     $not                           17
     $pmux                          18
     $reduce_or                      2

=== viterbi_tx_rx ===

   Number of wires:                 14
   Number of wire bits:             23
   Number of public wires:          10
   Number of public wire bits:      15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                            1
     $adff                           3
     $eq                             1
     $mux                            1
     $not                            1
     decoder                         1
     encoder                         1

=== design hierarchy ===

   viterbi_tx_rx                     1
     decoder                         1
       ACS                           8
       mem                           2
       mem_disp                      1
       tbu                           1
     encoder                         1

   Number of wires:                444
   Number of wire bits:           1520
   Number of public wires:         228
   Number of public wire bits:     903
   Number of memories:               3
   Number of memory bits:        17408
   Number of processes:              0
   Number of cells:                302
     $add                           18
     $adff                          15
     $adffe                          1
     $and                           24
     $dff                           12
     $dlatch                         1
     $eq                            39
     $gt                             8
     $logic_and                      8
     $logic_not                     10
     $memrd                          3
     $memwr_v2                       3
     $mux                           76
     $not                           18
     $pmux                          36
     $reduce_or                     20
     $sdff                           1
     $sub                            1
     bmc000                          1
     bmc001                          1
     bmc010                          1
     bmc011                          1
     bmc100                          1
     bmc101                          1
     bmc110                          1
     bmc111                          1

Warnings: 13 unique messages, 13 total
End of script. Logfile hash: eca48cd0e0, CPU: user 0.44s system 0.00s, MEM: 15.55 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 27% 11x opt_expr (0 sec), 15% 10x opt_merge (0 sec), ...
