#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1abb020 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1aff0b0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1ab9350 .functor NOT 1, L_0x1b33910, C4<0>, C4<0>, C4<0>;
L_0x1b33620 .functor XOR 8, L_0x1b333c0, L_0x1b33580, C4<00000000>, C4<00000000>;
L_0x1b33800 .functor XOR 8, L_0x1b33620, L_0x1b33730, C4<00000000>, C4<00000000>;
v0x1b30fa0_0 .net *"_ivl_10", 7 0, L_0x1b33730;  1 drivers
v0x1b310a0_0 .net *"_ivl_12", 7 0, L_0x1b33800;  1 drivers
v0x1b31180_0 .net *"_ivl_2", 7 0, L_0x1b33320;  1 drivers
v0x1b31240_0 .net *"_ivl_4", 7 0, L_0x1b333c0;  1 drivers
v0x1b31320_0 .net *"_ivl_6", 7 0, L_0x1b33580;  1 drivers
v0x1b31450_0 .net *"_ivl_8", 7 0, L_0x1b33620;  1 drivers
v0x1b31530_0 .net "areset", 0 0, L_0x1ab9760;  1 drivers
v0x1b315d0_0 .var "clk", 0 0;
v0x1b31670_0 .net "predict_history_dut", 6 0, v0x1b301c0_0;  1 drivers
v0x1b317c0_0 .net "predict_history_ref", 6 0, L_0x1b33190;  1 drivers
v0x1b31860_0 .net "predict_pc", 6 0, L_0x1b32420;  1 drivers
v0x1b31900_0 .net "predict_taken_dut", 0 0, v0x1b30490_0;  1 drivers
v0x1b319a0_0 .net "predict_taken_ref", 0 0, L_0x1b32fd0;  1 drivers
v0x1b31a40_0 .net "predict_valid", 0 0, v0x1b2d770_0;  1 drivers
v0x1b31ae0_0 .var/2u "stats1", 223 0;
v0x1b31b80_0 .var/2u "strobe", 0 0;
v0x1b31c40_0 .net "tb_match", 0 0, L_0x1b33910;  1 drivers
v0x1b31df0_0 .net "tb_mismatch", 0 0, L_0x1ab9350;  1 drivers
v0x1b31e90_0 .net "train_history", 6 0, L_0x1b329d0;  1 drivers
v0x1b31f50_0 .net "train_mispredicted", 0 0, L_0x1b32870;  1 drivers
v0x1b31ff0_0 .net "train_pc", 6 0, L_0x1b32b60;  1 drivers
v0x1b320b0_0 .net "train_taken", 0 0, L_0x1b32650;  1 drivers
v0x1b32150_0 .net "train_valid", 0 0, v0x1b2e0f0_0;  1 drivers
v0x1b321f0_0 .net "wavedrom_enable", 0 0, v0x1b2e1c0_0;  1 drivers
v0x1b32290_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1b2e260_0;  1 drivers
v0x1b32330_0 .net "wavedrom_title", 511 0, v0x1b2e340_0;  1 drivers
L_0x1b33320 .concat [ 7 1 0 0], L_0x1b33190, L_0x1b32fd0;
L_0x1b333c0 .concat [ 7 1 0 0], L_0x1b33190, L_0x1b32fd0;
L_0x1b33580 .concat [ 7 1 0 0], v0x1b301c0_0, v0x1b30490_0;
L_0x1b33730 .concat [ 7 1 0 0], L_0x1b33190, L_0x1b32fd0;
L_0x1b33910 .cmp/eeq 8, L_0x1b33320, L_0x1b33800;
S_0x1ab86d0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1aff0b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1b078a0 .param/l "LNT" 0 3 22, C4<01>;
P_0x1b078e0 .param/l "LT" 0 3 22, C4<10>;
P_0x1b07920 .param/l "SNT" 0 3 22, C4<00>;
P_0x1b07960 .param/l "ST" 0 3 22, C4<11>;
P_0x1b079a0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1ab9c40 .functor XOR 7, v0x1b2b910_0, L_0x1b32420, C4<0000000>, C4<0000000>;
L_0x1ae58e0 .functor XOR 7, L_0x1b329d0, L_0x1b32b60, C4<0000000>, C4<0000000>;
v0x1af82f0_0 .net *"_ivl_11", 0 0, L_0x1b32ee0;  1 drivers
L_0x7f9168fcf1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1af85c0_0 .net *"_ivl_12", 0 0, L_0x7f9168fcf1c8;  1 drivers
L_0x7f9168fcf210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1ab93c0_0 .net *"_ivl_16", 6 0, L_0x7f9168fcf210;  1 drivers
v0x1ab9600_0 .net *"_ivl_4", 1 0, L_0x1b32cf0;  1 drivers
v0x1ab97d0_0 .net *"_ivl_6", 8 0, L_0x1b32df0;  1 drivers
L_0x7f9168fcf180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1ab9d30_0 .net *"_ivl_9", 1 0, L_0x7f9168fcf180;  1 drivers
v0x1b2b5f0_0 .net "areset", 0 0, L_0x1ab9760;  alias, 1 drivers
v0x1b2b6b0_0 .net "clk", 0 0, v0x1b315d0_0;  1 drivers
v0x1b2b770 .array "pht", 0 127, 1 0;
v0x1b2b830_0 .net "predict_history", 6 0, L_0x1b33190;  alias, 1 drivers
v0x1b2b910_0 .var "predict_history_r", 6 0;
v0x1b2b9f0_0 .net "predict_index", 6 0, L_0x1ab9c40;  1 drivers
v0x1b2bad0_0 .net "predict_pc", 6 0, L_0x1b32420;  alias, 1 drivers
v0x1b2bbb0_0 .net "predict_taken", 0 0, L_0x1b32fd0;  alias, 1 drivers
v0x1b2bc70_0 .net "predict_valid", 0 0, v0x1b2d770_0;  alias, 1 drivers
v0x1b2bd30_0 .net "train_history", 6 0, L_0x1b329d0;  alias, 1 drivers
v0x1b2be10_0 .net "train_index", 6 0, L_0x1ae58e0;  1 drivers
v0x1b2bef0_0 .net "train_mispredicted", 0 0, L_0x1b32870;  alias, 1 drivers
v0x1b2bfb0_0 .net "train_pc", 6 0, L_0x1b32b60;  alias, 1 drivers
v0x1b2c090_0 .net "train_taken", 0 0, L_0x1b32650;  alias, 1 drivers
v0x1b2c150_0 .net "train_valid", 0 0, v0x1b2e0f0_0;  alias, 1 drivers
E_0x1acb170 .event posedge, v0x1b2b5f0_0, v0x1b2b6b0_0;
L_0x1b32cf0 .array/port v0x1b2b770, L_0x1b32df0;
L_0x1b32df0 .concat [ 7 2 0 0], L_0x1ab9c40, L_0x7f9168fcf180;
L_0x1b32ee0 .part L_0x1b32cf0, 1, 1;
L_0x1b32fd0 .functor MUXZ 1, L_0x7f9168fcf1c8, L_0x1b32ee0, v0x1b2d770_0, C4<>;
L_0x1b33190 .functor MUXZ 7, L_0x7f9168fcf210, v0x1b2b910_0, v0x1b2d770_0, C4<>;
S_0x1abd090 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x1ab86d0;
 .timescale -12 -12;
v0x1af7ed0_0 .var/i "i", 31 0;
S_0x1b2c370 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1aff0b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1b2c520 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1ab9760 .functor BUFZ 1, v0x1b2d840_0, C4<0>, C4<0>, C4<0>;
L_0x7f9168fcf0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b2d000_0 .net *"_ivl_10", 0 0, L_0x7f9168fcf0a8;  1 drivers
L_0x7f9168fcf0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1b2d0e0_0 .net *"_ivl_14", 6 0, L_0x7f9168fcf0f0;  1 drivers
L_0x7f9168fcf138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1b2d1c0_0 .net *"_ivl_18", 6 0, L_0x7f9168fcf138;  1 drivers
L_0x7f9168fcf018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1b2d280_0 .net *"_ivl_2", 6 0, L_0x7f9168fcf018;  1 drivers
L_0x7f9168fcf060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b2d360_0 .net *"_ivl_6", 0 0, L_0x7f9168fcf060;  1 drivers
v0x1b2d490_0 .net "areset", 0 0, L_0x1ab9760;  alias, 1 drivers
v0x1b2d530_0 .net "clk", 0 0, v0x1b315d0_0;  alias, 1 drivers
v0x1b2d600_0 .net "predict_pc", 6 0, L_0x1b32420;  alias, 1 drivers
v0x1b2d6d0_0 .var "predict_pc_r", 6 0;
v0x1b2d770_0 .var "predict_valid", 0 0;
v0x1b2d840_0 .var "reset", 0 0;
v0x1b2d8e0_0 .net "tb_match", 0 0, L_0x1b33910;  alias, 1 drivers
v0x1b2d9a0_0 .net "train_history", 6 0, L_0x1b329d0;  alias, 1 drivers
v0x1b2da90_0 .var "train_history_r", 6 0;
v0x1b2db50_0 .net "train_mispredicted", 0 0, L_0x1b32870;  alias, 1 drivers
v0x1b2dc20_0 .var "train_mispredicted_r", 0 0;
v0x1b2dcc0_0 .net "train_pc", 6 0, L_0x1b32b60;  alias, 1 drivers
v0x1b2dec0_0 .var "train_pc_r", 6 0;
v0x1b2df80_0 .net "train_taken", 0 0, L_0x1b32650;  alias, 1 drivers
v0x1b2e050_0 .var "train_taken_r", 0 0;
v0x1b2e0f0_0 .var "train_valid", 0 0;
v0x1b2e1c0_0 .var "wavedrom_enable", 0 0;
v0x1b2e260_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1b2e340_0 .var "wavedrom_title", 511 0;
E_0x1aca610/0 .event negedge, v0x1b2b6b0_0;
E_0x1aca610/1 .event posedge, v0x1b2b6b0_0;
E_0x1aca610 .event/or E_0x1aca610/0, E_0x1aca610/1;
L_0x1b32420 .functor MUXZ 7, L_0x7f9168fcf018, v0x1b2d6d0_0, v0x1b2d770_0, C4<>;
L_0x1b32650 .functor MUXZ 1, L_0x7f9168fcf060, v0x1b2e050_0, v0x1b2e0f0_0, C4<>;
L_0x1b32870 .functor MUXZ 1, L_0x7f9168fcf0a8, v0x1b2dc20_0, v0x1b2e0f0_0, C4<>;
L_0x1b329d0 .functor MUXZ 7, L_0x7f9168fcf0f0, v0x1b2da90_0, v0x1b2e0f0_0, C4<>;
L_0x1b32b60 .functor MUXZ 7, L_0x7f9168fcf138, v0x1b2dec0_0, v0x1b2e0f0_0, C4<>;
S_0x1b2c5e0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1b2c370;
 .timescale -12 -12;
v0x1b2c840_0 .var/2u "arfail", 0 0;
v0x1b2c920_0 .var "async", 0 0;
v0x1b2c9e0_0 .var/2u "datafail", 0 0;
v0x1b2ca80_0 .var/2u "srfail", 0 0;
E_0x1aca3c0 .event posedge, v0x1b2b6b0_0;
E_0x1aab9f0 .event negedge, v0x1b2b6b0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1aca3c0;
    %wait E_0x1aca3c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2d840_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1aca3c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1aab9f0;
    %load/vec4 v0x1b2d8e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1b2c9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2d840_0, 0;
    %wait E_0x1aca3c0;
    %load/vec4 v0x1b2d8e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1b2c840_0, 0, 1;
    %wait E_0x1aca3c0;
    %load/vec4 v0x1b2d8e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1b2ca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2d840_0, 0;
    %load/vec4 v0x1b2ca80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1b2c840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1b2c920_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1b2c9e0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1b2c920_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1b2cb40 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1b2c370;
 .timescale -12 -12;
v0x1b2cd40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b2ce20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1b2c370;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b2e5c0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1aff0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x1ad44f0 .functor XOR 7, L_0x1b32420, v0x1b2fff0_0, C4<0000000>, C4<0000000>;
L_0x1b0ad30 .functor XOR 7, L_0x1b32b60, L_0x1b329d0, C4<0000000>, C4<0000000>;
v0x1b2ed10 .array "PHT", 127 0, 1 0;
v0x1b2fdf0_0 .net "areset", 0 0, L_0x1ab9760;  alias, 1 drivers
v0x1b2ff00_0 .net "clk", 0 0, v0x1b315d0_0;  alias, 1 drivers
v0x1b2fff0_0 .var "global_history", 6 0;
v0x1b30090_0 .var/i "i", 31 0;
v0x1b301c0_0 .var "predict_history", 6 0;
v0x1b302a0_0 .net "predict_index", 6 0, L_0x1ad44f0;  1 drivers
v0x1b30380_0 .net "predict_pc", 6 0, L_0x1b32420;  alias, 1 drivers
v0x1b30490_0 .var "predict_taken", 0 0;
v0x1b30550_0 .net "predict_valid", 0 0, v0x1b2d770_0;  alias, 1 drivers
v0x1b305f0_0 .net "train_history", 6 0, L_0x1b329d0;  alias, 1 drivers
v0x1b30700_0 .net "train_index", 6 0, L_0x1b0ad30;  1 drivers
v0x1b307e0_0 .net "train_mispredicted", 0 0, L_0x1b32870;  alias, 1 drivers
v0x1b308d0_0 .net "train_pc", 6 0, L_0x1b32b60;  alias, 1 drivers
v0x1b309e0_0 .net "train_taken", 0 0, L_0x1b32650;  alias, 1 drivers
v0x1b30ad0_0 .net "train_valid", 0 0, v0x1b2e0f0_0;  alias, 1 drivers
v0x1b2ed10_0 .array/port v0x1b2ed10, 0;
E_0x1b11790/0 .event anyedge, v0x1b2bc70_0, v0x1b2fff0_0, v0x1b302a0_0, v0x1b2ed10_0;
v0x1b2ed10_1 .array/port v0x1b2ed10, 1;
v0x1b2ed10_2 .array/port v0x1b2ed10, 2;
v0x1b2ed10_3 .array/port v0x1b2ed10, 3;
v0x1b2ed10_4 .array/port v0x1b2ed10, 4;
E_0x1b11790/1 .event anyedge, v0x1b2ed10_1, v0x1b2ed10_2, v0x1b2ed10_3, v0x1b2ed10_4;
v0x1b2ed10_5 .array/port v0x1b2ed10, 5;
v0x1b2ed10_6 .array/port v0x1b2ed10, 6;
v0x1b2ed10_7 .array/port v0x1b2ed10, 7;
v0x1b2ed10_8 .array/port v0x1b2ed10, 8;
E_0x1b11790/2 .event anyedge, v0x1b2ed10_5, v0x1b2ed10_6, v0x1b2ed10_7, v0x1b2ed10_8;
v0x1b2ed10_9 .array/port v0x1b2ed10, 9;
v0x1b2ed10_10 .array/port v0x1b2ed10, 10;
v0x1b2ed10_11 .array/port v0x1b2ed10, 11;
v0x1b2ed10_12 .array/port v0x1b2ed10, 12;
E_0x1b11790/3 .event anyedge, v0x1b2ed10_9, v0x1b2ed10_10, v0x1b2ed10_11, v0x1b2ed10_12;
v0x1b2ed10_13 .array/port v0x1b2ed10, 13;
v0x1b2ed10_14 .array/port v0x1b2ed10, 14;
v0x1b2ed10_15 .array/port v0x1b2ed10, 15;
v0x1b2ed10_16 .array/port v0x1b2ed10, 16;
E_0x1b11790/4 .event anyedge, v0x1b2ed10_13, v0x1b2ed10_14, v0x1b2ed10_15, v0x1b2ed10_16;
v0x1b2ed10_17 .array/port v0x1b2ed10, 17;
v0x1b2ed10_18 .array/port v0x1b2ed10, 18;
v0x1b2ed10_19 .array/port v0x1b2ed10, 19;
v0x1b2ed10_20 .array/port v0x1b2ed10, 20;
E_0x1b11790/5 .event anyedge, v0x1b2ed10_17, v0x1b2ed10_18, v0x1b2ed10_19, v0x1b2ed10_20;
v0x1b2ed10_21 .array/port v0x1b2ed10, 21;
v0x1b2ed10_22 .array/port v0x1b2ed10, 22;
v0x1b2ed10_23 .array/port v0x1b2ed10, 23;
v0x1b2ed10_24 .array/port v0x1b2ed10, 24;
E_0x1b11790/6 .event anyedge, v0x1b2ed10_21, v0x1b2ed10_22, v0x1b2ed10_23, v0x1b2ed10_24;
v0x1b2ed10_25 .array/port v0x1b2ed10, 25;
v0x1b2ed10_26 .array/port v0x1b2ed10, 26;
v0x1b2ed10_27 .array/port v0x1b2ed10, 27;
v0x1b2ed10_28 .array/port v0x1b2ed10, 28;
E_0x1b11790/7 .event anyedge, v0x1b2ed10_25, v0x1b2ed10_26, v0x1b2ed10_27, v0x1b2ed10_28;
v0x1b2ed10_29 .array/port v0x1b2ed10, 29;
v0x1b2ed10_30 .array/port v0x1b2ed10, 30;
v0x1b2ed10_31 .array/port v0x1b2ed10, 31;
v0x1b2ed10_32 .array/port v0x1b2ed10, 32;
E_0x1b11790/8 .event anyedge, v0x1b2ed10_29, v0x1b2ed10_30, v0x1b2ed10_31, v0x1b2ed10_32;
v0x1b2ed10_33 .array/port v0x1b2ed10, 33;
v0x1b2ed10_34 .array/port v0x1b2ed10, 34;
v0x1b2ed10_35 .array/port v0x1b2ed10, 35;
v0x1b2ed10_36 .array/port v0x1b2ed10, 36;
E_0x1b11790/9 .event anyedge, v0x1b2ed10_33, v0x1b2ed10_34, v0x1b2ed10_35, v0x1b2ed10_36;
v0x1b2ed10_37 .array/port v0x1b2ed10, 37;
v0x1b2ed10_38 .array/port v0x1b2ed10, 38;
v0x1b2ed10_39 .array/port v0x1b2ed10, 39;
v0x1b2ed10_40 .array/port v0x1b2ed10, 40;
E_0x1b11790/10 .event anyedge, v0x1b2ed10_37, v0x1b2ed10_38, v0x1b2ed10_39, v0x1b2ed10_40;
v0x1b2ed10_41 .array/port v0x1b2ed10, 41;
v0x1b2ed10_42 .array/port v0x1b2ed10, 42;
v0x1b2ed10_43 .array/port v0x1b2ed10, 43;
v0x1b2ed10_44 .array/port v0x1b2ed10, 44;
E_0x1b11790/11 .event anyedge, v0x1b2ed10_41, v0x1b2ed10_42, v0x1b2ed10_43, v0x1b2ed10_44;
v0x1b2ed10_45 .array/port v0x1b2ed10, 45;
v0x1b2ed10_46 .array/port v0x1b2ed10, 46;
v0x1b2ed10_47 .array/port v0x1b2ed10, 47;
v0x1b2ed10_48 .array/port v0x1b2ed10, 48;
E_0x1b11790/12 .event anyedge, v0x1b2ed10_45, v0x1b2ed10_46, v0x1b2ed10_47, v0x1b2ed10_48;
v0x1b2ed10_49 .array/port v0x1b2ed10, 49;
v0x1b2ed10_50 .array/port v0x1b2ed10, 50;
v0x1b2ed10_51 .array/port v0x1b2ed10, 51;
v0x1b2ed10_52 .array/port v0x1b2ed10, 52;
E_0x1b11790/13 .event anyedge, v0x1b2ed10_49, v0x1b2ed10_50, v0x1b2ed10_51, v0x1b2ed10_52;
v0x1b2ed10_53 .array/port v0x1b2ed10, 53;
v0x1b2ed10_54 .array/port v0x1b2ed10, 54;
v0x1b2ed10_55 .array/port v0x1b2ed10, 55;
v0x1b2ed10_56 .array/port v0x1b2ed10, 56;
E_0x1b11790/14 .event anyedge, v0x1b2ed10_53, v0x1b2ed10_54, v0x1b2ed10_55, v0x1b2ed10_56;
v0x1b2ed10_57 .array/port v0x1b2ed10, 57;
v0x1b2ed10_58 .array/port v0x1b2ed10, 58;
v0x1b2ed10_59 .array/port v0x1b2ed10, 59;
v0x1b2ed10_60 .array/port v0x1b2ed10, 60;
E_0x1b11790/15 .event anyedge, v0x1b2ed10_57, v0x1b2ed10_58, v0x1b2ed10_59, v0x1b2ed10_60;
v0x1b2ed10_61 .array/port v0x1b2ed10, 61;
v0x1b2ed10_62 .array/port v0x1b2ed10, 62;
v0x1b2ed10_63 .array/port v0x1b2ed10, 63;
v0x1b2ed10_64 .array/port v0x1b2ed10, 64;
E_0x1b11790/16 .event anyedge, v0x1b2ed10_61, v0x1b2ed10_62, v0x1b2ed10_63, v0x1b2ed10_64;
v0x1b2ed10_65 .array/port v0x1b2ed10, 65;
v0x1b2ed10_66 .array/port v0x1b2ed10, 66;
v0x1b2ed10_67 .array/port v0x1b2ed10, 67;
v0x1b2ed10_68 .array/port v0x1b2ed10, 68;
E_0x1b11790/17 .event anyedge, v0x1b2ed10_65, v0x1b2ed10_66, v0x1b2ed10_67, v0x1b2ed10_68;
v0x1b2ed10_69 .array/port v0x1b2ed10, 69;
v0x1b2ed10_70 .array/port v0x1b2ed10, 70;
v0x1b2ed10_71 .array/port v0x1b2ed10, 71;
v0x1b2ed10_72 .array/port v0x1b2ed10, 72;
E_0x1b11790/18 .event anyedge, v0x1b2ed10_69, v0x1b2ed10_70, v0x1b2ed10_71, v0x1b2ed10_72;
v0x1b2ed10_73 .array/port v0x1b2ed10, 73;
v0x1b2ed10_74 .array/port v0x1b2ed10, 74;
v0x1b2ed10_75 .array/port v0x1b2ed10, 75;
v0x1b2ed10_76 .array/port v0x1b2ed10, 76;
E_0x1b11790/19 .event anyedge, v0x1b2ed10_73, v0x1b2ed10_74, v0x1b2ed10_75, v0x1b2ed10_76;
v0x1b2ed10_77 .array/port v0x1b2ed10, 77;
v0x1b2ed10_78 .array/port v0x1b2ed10, 78;
v0x1b2ed10_79 .array/port v0x1b2ed10, 79;
v0x1b2ed10_80 .array/port v0x1b2ed10, 80;
E_0x1b11790/20 .event anyedge, v0x1b2ed10_77, v0x1b2ed10_78, v0x1b2ed10_79, v0x1b2ed10_80;
v0x1b2ed10_81 .array/port v0x1b2ed10, 81;
v0x1b2ed10_82 .array/port v0x1b2ed10, 82;
v0x1b2ed10_83 .array/port v0x1b2ed10, 83;
v0x1b2ed10_84 .array/port v0x1b2ed10, 84;
E_0x1b11790/21 .event anyedge, v0x1b2ed10_81, v0x1b2ed10_82, v0x1b2ed10_83, v0x1b2ed10_84;
v0x1b2ed10_85 .array/port v0x1b2ed10, 85;
v0x1b2ed10_86 .array/port v0x1b2ed10, 86;
v0x1b2ed10_87 .array/port v0x1b2ed10, 87;
v0x1b2ed10_88 .array/port v0x1b2ed10, 88;
E_0x1b11790/22 .event anyedge, v0x1b2ed10_85, v0x1b2ed10_86, v0x1b2ed10_87, v0x1b2ed10_88;
v0x1b2ed10_89 .array/port v0x1b2ed10, 89;
v0x1b2ed10_90 .array/port v0x1b2ed10, 90;
v0x1b2ed10_91 .array/port v0x1b2ed10, 91;
v0x1b2ed10_92 .array/port v0x1b2ed10, 92;
E_0x1b11790/23 .event anyedge, v0x1b2ed10_89, v0x1b2ed10_90, v0x1b2ed10_91, v0x1b2ed10_92;
v0x1b2ed10_93 .array/port v0x1b2ed10, 93;
v0x1b2ed10_94 .array/port v0x1b2ed10, 94;
v0x1b2ed10_95 .array/port v0x1b2ed10, 95;
v0x1b2ed10_96 .array/port v0x1b2ed10, 96;
E_0x1b11790/24 .event anyedge, v0x1b2ed10_93, v0x1b2ed10_94, v0x1b2ed10_95, v0x1b2ed10_96;
v0x1b2ed10_97 .array/port v0x1b2ed10, 97;
v0x1b2ed10_98 .array/port v0x1b2ed10, 98;
v0x1b2ed10_99 .array/port v0x1b2ed10, 99;
v0x1b2ed10_100 .array/port v0x1b2ed10, 100;
E_0x1b11790/25 .event anyedge, v0x1b2ed10_97, v0x1b2ed10_98, v0x1b2ed10_99, v0x1b2ed10_100;
v0x1b2ed10_101 .array/port v0x1b2ed10, 101;
v0x1b2ed10_102 .array/port v0x1b2ed10, 102;
v0x1b2ed10_103 .array/port v0x1b2ed10, 103;
v0x1b2ed10_104 .array/port v0x1b2ed10, 104;
E_0x1b11790/26 .event anyedge, v0x1b2ed10_101, v0x1b2ed10_102, v0x1b2ed10_103, v0x1b2ed10_104;
v0x1b2ed10_105 .array/port v0x1b2ed10, 105;
v0x1b2ed10_106 .array/port v0x1b2ed10, 106;
v0x1b2ed10_107 .array/port v0x1b2ed10, 107;
v0x1b2ed10_108 .array/port v0x1b2ed10, 108;
E_0x1b11790/27 .event anyedge, v0x1b2ed10_105, v0x1b2ed10_106, v0x1b2ed10_107, v0x1b2ed10_108;
v0x1b2ed10_109 .array/port v0x1b2ed10, 109;
v0x1b2ed10_110 .array/port v0x1b2ed10, 110;
v0x1b2ed10_111 .array/port v0x1b2ed10, 111;
v0x1b2ed10_112 .array/port v0x1b2ed10, 112;
E_0x1b11790/28 .event anyedge, v0x1b2ed10_109, v0x1b2ed10_110, v0x1b2ed10_111, v0x1b2ed10_112;
v0x1b2ed10_113 .array/port v0x1b2ed10, 113;
v0x1b2ed10_114 .array/port v0x1b2ed10, 114;
v0x1b2ed10_115 .array/port v0x1b2ed10, 115;
v0x1b2ed10_116 .array/port v0x1b2ed10, 116;
E_0x1b11790/29 .event anyedge, v0x1b2ed10_113, v0x1b2ed10_114, v0x1b2ed10_115, v0x1b2ed10_116;
v0x1b2ed10_117 .array/port v0x1b2ed10, 117;
v0x1b2ed10_118 .array/port v0x1b2ed10, 118;
v0x1b2ed10_119 .array/port v0x1b2ed10, 119;
v0x1b2ed10_120 .array/port v0x1b2ed10, 120;
E_0x1b11790/30 .event anyedge, v0x1b2ed10_117, v0x1b2ed10_118, v0x1b2ed10_119, v0x1b2ed10_120;
v0x1b2ed10_121 .array/port v0x1b2ed10, 121;
v0x1b2ed10_122 .array/port v0x1b2ed10, 122;
v0x1b2ed10_123 .array/port v0x1b2ed10, 123;
v0x1b2ed10_124 .array/port v0x1b2ed10, 124;
E_0x1b11790/31 .event anyedge, v0x1b2ed10_121, v0x1b2ed10_122, v0x1b2ed10_123, v0x1b2ed10_124;
v0x1b2ed10_125 .array/port v0x1b2ed10, 125;
v0x1b2ed10_126 .array/port v0x1b2ed10, 126;
v0x1b2ed10_127 .array/port v0x1b2ed10, 127;
E_0x1b11790/32 .event anyedge, v0x1b2ed10_125, v0x1b2ed10_126, v0x1b2ed10_127;
E_0x1b11790 .event/or E_0x1b11790/0, E_0x1b11790/1, E_0x1b11790/2, E_0x1b11790/3, E_0x1b11790/4, E_0x1b11790/5, E_0x1b11790/6, E_0x1b11790/7, E_0x1b11790/8, E_0x1b11790/9, E_0x1b11790/10, E_0x1b11790/11, E_0x1b11790/12, E_0x1b11790/13, E_0x1b11790/14, E_0x1b11790/15, E_0x1b11790/16, E_0x1b11790/17, E_0x1b11790/18, E_0x1b11790/19, E_0x1b11790/20, E_0x1b11790/21, E_0x1b11790/22, E_0x1b11790/23, E_0x1b11790/24, E_0x1b11790/25, E_0x1b11790/26, E_0x1b11790/27, E_0x1b11790/28, E_0x1b11790/29, E_0x1b11790/30, E_0x1b11790/31, E_0x1b11790/32;
S_0x1b30d80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1aff0b0;
 .timescale -12 -12;
E_0x1b11a80 .event anyedge, v0x1b31b80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b31b80_0;
    %nor/r;
    %assign/vec4 v0x1b31b80_0, 0;
    %wait E_0x1b11a80;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b2c370;
T_4 ;
    %wait E_0x1aca3c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2d840_0, 0;
    %wait E_0x1aca3c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2d840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2d770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2dc20_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1b2da90_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1b2dec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2e050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2e0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2d770_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1b2d6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b2c920_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1b2c5e0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b2ce20;
    %join;
    %wait E_0x1aca3c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2d840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2d770_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1b2d6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2d770_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1b2da90_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1b2dec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2e050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2e0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2dc20_0, 0;
    %wait E_0x1aab9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2d840_0, 0;
    %wait E_0x1aca3c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2e0f0_0, 0;
    %wait E_0x1aca3c0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1b2da90_0, 0;
    %wait E_0x1aca3c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2e0f0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1aca3c0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1b2da90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2e050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2e0f0_0, 0;
    %wait E_0x1aca3c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2e0f0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1aca3c0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b2ce20;
    %join;
    %wait E_0x1aca3c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2d840_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1b2d6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2d770_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1b2da90_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1b2dec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2e050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2e0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2dc20_0, 0;
    %wait E_0x1aab9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2d840_0, 0;
    %wait E_0x1aca3c0;
    %wait E_0x1aca3c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2e0f0_0, 0;
    %wait E_0x1aca3c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2e0f0_0, 0;
    %wait E_0x1aca3c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2e0f0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1b2da90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2e050_0, 0;
    %wait E_0x1aca3c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2e0f0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1aca3c0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1b2da90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2e050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2e0f0_0, 0;
    %wait E_0x1aca3c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2e0f0_0, 0;
    %wait E_0x1aca3c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2e0f0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1b2da90_0, 0;
    %wait E_0x1aca3c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2e0f0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1aca3c0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b2ce20;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1aca610;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1b2e0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b2e050_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1b2dec0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1b2d6d0_0, 0;
    %assign/vec4 v0x1b2d770_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1b2da90_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1b2dc20_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1ab86d0;
T_5 ;
    %wait E_0x1acb170;
    %load/vec4 v0x1b2b5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1abd090;
    %jmp t_0;
    .scope S_0x1abd090;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1af7ed0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1af7ed0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1af7ed0_0;
    %store/vec4a v0x1b2b770, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1af7ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1af7ed0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1ab86d0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1b2b910_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1b2bc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1b2b910_0;
    %load/vec4 v0x1b2bbb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1b2b910_0, 0;
T_5.5 ;
    %load/vec4 v0x1b2c150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1b2be10_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1b2b770, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1b2c090_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1b2be10_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1b2b770, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1b2be10_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1b2b770, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1b2be10_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1b2b770, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1b2c090_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1b2be10_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1b2b770, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1b2be10_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1b2b770, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1b2bef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1b2bd30_0;
    %load/vec4 v0x1b2c090_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1b2b910_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1b2e5c0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b30090_0, 0, 32;
T_6.0 ; Top of for-loop 
    %load/vec4 v0x1b30090_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1b30090_0;
    %store/vec4a v0x1b2ed10, 4, 0;
T_6.2 ; for-loop step statement
    %load/vec4 v0x1b30090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1b30090_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %end;
    .thread T_6;
    .scope S_0x1b2e5c0;
T_7 ;
    %wait E_0x1acb170;
    %load/vec4 v0x1b2fdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1b2fff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b30490_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1b301c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1b30ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1b30700_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1b2ed10, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x1b309e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %load/vec4 v0x1b30700_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1b2ed10, 0, 4;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x1b309e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.11, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %load/vec4 v0x1b30700_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1b2ed10, 0, 4;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x1b309e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.13, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.14, 8;
T_7.13 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_7.14, 8;
 ; End of false expr.
    %blend;
T_7.14;
    %load/vec4 v0x1b30700_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1b2ed10, 0, 4;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x1b309e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.15, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.16, 8;
T_7.15 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_7.16, 8;
 ; End of false expr.
    %blend;
T_7.16;
    %load/vec4 v0x1b30700_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1b2ed10, 0, 4;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %load/vec4 v0x1b307e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %load/vec4 v0x1b305f0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1b309e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1b2fff0_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0x1b2fff0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1b309e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1b2fff0_0, 0;
T_7.18 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1b30550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %load/vec4 v0x1b2fff0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1b30490_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1b2fff0_0, 0;
T_7.19 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1b2e5c0;
T_8 ;
    %wait E_0x1b11790;
    %load/vec4 v0x1b30550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b2fff0_0;
    %store/vec4 v0x1b301c0_0, 0, 7;
    %load/vec4 v0x1b302a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1b2ed10, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b30490_0, 0, 1;
    %jmp T_8.7;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b30490_0, 0, 1;
    %jmp T_8.7;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b30490_0, 0, 1;
    %jmp T_8.7;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b30490_0, 0, 1;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b30490_0, 0, 1;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b30490_0, 0, 1;
    %load/vec4 v0x1b2fff0_0;
    %store/vec4 v0x1b301c0_0, 0, 7;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1aff0b0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b315d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b31b80_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x1aff0b0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b315d0_0;
    %inv;
    %store/vec4 v0x1b315d0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x1aff0b0;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b2d530_0, v0x1b31df0_0, v0x1b315d0_0, v0x1b31530_0, v0x1b31a40_0, v0x1b31860_0, v0x1b32150_0, v0x1b320b0_0, v0x1b31f50_0, v0x1b31e90_0, v0x1b31ff0_0, v0x1b319a0_0, v0x1b31900_0, v0x1b317c0_0, v0x1b31670_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1aff0b0;
T_12 ;
    %load/vec4 v0x1b31ae0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x1b31ae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b31ae0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x1b31ae0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x1b31ae0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b31ae0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x1b31ae0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b31ae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b31ae0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b31ae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x1aff0b0;
T_13 ;
    %wait E_0x1aca610;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b31ae0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b31ae0_0, 4, 32;
    %load/vec4 v0x1b31c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1b31ae0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b31ae0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b31ae0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b31ae0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x1b319a0_0;
    %load/vec4 v0x1b319a0_0;
    %load/vec4 v0x1b31900_0;
    %xor;
    %load/vec4 v0x1b319a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x1b31ae0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b31ae0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x1b31ae0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b31ae0_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x1b317c0_0;
    %load/vec4 v0x1b317c0_0;
    %load/vec4 v0x1b31670_0;
    %xor;
    %load/vec4 v0x1b317c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x1b31ae0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b31ae0_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x1b31ae0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b31ae0_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth10/human/gshare/iter8/response0/top_module.sv";
