set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxActiveHSD0]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD1[1]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD1[4]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD0[1]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD0[4]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD0[7]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD1[6]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD1[0]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD1[7]}]
set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxValidHSD1]
set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxActiveHSD1]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD0[2]}]
set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxValidHSD0]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD1[5]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD1[3]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD0[0]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD0[3]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD0[5]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD0[6]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD1[2]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[29]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[2]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[7]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[17]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTkeep[3]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[23]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[13]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[14]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[5]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[20]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTkeep[0]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[30]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[21]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[31]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[26]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[10]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[16]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[9]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[25]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[6]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[27]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[19]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[15]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[11]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[3]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[0]}]
set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTvalid]
set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTlast]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[1]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[12]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[4]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[8]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[24]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[22]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[18]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[28]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTkeep[1]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTkeep[2]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[36]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[4]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[22]}]
set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tlast]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[31]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[16]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[10]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[9]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[1]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[25]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tuser[0]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[34]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[28]}]
set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tready]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[13]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[35]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[26]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[29]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[24]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[12]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[5]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[7]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[0]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[8]}]
set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tvalid]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[18]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[2]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[14]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[15]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[11]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[6]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[37]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[27]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[30]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[23]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[19]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[17]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[3]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[20]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[21]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[32]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[33]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[38]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[39]}]
set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mIsHeader]
set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mKeep]
set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFlush]
set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/mECC_Error]
set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/mECC_Valid]
set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mReg_Tvalid]
set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mBuf_Tready]
set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mReg_Tuser]
set_property MARK_DEBUG false [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mReg_Tdata]
set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mReg_Tlast_reg_n_0]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[39]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[37]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[16]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[8]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[30]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[32]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[6]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[26]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[38]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[3]}]
set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tlast_reg_n_0]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[5]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[0]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[36]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[33]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[15]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[34]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[13]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[35]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[21]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[2]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[25]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[29]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[23]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[27]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[12]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[18]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[31]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[20]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[19]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[10]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[24]}]
set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tvalid]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[11]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[14]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[17]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[1]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[22]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[28]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[4]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tuser_reg_n_0_[0]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[9]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[7]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[3]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[8]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[0]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[6]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[11]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[1]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[4]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[10]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[7]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[2]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[5]}]
set_property MARK_DEBUG true [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[9]}]
set_property MARK_DEBUG false [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[27]}]
set_property MARK_DEBUG false [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[24]}]
set_property MARK_DEBUG false [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[30]}]
set_property MARK_DEBUG false [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[18]}]
set_property MARK_DEBUG false [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[21]}]
set_property MARK_DEBUG false [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[15]}]
set_property MARK_DEBUG false [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[12]}]
set_property MARK_DEBUG false [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[13]}]
set_property MARK_DEBUG false [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[14]}]
set_property MARK_DEBUG false [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[31]}]
set_property MARK_DEBUG false [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[22]}]
set_property MARK_DEBUG false [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[20]}]
set_property MARK_DEBUG false [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[19]}]
set_property MARK_DEBUG false [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[16]}]
set_property MARK_DEBUG false [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[17]}]
set_property MARK_DEBUG false [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[28]}]
set_property MARK_DEBUG false [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[29]}]
set_property MARK_DEBUG false [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[26]}]
set_property MARK_DEBUG false [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[25]}]
set_property MARK_DEBUG false [get_nets {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[23]}]
connect_debug_port u_ila_0/clk [get_nets [list system_i/mipi_dphy_0/inst/system_mipi_dphy_0_0_rx_support_i/slave_rx.system_mipi_dphy_0_0_rx_ioi_i/div4_clk_out]]

set_property MARK_DEBUG false [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxByteClkHS]
connect_debug_port u_ila_0/clk [get_nets [list system_i/mipi_dphy_0/inst/system_mipi_dphy_0_0_rx_support_i/slave_rx.system_mipi_dphy_0_0_rx_phy_i/mipi_dphy_v3_0_1_rx0_inst/CLK]]
connect_debug_port u_ila_0/probe1 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD1[0]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD1[1]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD1[2]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD1[3]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD1[4]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD1[5]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD1[6]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD1[7]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD0[0]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD0[1]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD0[2]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD0[3]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD0[4]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD0[5]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD0[6]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxDataHSD0[7]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxValidHSD0]]
connect_debug_port u_ila_0/probe9 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxValidHSD1]]

set_property MARK_DEBUG true [get_nets system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/rbLLPAxisTready]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list system_i/mipi_dphy_0/inst/system_mipi_dphy_0_0_rx_support_i/slave_rx.system_mipi_dphy_0_0_rx_ioi_i/div4_clk_out]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTkeep[0]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTkeep[1]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTkeep[2]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTkeep[3]}]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 1 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list system_i/processing_system7_0/inst/FCLK_CLK1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 12 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[0]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[1]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[2]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[3]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[4]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[5]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[6]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[7]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[8]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[9]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[10]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/axis_data_count[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[0]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[1]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[2]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[3]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[4]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[5]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[6]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[7]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[8]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[9]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[10]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[11]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[12]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[13]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[14]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[15]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[16]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[17]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[18]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[19]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[20]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[21]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[22]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[23]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[24]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[25]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[26]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[27]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[28]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[29]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[30]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/rbLLPAxisTready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/rbLMAxisTvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxActiveHSD0]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/RxActiveHSD1]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tuser[0]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 40 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[0]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[1]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[2]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[3]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[4]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[5]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[6]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[7]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[8]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[9]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[10]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[11]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[12]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[13]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[14]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[15]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[16]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[17]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[18]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[19]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[20]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[21]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[22]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[23]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[24]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[25]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[26]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[27]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[28]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[29]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[30]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[31]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[32]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[33]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[34]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[35]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[36]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[37]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[38]} {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tdata[39]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tlast]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/m_axis_video_tvalid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mBuf_Tready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/mECC_Error]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/ECCx/mECC_Valid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFlush]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[0]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[1]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[2]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[3]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
set_property port_width 1 [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[4]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
set_property port_width 1 [get_debug_ports u_ila_1/probe15]
connect_debug_port u_ila_1/probe15 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[5]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
set_property port_width 1 [get_debug_ports u_ila_1/probe16]
connect_debug_port u_ila_1/probe16 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[6]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe17]
set_property port_width 1 [get_debug_ports u_ila_1/probe17]
connect_debug_port u_ila_1/probe17 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[7]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe18]
set_property port_width 1 [get_debug_ports u_ila_1/probe18]
connect_debug_port u_ila_1/probe18 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[8]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe19]
set_property port_width 1 [get_debug_ports u_ila_1/probe19]
connect_debug_port u_ila_1/probe19 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[9]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe20]
set_property port_width 1 [get_debug_ports u_ila_1/probe20]
connect_debug_port u_ila_1/probe20 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[10]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe21]
set_property port_width 1 [get_debug_ports u_ila_1/probe21]
connect_debug_port u_ila_1/probe21 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[11]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe22]
set_property port_width 1 [get_debug_ports u_ila_1/probe22]
connect_debug_port u_ila_1/probe22 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[12]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe23]
set_property port_width 1 [get_debug_ports u_ila_1/probe23]
connect_debug_port u_ila_1/probe23 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[13]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe24]
set_property port_width 1 [get_debug_ports u_ila_1/probe24]
connect_debug_port u_ila_1/probe24 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[14]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe25]
set_property port_width 1 [get_debug_ports u_ila_1/probe25]
connect_debug_port u_ila_1/probe25 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[15]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe26]
set_property port_width 1 [get_debug_ports u_ila_1/probe26]
connect_debug_port u_ila_1/probe26 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[16]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe27]
set_property port_width 1 [get_debug_ports u_ila_1/probe27]
connect_debug_port u_ila_1/probe27 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[17]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe28]
set_property port_width 1 [get_debug_ports u_ila_1/probe28]
connect_debug_port u_ila_1/probe28 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[18]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe29]
set_property port_width 1 [get_debug_ports u_ila_1/probe29]
connect_debug_port u_ila_1/probe29 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[19]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe30]
set_property port_width 1 [get_debug_ports u_ila_1/probe30]
connect_debug_port u_ila_1/probe30 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[20]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe31]
set_property port_width 1 [get_debug_ports u_ila_1/probe31]
connect_debug_port u_ila_1/probe31 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[21]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe32]
set_property port_width 1 [get_debug_ports u_ila_1/probe32]
connect_debug_port u_ila_1/probe32 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[22]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe33]
set_property port_width 1 [get_debug_ports u_ila_1/probe33]
connect_debug_port u_ila_1/probe33 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[23]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe34]
set_property port_width 1 [get_debug_ports u_ila_1/probe34]
connect_debug_port u_ila_1/probe34 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[24]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe35]
set_property port_width 1 [get_debug_ports u_ila_1/probe35]
connect_debug_port u_ila_1/probe35 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[25]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe36]
set_property port_width 1 [get_debug_ports u_ila_1/probe36]
connect_debug_port u_ila_1/probe36 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[26]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe37]
set_property port_width 1 [get_debug_ports u_ila_1/probe37]
connect_debug_port u_ila_1/probe37 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[27]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe38]
set_property port_width 1 [get_debug_ports u_ila_1/probe38]
connect_debug_port u_ila_1/probe38 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[28]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe39]
set_property port_width 1 [get_debug_ports u_ila_1/probe39]
connect_debug_port u_ila_1/probe39 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[29]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe40]
set_property port_width 1 [get_debug_ports u_ila_1/probe40]
connect_debug_port u_ila_1/probe40 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[30]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe41]
set_property port_width 1 [get_debug_ports u_ila_1/probe41]
connect_debug_port u_ila_1/probe41 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe42]
set_property port_width 1 [get_debug_ports u_ila_1/probe42]
connect_debug_port u_ila_1/probe42 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[32]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe43]
set_property port_width 1 [get_debug_ports u_ila_1/probe43]
connect_debug_port u_ila_1/probe43 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[33]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe44]
set_property port_width 1 [get_debug_ports u_ila_1/probe44]
connect_debug_port u_ila_1/probe44 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[34]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe45]
set_property port_width 1 [get_debug_ports u_ila_1/probe45]
connect_debug_port u_ila_1/probe45 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[35]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe46]
set_property port_width 1 [get_debug_ports u_ila_1/probe46]
connect_debug_port u_ila_1/probe46 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[36]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe47]
set_property port_width 1 [get_debug_ports u_ila_1/probe47]
connect_debug_port u_ila_1/probe47 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[37]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe48]
set_property port_width 1 [get_debug_ports u_ila_1/probe48]
connect_debug_port u_ila_1/probe48 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[38]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe49]
set_property port_width 1 [get_debug_ports u_ila_1/probe49]
connect_debug_port u_ila_1/probe49 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tdata_reg_n_0_[39]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe50]
set_property port_width 1 [get_debug_ports u_ila_1/probe50]
connect_debug_port u_ila_1/probe50 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tlast_reg_n_0]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe51]
set_property port_width 1 [get_debug_ports u_ila_1/probe51]
connect_debug_port u_ila_1/probe51 [get_nets [list {system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tuser_reg_n_0_[0]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe52]
set_property port_width 1 [get_debug_ports u_ila_1/probe52]
connect_debug_port u_ila_1/probe52 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mFmt_Tvalid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe53]
set_property port_width 1 [get_debug_ports u_ila_1/probe53]
connect_debug_port u_ila_1/probe53 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mIsHeader]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe54]
set_property port_width 1 [get_debug_ports u_ila_1/probe54]
connect_debug_port u_ila_1/probe54 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mKeep]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe55]
set_property port_width 1 [get_debug_ports u_ila_1/probe55]
connect_debug_port u_ila_1/probe55 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mReg_Tlast_reg_n_0]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe56]
set_property port_width 1 [get_debug_ports u_ila_1/probe56]
connect_debug_port u_ila_1/probe56 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mReg_Tuser]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe57]
set_property port_width 1 [get_debug_ports u_ila_1/probe57]
connect_debug_port u_ila_1/probe57 [get_nets [list system_i/mipi_csi2_rx_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/mReg_Tvalid]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_1_FCLK_CLK1]
