Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: RBank.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RBank.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RBank"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : RBank
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/msp72/GitHub/ECEC-302-Projects/xilinx_projects/RegisterBankStage2/RBankS1.vhd" in Library work.
Entity <rbank> compiled.
Entity <rbank> (Architecture <beh>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <RBank> in library <work> (architecture <beh>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <RBank> in library <work> (Architecture <beh>).
INFO:Xst:1561 - "C:/Users/msp72/GitHub/ECEC-302-Projects/xilinx_projects/RegisterBankStage2/RBankS1.vhd" line 77: Mux is complete : default of case is discarded
INFO:Xst:2679 - Register <cathSet> in unit <RBank> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <RBank> analyzed. Unit <RBank> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <RBank>.
    Related source file is "C:/Users/msp72/GitHub/ECEC-302-Projects/xilinx_projects/RegisterBankStage2/RBankS1.vhd".
    Found 4x8-bit ROM for signal <cath>.
    Found 8-bit register for signal <led>.
    Found 4-bit register for signal <anod>.
    Summary:
	inferred   1 ROM(s).
	inferred  12 D-type flip-flop(s).
Unit <RBank> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x8-bit ROM                                           : 1
# Registers                                            : 9
 1-bit register                                        : 8
 4-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x8-bit ROM                                           : 1
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RBank> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RBank, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RBank.ngr
Top Level Output File Name         : RBank
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 16
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 7
#      LUT3                        : 2
#      LUT4                        : 1
#      MUXF5                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 12
#      FDE                         : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 7
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                        6  out of    960     0%  
 Number of 4 input LUTs:                 13  out of   1920     0%  
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of     83    33%  
    IOB Flip Flops:                      12
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ck                                 | BUFGP                  | 12    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 4.229ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: 6.497ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ck'
  Total number of paths / destination ports: 53 / 24
-------------------------------------------------------------------------
Offset:              4.229ns (Levels of Logic = 3)
  Source:            b4 (PAD)
  Destination:       anod_0 (FF)
  Destination Clock: ck rising

  Data Path: b4 to anod_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  b4_IBUF (b4_IBUF)
     LUT4:I0->O            1   0.704   0.000  anod_not00011 (anod_not00011)
     MUXF5:I1->O           4   0.321   0.587  anod_not0001_f5 (anod_not0001)
     FDE:CE                    0.555          anod_0
    ----------------------------------------
    Total                      4.229ns (2.798ns logic, 1.431ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ck'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            anod_3 (FF)
  Destination:       anod<3> (PAD)
  Source Clock:      ck rising

  Data Path: anod_3 to anod<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  anod_3 (anod_3)
     OBUF:I->O                 3.272          anod_3_OBUF (anod<3>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 6
-------------------------------------------------------------------------
Delay:               6.497ns (Levels of Logic = 3)
  Source:            sw<0> (PAD)
  Destination:       cath<6> (PAD)

  Data Path: sw<0> to cath<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.883  sw_0_IBUF (sw_0_IBUF)
     LUT2:I0->O            1   0.704   0.420  Mrom_cath61 (cath_6_OBUF)
     OBUF:I->O                 3.272          cath_6_OBUF (cath<6>)
    ----------------------------------------
    Total                      6.497ns (5.194ns logic, 1.303ns route)
                                       (79.9% logic, 20.1% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.67 secs
 
--> 

Total memory usage is 256508 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

