

================================================================
== Vitis HLS Report for 'yolo_acc_top_Pipeline_VITIS_LOOP_25_1'
================================================================
* Date:           Tue Nov 19 23:11:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_acc_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.323 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        8|        8|         3|          2|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     45|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    133|    -|
|Register         |        -|    -|      48|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      48|    178|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_V_fu_173_p2                     |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op30_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln25_fu_167_p2               |      icmp|   0|  0|   9|           4|           4|
    |ret_V_7_fu_251_p2                 |        or|   0|  0|   5|           5|           2|
    |ret_V_8_fu_261_p2                 |        or|   0|  0|   5|           5|           2|
    |ret_V_fu_240_p2                   |        or|   0|  0|   5|           5|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  45|          27|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_1       |   9|          2|    4|          8|
    |inStream_b_TDATA_blk_n       |   9|          2|    1|          2|
    |kernel_bias_fp_V_address0    |  14|          3|    5|         15|
    |kernel_bias_fp_V_address1    |  14|          3|    5|         15|
    |kernel_bias_fp_V_d0          |  14|          3|   16|         48|
    |kernel_bias_fp_V_d1          |  14|          3|   16|         48|
    |rhs_V_fu_84                  |   9|          2|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 133|         29|   56|        155|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   2|   0|    2|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |icmp_ln25_reg_282              |   1|   0|    1|          0|
    |ret_V_9_reg_301                |   3|   0|    5|          2|
    |rhs_V_fu_84                    |   4|   0|    4|          0|
    |tmp_data_sub_data_2_V_reg_291  |  16|   0|   16|          0|
    |tmp_data_sub_data_3_V_reg_296  |  16|   0|   16|          0|
    |trunc_ln1494_reg_286           |   3|   0|    3|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |  48|   0|   50|          2|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  yolo_acc_top_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  yolo_acc_top_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  yolo_acc_top_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  yolo_acc_top_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  yolo_acc_top_Pipeline_VITIS_LOOP_25_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  yolo_acc_top_Pipeline_VITIS_LOOP_25_1|  return value|
|inStream_b_TVALID          |   in|    1|        axis|                    inStream_b_V_data_V|       pointer|
|inStream_b_TDATA           |   in|   64|        axis|                    inStream_b_V_data_V|       pointer|
|fold_input_ch              |   in|    4|     ap_none|                          fold_input_ch|        scalar|
|kernel_bias_fp_V_address0  |  out|    5|   ap_memory|                       kernel_bias_fp_V|         array|
|kernel_bias_fp_V_ce0       |  out|    1|   ap_memory|                       kernel_bias_fp_V|         array|
|kernel_bias_fp_V_we0       |  out|    1|   ap_memory|                       kernel_bias_fp_V|         array|
|kernel_bias_fp_V_d0        |  out|   16|   ap_memory|                       kernel_bias_fp_V|         array|
|kernel_bias_fp_V_address1  |  out|    5|   ap_memory|                       kernel_bias_fp_V|         array|
|kernel_bias_fp_V_ce1       |  out|    1|   ap_memory|                       kernel_bias_fp_V|         array|
|kernel_bias_fp_V_we1       |  out|    1|   ap_memory|                       kernel_bias_fp_V|         array|
|kernel_bias_fp_V_d1        |  out|   16|   ap_memory|                       kernel_bias_fp_V|         array|
|bias_en                    |   in|    1|     ap_none|                                bias_en|        scalar|
|inStream_b_TREADY          |  out|    1|        axis|                    inStream_b_V_dest_V|       pointer|
|inStream_b_TDEST           |   in|    6|        axis|                    inStream_b_V_dest_V|       pointer|
|inStream_b_TKEEP           |   in|    8|        axis|                    inStream_b_V_keep_V|       pointer|
|inStream_b_TSTRB           |   in|    8|        axis|                    inStream_b_V_strb_V|       pointer|
|inStream_b_TUSER           |   in|    2|        axis|                    inStream_b_V_user_V|       pointer|
|inStream_b_TLAST           |   in|    1|        axis|                    inStream_b_V_last_V|       pointer|
|inStream_b_TID             |   in|    5|        axis|                      inStream_b_V_id_V|       pointer|
+---------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rhs_V = alloca i32 1"   --->   Operation 6 'alloca' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %inStream_b_V_data_V, i8 %inStream_b_V_keep_V, i8 %inStream_b_V_strb_V, i2 %inStream_b_V_user_V, i1 %inStream_b_V_last_V, i5 %inStream_b_V_id_V, i6 %inStream_b_V_dest_V, void @empty_6"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %inStream_b_V_dest_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %inStream_b_V_id_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %inStream_b_V_last_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %inStream_b_V_user_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream_b_V_strb_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream_b_V_keep_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inStream_b_V_data_V, void @empty_12, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bias_en_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %bias_en"   --->   Operation 15 'read' 'bias_en_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%fold_input_ch_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %fold_input_ch"   --->   Operation 16 'read' 'fold_input_ch_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %rhs_V"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_V_1 = load i4 %rhs_V"   --->   Operation 19 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.30ns)   --->   "%icmp_ln25 = icmp_eq  i4 %i_V_1, i4 %fold_input_ch_read" [src/yolo_acc.cpp:25]   --->   Operation 20 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.73ns)   --->   "%i_V = add i4 %i_V_1, i4 1"   --->   Operation 21 'add' 'i_V' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.body.split, void %VITIS_LOOP_42_2.loopexit.exitStub" [src/yolo_acc.cpp:25]   --->   Operation 22 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [src/yolo_acc.cpp:28]   --->   Operation 23 'specpipeline' 'specpipeline_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/yolo_acc.cpp:27]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/yolo_acc.cpp:25]   --->   Operation 25 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %bias_en_read, void %for.inc, void %if.then" [src/yolo_acc.cpp:29]   --->   Operation 26 'br' 'br_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i4 %i_V_1"   --->   Operation 27 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln25 = store i4 %i_V, i4 %rhs_V" [src/yolo_acc.cpp:25]   --->   Operation 28 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.body" [src/yolo_acc.cpp:25]   --->   Operation 29 'br' 'br_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = read i94 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %inStream_b_V_data_V, i8 %inStream_b_V_keep_V, i8 %inStream_b_V_strb_V, i2 %inStream_b_V_user_V, i1 %inStream_b_V_last_V, i5 %inStream_b_V_id_V, i6 %inStream_b_V_dest_V"   --->   Operation 30 'read' 'empty' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_0 = extractvalue i94 %empty"   --->   Operation 31 'extractvalue' 'p_0' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_0_V = trunc i64 %p_0"   --->   Operation 32 'trunc' 'tmp_data_sub_data_0_V' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_1_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_0, i32 16, i32 31"   --->   Operation 33 'partselect' 'tmp_data_sub_data_1_V' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_2_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_0, i32 32, i32 47"   --->   Operation 34 'partselect' 'tmp_data_sub_data_2_V' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_3_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %p_0, i32 48, i32 63"   --->   Operation 35 'partselect' 'tmp_data_sub_data_3_V' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_V_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln1494, i2 0"   --->   Operation 36 'bitconcatenate' 'ret_V_9' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i5 %ret_V_9"   --->   Operation 37 'zext' 'zext_ln541' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_bias_fp_V_addr = getelementptr i16 %kernel_bias_fp_V, i64 0, i64 %zext_ln541" [src/yolo_acc.cpp:33]   --->   Operation 38 'getelementptr' 'kernel_bias_fp_V_addr' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.32ns)   --->   "%store_ln33 = store i16 %tmp_data_sub_data_0_V, i5 %kernel_bias_fp_V_addr" [src/yolo_acc.cpp:33]   --->   Operation 39 'store' 'store_ln33' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_V = or i5 %ret_V_9, i5 1"   --->   Operation 40 'or' 'ret_V' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i5 %ret_V"   --->   Operation 41 'zext' 'zext_ln541_1' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_bias_fp_V_addr_1 = getelementptr i16 %kernel_bias_fp_V, i64 0, i64 %zext_ln541_1" [src/yolo_acc.cpp:34]   --->   Operation 42 'getelementptr' 'kernel_bias_fp_V_addr_1' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln34 = store i16 %tmp_data_sub_data_1_V, i5 %kernel_bias_fp_V_addr_1" [src/yolo_acc.cpp:34]   --->   Operation 43 'store' 'store_ln34' <Predicate = (!icmp_ln25 & bias_en_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%ret_V_7 = or i5 %ret_V_9, i5 2"   --->   Operation 44 'or' 'ret_V_7' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i5 %ret_V_7"   --->   Operation 45 'zext' 'zext_ln541_2' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_bias_fp_V_addr_2 = getelementptr i16 %kernel_bias_fp_V, i64 0, i64 %zext_ln541_2" [src/yolo_acc.cpp:35]   --->   Operation 46 'getelementptr' 'kernel_bias_fp_V_addr_2' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln35 = store i16 %tmp_data_sub_data_2_V, i5 %kernel_bias_fp_V_addr_2" [src/yolo_acc.cpp:35]   --->   Operation 47 'store' 'store_ln35' <Predicate = (bias_en_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%ret_V_8 = or i5 %ret_V_9, i5 3"   --->   Operation 48 'or' 'ret_V_8' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i5 %ret_V_8"   --->   Operation 49 'zext' 'zext_ln541_3' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_bias_fp_V_addr_3 = getelementptr i16 %kernel_bias_fp_V, i64 0, i64 %zext_ln541_3" [src/yolo_acc.cpp:36]   --->   Operation 50 'getelementptr' 'kernel_bias_fp_V_addr_3' <Predicate = (bias_en_read)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln36 = store i16 %tmp_data_sub_data_3_V, i5 %kernel_bias_fp_V_addr_3" [src/yolo_acc.cpp:36]   --->   Operation 51 'store' 'store_ln36' <Predicate = (bias_en_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc" [src/yolo_acc.cpp:37]   --->   Operation 52 'br' 'br_ln37' <Predicate = (bias_en_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fold_input_ch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_bias_fp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ bias_en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inStream_b_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rhs_V                   (alloca             ) [ 0100]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
bias_en_read            (read               ) [ 0111]
fold_input_ch_read      (read               ) [ 0000]
store_ln0               (store              ) [ 0000]
br_ln0                  (br                 ) [ 0000]
i_V_1                   (load               ) [ 0000]
icmp_ln25               (icmp               ) [ 0110]
i_V                     (add                ) [ 0000]
br_ln25                 (br                 ) [ 0000]
specpipeline_ln28       (specpipeline       ) [ 0000]
speclooptripcount_ln27  (speclooptripcount  ) [ 0000]
specloopname_ln25       (specloopname       ) [ 0000]
br_ln29                 (br                 ) [ 0000]
trunc_ln1494            (trunc              ) [ 0010]
store_ln25              (store              ) [ 0000]
br_ln25                 (br                 ) [ 0000]
empty                   (read               ) [ 0000]
p_0                     (extractvalue       ) [ 0000]
tmp_data_sub_data_0_V   (trunc              ) [ 0000]
tmp_data_sub_data_1_V   (partselect         ) [ 0000]
tmp_data_sub_data_2_V   (partselect         ) [ 0101]
tmp_data_sub_data_3_V   (partselect         ) [ 0101]
ret_V_9                 (bitconcatenate     ) [ 0101]
zext_ln541              (zext               ) [ 0000]
kernel_bias_fp_V_addr   (getelementptr      ) [ 0000]
store_ln33              (store              ) [ 0000]
ret_V                   (or                 ) [ 0000]
zext_ln541_1            (zext               ) [ 0000]
kernel_bias_fp_V_addr_1 (getelementptr      ) [ 0000]
store_ln34              (store              ) [ 0000]
ret_V_7                 (or                 ) [ 0000]
zext_ln541_2            (zext               ) [ 0000]
kernel_bias_fp_V_addr_2 (getelementptr      ) [ 0000]
store_ln35              (store              ) [ 0000]
ret_V_8                 (or                 ) [ 0000]
zext_ln541_3            (zext               ) [ 0000]
kernel_bias_fp_V_addr_3 (getelementptr      ) [ 0000]
store_ln36              (store              ) [ 0000]
br_ln37                 (br                 ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fold_input_ch">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fold_input_ch"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel_bias_fp_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_bias_fp_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_en">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_en"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_b_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_b_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_b_V_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_b_V_user_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inStream_b_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inStream_b_V_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inStream_b_V_dest_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="rhs_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="bias_en_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_en_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="fold_input_ch_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fold_input_ch_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="empty_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="94" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="0" index="3" bw="8" slack="0"/>
<pin id="105" dir="0" index="4" bw="2" slack="0"/>
<pin id="106" dir="0" index="5" bw="1" slack="0"/>
<pin id="107" dir="0" index="6" bw="5" slack="0"/>
<pin id="108" dir="0" index="7" bw="6" slack="0"/>
<pin id="109" dir="1" index="8" bw="94" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="kernel_bias_fp_V_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_bias_fp_V_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="16" slack="0"/>
<pin id="128" dir="0" index="2" bw="0" slack="0"/>
<pin id="130" dir="0" index="4" bw="5" slack="0"/>
<pin id="131" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="132" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="133" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 store_ln34/2 store_ln35/3 store_ln36/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="kernel_bias_fp_V_addr_1_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_bias_fp_V_addr_1/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="kernel_bias_fp_V_addr_2_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_bias_fp_V_addr_2/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="kernel_bias_fp_V_addr_3_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_bias_fp_V_addr_3/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="4" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_V_1_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln25_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="4" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_V_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln1494_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln25_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_0_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="94" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_data_sub_data_0_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_sub_data_0_V/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_data_sub_data_1_V_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="0"/>
<pin id="200" dir="0" index="2" bw="6" slack="0"/>
<pin id="201" dir="0" index="3" bw="6" slack="0"/>
<pin id="202" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_sub_data_1_V/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_data_sub_data_2_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="0" index="2" bw="7" slack="0"/>
<pin id="212" dir="0" index="3" bw="7" slack="0"/>
<pin id="213" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_sub_data_2_V/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_data_sub_data_3_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="0" index="3" bw="7" slack="0"/>
<pin id="223" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_sub_data_3_V/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="ret_V_9_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="0" index="1" bw="3" slack="1"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_9/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln541_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="ret_V_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="5" slack="0"/>
<pin id="243" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln541_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="ret_V_7_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="1"/>
<pin id="253" dir="0" index="1" bw="5" slack="0"/>
<pin id="254" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_7/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln541_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_2/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="ret_V_8_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="1"/>
<pin id="263" dir="0" index="1" bw="5" slack="0"/>
<pin id="264" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_8/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln541_3_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_3/3 "/>
</bind>
</comp>

<comp id="271" class="1005" name="rhs_V_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="278" class="1005" name="bias_en_read_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="bias_en_read "/>
</bind>
</comp>

<comp id="282" class="1005" name="icmp_ln25_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="286" class="1005" name="trunc_ln1494_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="1"/>
<pin id="288" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1494 "/>
</bind>
</comp>

<comp id="291" class="1005" name="tmp_data_sub_data_2_V_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="1"/>
<pin id="293" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_sub_data_2_V "/>
</bind>
</comp>

<comp id="296" class="1005" name="tmp_data_sub_data_3_V_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="1"/>
<pin id="298" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_sub_data_3_V "/>
</bind>
</comp>

<comp id="301" class="1005" name="ret_V_9_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="1"/>
<pin id="303" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="38" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="110"><net_src comp="56" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="100" pin=5"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="100" pin=6"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="100" pin=7"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="76" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="134"><net_src comp="118" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="76" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="76" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="125" pin=2"/></net>

<net id="156"><net_src comp="2" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="76" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="94" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="164" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="164" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="173" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="100" pin="8"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="125" pin=4"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="188" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="60" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="62" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="207"><net_src comp="197" pin="4"/><net_sink comp="125" pin=1"/></net>

<net id="214"><net_src comp="58" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="188" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="64" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="66" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="224"><net_src comp="58" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="188" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="68" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="70" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="233"><net_src comp="72" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="74" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="238"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="244"><net_src comp="228" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="78" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="255"><net_src comp="80" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="251" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="265"><net_src comp="82" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="261" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="274"><net_src comp="84" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="281"><net_src comp="88" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="167" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="179" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="294"><net_src comp="208" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="125" pin=4"/></net>

<net id="299"><net_src comp="218" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="304"><net_src comp="228" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="261" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel_bias_fp_V | {2 3 }
	Port: inStream_b_V_data_V | {}
	Port: inStream_b_V_keep_V | {}
	Port: inStream_b_V_strb_V | {}
	Port: inStream_b_V_user_V | {}
	Port: inStream_b_V_last_V | {}
	Port: inStream_b_V_id_V | {}
	Port: inStream_b_V_dest_V | {}
 - Input state : 
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_25_1 : fold_input_ch | {1 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_25_1 : bias_en | {1 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_25_1 : inStream_b_V_data_V | {2 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_25_1 : inStream_b_V_keep_V | {2 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_25_1 : inStream_b_V_strb_V | {2 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_25_1 : inStream_b_V_user_V | {2 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_25_1 : inStream_b_V_last_V | {2 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_25_1 : inStream_b_V_id_V | {2 }
	Port: yolo_acc_top_Pipeline_VITIS_LOOP_25_1 : inStream_b_V_dest_V | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_V_1 : 1
		icmp_ln25 : 2
		i_V : 2
		br_ln25 : 3
		trunc_ln1494 : 2
		store_ln25 : 3
	State 2
		tmp_data_sub_data_0_V : 1
		tmp_data_sub_data_1_V : 1
		tmp_data_sub_data_2_V : 1
		tmp_data_sub_data_3_V : 1
		zext_ln541 : 1
		kernel_bias_fp_V_addr : 2
		store_ln33 : 3
		ret_V : 1
		zext_ln541_1 : 1
		kernel_bias_fp_V_addr_1 : 2
		store_ln34 : 3
	State 3
		kernel_bias_fp_V_addr_2 : 1
		store_ln35 : 2
		kernel_bias_fp_V_addr_3 : 1
		store_ln36 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |           i_V_fu_173          |    0    |    13   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln25_fu_167       |    0    |    9    |
|----------|-------------------------------|---------|---------|
|          |    bias_en_read_read_fu_88    |    0    |    0    |
|   read   | fold_input_ch_read_read_fu_94 |    0    |    0    |
|          |       empty_read_fu_100       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |      trunc_ln1494_fu_179      |    0    |    0    |
|          |  tmp_data_sub_data_0_V_fu_192 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|extractvalue|           p_0_fu_188          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |  tmp_data_sub_data_1_V_fu_197 |    0    |    0    |
|partselect|  tmp_data_sub_data_2_V_fu_208 |    0    |    0    |
|          |  tmp_data_sub_data_3_V_fu_218 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|         ret_V_9_fu_228        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln541_fu_235       |    0    |    0    |
|   zext   |      zext_ln541_1_fu_246      |    0    |    0    |
|          |      zext_ln541_2_fu_256      |    0    |    0    |
|          |      zext_ln541_3_fu_266      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          ret_V_fu_240         |    0    |    0    |
|    or    |         ret_V_7_fu_251        |    0    |    0    |
|          |         ret_V_8_fu_261        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    22   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     bias_en_read_reg_278    |    1   |
|      icmp_ln25_reg_282      |    1   |
|       ret_V_9_reg_301       |    5   |
|        rhs_V_reg_271        |    4   |
|tmp_data_sub_data_2_V_reg_291|   16   |
|tmp_data_sub_data_3_V_reg_296|   16   |
|     trunc_ln1494_reg_286    |    3   |
+-----------------------------+--------+
|            Total            |   46   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_125 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_125 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_125 |  p4  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   52   ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |   46   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   46   |   58   |
+-----------+--------+--------+--------+
