arch	circuit	vpr_status	min_chan_width	critical_path_delay	routed_wirelength	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	total_power	routing_power_perc	clock_power_perc	tile_power_perc	error	
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	success	50	3.92841	4152	0.615907	0.456509	0.61395	0.059194	765	895	416	36	99	130	1	0	0.00688	0.2755	0.07697	0.6476		
k6_frac_N10_mem32K_40nm.xml	diffeq1.v	success	48	21.9039	14449	0.412366	0.887442	5.68612	0.420339	1004	941	701	37	162	96	0	5	0.008317	0.3529	0.03048	0.6166		
