define({"topics":[{"title":"<ph>11.10.2.1<\/ph>\nSet Up Your False Path Example Design Project","shortdesc":"<p class=\"shortdesc\">To set up your false path example design project:<\/p>","href":"GUID-CCF26330-263C-4D48-8B48-D62A6DEA7116.html#GUID-BF3B2812-0AD4-49B8-87B2-5CB478C15A5B","attributes":{"data-id":"GUID-BF3B2812-0AD4-49B8-87B2-5CB478C15A5B"},"menu":{"hasChildren":false},"tocID":"GUID-BF3B2812-0AD4-49B8-87B2-5CB478C15A5B-d10733e9225","topics":[]},{"title":"<ph>11.10.2.2<\/ph>\nImport the false_path Verilog File and Add Constraints","href":"GUID-CCF26330-263C-4D48-8B48-D62A6DEA7116.html#GUID-E267C989-C656-4CA0-ACCA-0E9CF536E695","attributes":{"data-id":"GUID-E267C989-C656-4CA0-ACCA-0E9CF536E695"},"menu":{"hasChildren":false},"tocID":"GUID-E267C989-C656-4CA0-ACCA-0E9CF536E695-d10733e9236","topics":[]},{"title":"<ph>11.10.2.3<\/ph>\nPlace and Route Your FALSE_PATH Design","shortdesc":"<p class=\"shortdesc\"\/>","href":"GUID-CCF26330-263C-4D48-8B48-D62A6DEA7116.html#GUID-58B9873C-4C6D-4FDA-82C6-DDBF2B8B4181","attributes":{"data-id":"GUID-58B9873C-4C6D-4FDA-82C6-DDBF2B8B4181"},"menu":{"hasChildren":false},"tocID":"GUID-58B9873C-4C6D-4FDA-82C6-DDBF2B8B4181-d10733e9244","topics":[]},{"title":"<ph>11.10.2.4<\/ph>\nTiming Analysis - Maximum Clock Frequency","shortdesc":"<p class=\"shortdesc\">The SmartTime Maximum Delay Analysis View displays the design maximum operating frequency         and lists any setup violations.<\/p>","href":"GUID-CCF26330-263C-4D48-8B48-D62A6DEA7116.html#GUID-D47B3511-B30F-4D80-8629-95269D321B59","attributes":{"data-id":"GUID-D47B3511-B30F-4D80-8629-95269D321B59"},"menu":{"hasChildren":false},"tocID":"GUID-D47B3511-B30F-4D80-8629-95269D321B59-d10733e9254","topics":[]},{"title":"<ph>11.10.2.5<\/ph>\nfalse_path.v","href":"GUID-CCF26330-263C-4D48-8B48-D62A6DEA7116.html#GUID-A9A6AB2A-8945-4590-88B9-1273078F566E","attributes":{"data-id":"GUID-A9A6AB2A-8945-4590-88B9-1273078F566E"},"menu":{"hasChildren":false},"tocID":"GUID-A9A6AB2A-8945-4590-88B9-1273078F566E-d10733e9265","topics":[]}]});