Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb 12 17:30:11 2025
| Host         : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_char_timing_summary_routed.rpt -pb hdmi_char_timing_summary_routed.pb -rpx hdmi_char_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_char
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.592        0.000                      0                  871        0.105        0.000                      0                  871        3.500        0.000                       0                   335  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  c0_1x_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  c1_5x_clk_wiz_0     {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  c0_1x_clk_wiz_0          31.314        0.000                      0                  805        0.105        0.000                      0                  805       19.500        0.000                       0                   275  
  c1_5x_clk_wiz_0           4.592        0.000                      0                   66        0.206        0.000                      0                   66        3.500        0.000                       0                    56  
  clkfbout_clk_wiz_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
c0_1x_clk_wiz_0  c1_5x_clk_wiz_0        5.352        0.000                      0                   30        0.107        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  c0_1x_clk_wiz_0
  To Clock:  c0_1x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.314ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.914ns  (logic 1.755ns (22.177%)  route 6.159ns (77.823%))
  Logic Levels:           7  (LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 38.601 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.891ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.339    -1.891    vga_timing_ctrl_inst/CLK
    SLICE_X36Y78         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.348    -1.543 f  vga_timing_ctrl_inst/v_cnt_reg[2]/Q
                         net (fo=14, routed)          0.883    -0.660    vga_timing_ctrl_inst/v_cnt[2]
    SLICE_X37Y79         LUT6 (Prop_lut6_I1_O)        0.242    -0.418 f  vga_timing_ctrl_inst/data_in_q[6]_i_7/O
                         net (fo=3, routed)           0.337    -0.081    vga_timing_ctrl_inst/data_in_q[6]_i_7_n_0
    SLICE_X36Y79         LUT5 (Prop_lut5_I4_O)        0.108     0.027 r  vga_timing_ctrl_inst/data_in_q[6]_i_4/O
                         net (fo=29, routed)          0.824     0.850    vga_timing_ctrl_inst/v_cnt_reg[9]_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.267     1.117 f  vga_timing_ctrl_inst/pix_data_bar[16]_i_3/O
                         net (fo=10, routed)          0.724     1.841    vga_timing_ctrl_inst/pix_data_bar[16]_i_3_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I0_O)        0.119     1.960 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_3/O
                         net (fo=9, routed)           0.715     2.675    vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_3_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I1_O)        0.275     2.950 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=25, routed)          1.139     4.089    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ena
    SLICE_X48Y64         LUT4 (Prop_lut4_I0_O)        0.126     4.215 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=3, routed)           0.459     4.674    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra_15_sn_1
    SLICE_X48Y62         LUT4 (Prop_lut4_I3_O)        0.270     4.944 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_65/O
                         net (fo=1, routed)           1.078     6.022    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_38
    RAMB36_X1Y9          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.301    38.601    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.530    38.071    
                         clock uncertainty           -0.186    37.885    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549    37.336    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.336    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 31.314    

Slack (MET) :             31.382ns  (required time - arrival time)
  Source:                 vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst3/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.286ns  (logic 3.274ns (39.515%)  route 5.011ns (60.485%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.819ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.411    -1.819    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.125     0.306 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.751     2.056    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ram_douta[4]
    SLICE_X51Y40         LUT6 (Prop_lut6_I5_O)        0.105     2.161 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.161    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X51Y40         MUXF7 (Prop_muxf7_I0_O)      0.199     2.360 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.360    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X51Y40         MUXF8 (Prop_muxf8_I0_O)      0.085     2.445 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.911     4.357    vga_image_gen_inst/pic_data[4]
    SLICE_X44Y75         LUT3 (Prop_lut3_I0_O)        0.283     4.640 r  vga_image_gen_inst/n1d[3]_i_9/O
                         net (fo=3, routed)           0.376     5.016    vga_image_gen_inst/n1d[3]_i_9_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I5_O)        0.267     5.283 r  vga_image_gen_inst/n1d[3]_i_5__0/O
                         net (fo=4, routed)           0.477     5.760    vga_image_gen_inst/n1d[3]_i_5__0_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I0_O)        0.105     5.865 r  vga_image_gen_inst/n1d[2]_i_4__1/O
                         net (fo=2, routed)           0.496     6.361    vga_image_gen_inst/n1d[2]_i_4__1_n_0
    SLICE_X44Y77         LUT3 (Prop_lut3_I0_O)        0.105     6.466 r  vga_image_gen_inst/n1d[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.466    hdmi_ctrl_inst/encode_inst3/n1d_reg[3]_0[1]
    SLICE_X44Y77         FDRE                                         r  hdmi_ctrl_inst/encode_inst3/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.234    38.534    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X44Y77         FDRE                                         r  hdmi_ctrl_inst/encode_inst3/n1d_reg[1]/C
                         clock pessimism             -0.530    38.003    
                         clock uncertainty           -0.186    37.818    
    SLICE_X44Y77         FDRE (Setup_fdre_C_D)        0.030    37.848    hdmi_ctrl_inst/encode_inst3/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         37.848    
                         arrival time                          -6.466    
  -------------------------------------------------------------------
                         slack                                 31.382    

Slack (MET) :             31.400ns  (required time - arrival time)
  Source:                 vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst3/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.307ns  (logic 3.295ns (39.668%)  route 5.011ns (60.332%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.819ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.411    -1.819    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.125     0.306 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.751     2.056    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ram_douta[4]
    SLICE_X51Y40         LUT6 (Prop_lut6_I5_O)        0.105     2.161 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.161    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X51Y40         MUXF7 (Prop_muxf7_I0_O)      0.199     2.360 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.360    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X51Y40         MUXF8 (Prop_muxf8_I0_O)      0.085     2.445 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=2, routed)           1.911     4.357    vga_image_gen_inst/pic_data[4]
    SLICE_X44Y75         LUT3 (Prop_lut3_I0_O)        0.283     4.640 r  vga_image_gen_inst/n1d[3]_i_9/O
                         net (fo=3, routed)           0.376     5.016    vga_image_gen_inst/n1d[3]_i_9_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I5_O)        0.267     5.283 r  vga_image_gen_inst/n1d[3]_i_5__0/O
                         net (fo=4, routed)           0.477     5.760    vga_image_gen_inst/n1d[3]_i_5__0_n_0
    SLICE_X44Y76         LUT5 (Prop_lut5_I0_O)        0.105     5.865 r  vga_image_gen_inst/n1d[2]_i_4__1/O
                         net (fo=2, routed)           0.496     6.361    vga_image_gen_inst/n1d[2]_i_4__1_n_0
    SLICE_X44Y77         LUT4 (Prop_lut4_I3_O)        0.126     6.487 r  vga_image_gen_inst/n1d[2]_i_1__1/O
                         net (fo=1, routed)           0.000     6.487    hdmi_ctrl_inst/encode_inst3/n1d_reg[3]_0[2]
    SLICE_X44Y77         FDRE                                         r  hdmi_ctrl_inst/encode_inst3/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.234    38.534    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X44Y77         FDRE                                         r  hdmi_ctrl_inst/encode_inst3/n1d_reg[2]/C
                         clock pessimism             -0.530    38.003    
                         clock uncertainty           -0.186    37.818    
    SLICE_X44Y77         FDRE (Setup_fdre_C_D)        0.069    37.887    hdmi_ctrl_inst/encode_inst3/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         37.887    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                 31.400    

Slack (MET) :             31.412ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 1.465ns (18.814%)  route 6.322ns (81.186%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 38.588 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.891ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.339    -1.891    vga_timing_ctrl_inst/CLK
    SLICE_X36Y78         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.348    -1.543 f  vga_timing_ctrl_inst/v_cnt_reg[2]/Q
                         net (fo=14, routed)          0.883    -0.660    vga_timing_ctrl_inst/v_cnt[2]
    SLICE_X37Y79         LUT6 (Prop_lut6_I1_O)        0.242    -0.418 f  vga_timing_ctrl_inst/data_in_q[6]_i_7/O
                         net (fo=3, routed)           0.337    -0.081    vga_timing_ctrl_inst/data_in_q[6]_i_7_n_0
    SLICE_X36Y79         LUT5 (Prop_lut5_I4_O)        0.108     0.027 r  vga_timing_ctrl_inst/data_in_q[6]_i_4/O
                         net (fo=29, routed)          0.824     0.850    vga_timing_ctrl_inst/v_cnt_reg[9]_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.267     1.117 f  vga_timing_ctrl_inst/pix_data_bar[16]_i_3/O
                         net (fo=10, routed)          0.724     1.841    vga_timing_ctrl_inst/pix_data_bar[16]_i_3_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I0_O)        0.119     1.960 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_3/O
                         net (fo=9, routed)           0.715     2.675    vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_3_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I1_O)        0.275     2.950 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=25, routed)          1.985     4.935    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/ena
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.106     5.041 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.854     5.895    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_14
    RAMB36_X0Y5          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.288    38.588    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.530    38.058    
                         clock uncertainty           -0.186    37.872    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.565    37.307    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         37.307    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                 31.412    

Slack (MET) :             31.485ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.904ns  (logic 1.569ns (19.852%)  route 6.335ns (80.148%))
  Logic Levels:           7  (LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 38.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.891ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.339    -1.891    vga_timing_ctrl_inst/CLK
    SLICE_X36Y78         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.348    -1.543 f  vga_timing_ctrl_inst/v_cnt_reg[2]/Q
                         net (fo=14, routed)          0.883    -0.660    vga_timing_ctrl_inst/v_cnt[2]
    SLICE_X37Y79         LUT6 (Prop_lut6_I1_O)        0.242    -0.418 f  vga_timing_ctrl_inst/data_in_q[6]_i_7/O
                         net (fo=3, routed)           0.337    -0.081    vga_timing_ctrl_inst/data_in_q[6]_i_7_n_0
    SLICE_X36Y79         LUT5 (Prop_lut5_I4_O)        0.108     0.027 r  vga_timing_ctrl_inst/data_in_q[6]_i_4/O
                         net (fo=29, routed)          0.824     0.850    vga_timing_ctrl_inst/v_cnt_reg[9]_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.267     1.117 f  vga_timing_ctrl_inst/pix_data_bar[16]_i_3/O
                         net (fo=10, routed)          0.724     1.841    vga_timing_ctrl_inst/pix_data_bar[16]_i_3_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I0_O)        0.119     1.960 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_3/O
                         net (fo=9, routed)           0.715     2.675    vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_3_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I1_O)        0.275     2.950 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=25, routed)          1.410     4.360    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X8Y70          LUT4 (Prop_lut4_I1_O)        0.105     4.465 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=3, routed)           0.370     4.835    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    SLICE_X8Y70          LUT4 (Prop_lut4_I3_O)        0.105     4.940 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_28/O
                         net (fo=1, routed)           1.072     6.012    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_16
    RAMB36_X0Y9          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.300    38.600    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.530    38.070    
                         clock uncertainty           -0.186    37.884    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    37.497    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.497    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                 31.485    

Slack (MET) :             31.511ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 1.484ns (19.233%)  route 6.232ns (80.767%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 38.597 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.891ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.339    -1.891    vga_timing_ctrl_inst/CLK
    SLICE_X36Y78         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.348    -1.543 f  vga_timing_ctrl_inst/v_cnt_reg[2]/Q
                         net (fo=14, routed)          0.883    -0.660    vga_timing_ctrl_inst/v_cnt[2]
    SLICE_X37Y79         LUT6 (Prop_lut6_I1_O)        0.242    -0.418 f  vga_timing_ctrl_inst/data_in_q[6]_i_7/O
                         net (fo=3, routed)           0.337    -0.081    vga_timing_ctrl_inst/data_in_q[6]_i_7_n_0
    SLICE_X36Y79         LUT5 (Prop_lut5_I4_O)        0.108     0.027 r  vga_timing_ctrl_inst/data_in_q[6]_i_4/O
                         net (fo=29, routed)          0.824     0.850    vga_timing_ctrl_inst/v_cnt_reg[9]_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.267     1.117 f  vga_timing_ctrl_inst/pix_data_bar[16]_i_3/O
                         net (fo=10, routed)          0.724     1.841    vga_timing_ctrl_inst/pix_data_bar[16]_i_3_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I0_O)        0.119     1.960 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_3/O
                         net (fo=9, routed)           0.715     2.675    vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_3_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I1_O)        0.275     2.950 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=25, routed)          2.178     5.128    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/ena
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.125     5.253 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.571     5.824    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y7          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.297    38.597    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.530    38.067    
                         clock uncertainty           -0.186    37.881    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.546    37.335    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         37.335    
                         arrival time                          -5.824    
  -------------------------------------------------------------------
                         slack                                 31.511    

Slack (MET) :             31.522ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.853ns  (logic 1.464ns (18.643%)  route 6.389ns (81.357%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.891ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.339    -1.891    vga_timing_ctrl_inst/CLK
    SLICE_X36Y78         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.348    -1.543 f  vga_timing_ctrl_inst/v_cnt_reg[2]/Q
                         net (fo=14, routed)          0.883    -0.660    vga_timing_ctrl_inst/v_cnt[2]
    SLICE_X37Y79         LUT6 (Prop_lut6_I1_O)        0.242    -0.418 f  vga_timing_ctrl_inst/data_in_q[6]_i_7/O
                         net (fo=3, routed)           0.337    -0.081    vga_timing_ctrl_inst/data_in_q[6]_i_7_n_0
    SLICE_X36Y79         LUT5 (Prop_lut5_I4_O)        0.108     0.027 r  vga_timing_ctrl_inst/data_in_q[6]_i_4/O
                         net (fo=29, routed)          0.824     0.850    vga_timing_ctrl_inst/v_cnt_reg[9]_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.267     1.117 f  vga_timing_ctrl_inst/pix_data_bar[16]_i_3/O
                         net (fo=10, routed)          0.724     1.841    vga_timing_ctrl_inst/pix_data_bar[16]_i_3_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I0_O)        0.119     1.960 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_3/O
                         net (fo=9, routed)           0.715     2.675    vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_3_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I1_O)        0.275     2.950 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=25, routed)          1.985     4.935    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/ena
    SLICE_X8Y41          LUT4 (Prop_lut4_I3_O)        0.105     5.040 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.921     5.961    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_13
    RAMB36_X0Y4          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.286    38.586    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.530    38.056    
                         clock uncertainty           -0.186    37.870    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    37.483    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         37.483    
                         arrival time                          -5.961    
  -------------------------------------------------------------------
                         slack                                 31.522    

Slack (MET) :             31.536ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.748ns  (logic 1.754ns (22.637%)  route 5.994ns (77.363%))
  Logic Levels:           7  (LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 38.588 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.891ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.339    -1.891    vga_timing_ctrl_inst/CLK
    SLICE_X36Y78         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.348    -1.543 f  vga_timing_ctrl_inst/v_cnt_reg[2]/Q
                         net (fo=14, routed)          0.883    -0.660    vga_timing_ctrl_inst/v_cnt[2]
    SLICE_X37Y79         LUT6 (Prop_lut6_I1_O)        0.242    -0.418 f  vga_timing_ctrl_inst/data_in_q[6]_i_7/O
                         net (fo=3, routed)           0.337    -0.081    vga_timing_ctrl_inst/data_in_q[6]_i_7_n_0
    SLICE_X36Y79         LUT5 (Prop_lut5_I4_O)        0.108     0.027 r  vga_timing_ctrl_inst/data_in_q[6]_i_4/O
                         net (fo=29, routed)          0.824     0.850    vga_timing_ctrl_inst/v_cnt_reg[9]_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.267     1.117 f  vga_timing_ctrl_inst/pix_data_bar[16]_i_3/O
                         net (fo=10, routed)          0.724     1.841    vga_timing_ctrl_inst/pix_data_bar[16]_i_3_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I0_O)        0.119     1.960 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_3/O
                         net (fo=9, routed)           0.715     2.675    vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_3_n_0
    SLICE_X36Y76         LUT4 (Prop_lut4_I1_O)        0.275     2.950 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=25, routed)          1.095     4.045    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X55Y69         LUT4 (Prop_lut4_I3_O)        0.108     4.153 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__2/O
                         net (fo=3, routed)           0.516     4.669    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    SLICE_X54Y69         LUT4 (Prop_lut4_I3_O)        0.287     4.956 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_50/O
                         net (fo=1, routed)           0.901     5.857    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_29
    RAMB36_X2Y10         RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.289    38.588    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.464    38.124    
                         clock uncertainty           -0.186    37.939    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.546    37.393    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.393    
                         arrival time                          -5.857    
  -------------------------------------------------------------------
                         slack                                 31.536    

Slack (MET) :             31.563ns  (required time - arrival time)
  Source:                 vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 2.988ns (36.864%)  route 5.118ns (63.136%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.535 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.819ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.411    -1.819    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     0.306 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.963     2.269    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ram_douta[8]
    SLICE_X48Y41         LUT6 (Prop_lut6_I5_O)        0.105     2.374 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.374    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3_n_0
    SLICE_X48Y41         MUXF7 (Prop_muxf7_I0_O)      0.199     2.573 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.573    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_1_n_0
    SLICE_X48Y41         MUXF8 (Prop_muxf8_I0_O)      0.085     2.658 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=2, routed)           1.870     4.528    vga_image_gen_inst/pic_data[8]
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.264     4.792 r  vga_image_gen_inst/n1d[3]_i_11/O
                         net (fo=4, routed)           0.650     5.442    vga_image_gen_inst/n1d[3]_i_11_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I2_O)        0.105     5.547 r  vga_image_gen_inst/n1d[2]_i_5__0/O
                         net (fo=2, routed)           0.634     6.181    vga_image_gen_inst/n1d[2]_i_5__0_n_0
    SLICE_X40Y79         LUT3 (Prop_lut3_I0_O)        0.105     6.286 r  vga_image_gen_inst/n1d[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.286    hdmi_ctrl_inst/encode_inst2/n1d_reg[3]_0[1]
    SLICE_X40Y79         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.235    38.535    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X40Y79         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/n1d_reg[1]/C
                         clock pessimism             -0.530    38.004    
                         clock uncertainty           -0.186    37.819    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)        0.030    37.849    hdmi_ctrl_inst/encode_inst2/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         37.849    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                 31.563    

Slack (MET) :             31.635ns  (required time - arrival time)
  Source:                 vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.035ns  (logic 3.173ns (39.488%)  route 4.862ns (60.511%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.535 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.819ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.411    -1.819    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.125     0.306 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.963     2.269    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ram_douta[8]
    SLICE_X48Y41         LUT6 (Prop_lut6_I5_O)        0.105     2.374 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.374    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3_n_0
    SLICE_X48Y41         MUXF7 (Prop_muxf7_I0_O)      0.199     2.573 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.573    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_1_n_0
    SLICE_X48Y41         MUXF8 (Prop_muxf8_I0_O)      0.085     2.658 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=2, routed)           1.870     4.528    vga_image_gen_inst/pic_data[8]
    SLICE_X42Y77         LUT3 (Prop_lut3_I0_O)        0.264     4.792 r  vga_image_gen_inst/n1d[3]_i_11/O
                         net (fo=4, routed)           0.650     5.442    vga_image_gen_inst/n1d[3]_i_11_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I2_O)        0.127     5.569 f  vga_image_gen_inst/n1d[3]_i_6__1/O
                         net (fo=1, routed)           0.379     5.948    vga_image_gen_inst/n1d[3]_i_6__1_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.268     6.216 r  vga_image_gen_inst/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000     6.216    hdmi_ctrl_inst/encode_inst2/n1d_reg[3]_0[3]
    SLICE_X41Y79         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.235    38.535    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X41Y79         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/n1d_reg[3]/C
                         clock pessimism             -0.530    38.004    
                         clock uncertainty           -0.186    37.819    
    SLICE_X41Y79         FDRE (Setup_fdre_C_D)        0.032    37.851    hdmi_ctrl_inst/encode_inst2/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         37.851    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                 31.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.554    -0.533    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X39Y81         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.339    hdmi_ctrl_inst/encode_inst2/q_m_reg_reg_n_0_[3]
    SLICE_X38Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.294 r  hdmi_ctrl_inst/encode_inst2/data_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.294    hdmi_ctrl_inst/encode_inst2/data_out[3]_i_1__0_n_0
    SLICE_X38Y81         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.820    -0.305    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X38Y81         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/C
                         clock pessimism             -0.215    -0.520    
    SLICE_X38Y81         FDCE (Hold_fdce_C_D)         0.121    -0.399    hdmi_ctrl_inst/encode_inst2/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga_image_gen_inst/pix_data_bar_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/data_in_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.137%)  route 0.277ns (59.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.549    -0.538    vga_image_gen_inst/c0_1x
    SLICE_X36Y76         FDRE                                         r  vga_image_gen_inst/pix_data_bar_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_image_gen_inst/pix_data_bar_reg[16]/Q
                         net (fo=14, routed)          0.277    -0.120    vga_image_gen_inst/pix_data_bar[16]
    SLICE_X32Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.075 r  vga_image_gen_inst/data_in_q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    hdmi_ctrl_inst/encode_inst1/data_in_q_reg[7]_0[5]
    SLICE_X32Y76         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/data_in_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.814    -0.311    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X32Y76         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/data_in_q_reg[5]/C
                         clock pessimism              0.034    -0.277    
    SLICE_X32Y76         FDRE (Hold_fdre_C_D)         0.092    -0.185    hdmi_ctrl_inst/encode_inst1/data_in_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.227ns (45.470%)  route 0.272ns (54.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.551    -0.536    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X36Y77         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.408 r  hdmi_ctrl_inst/encode_inst1/c1_reg_reg/Q
                         net (fo=3, routed)           0.272    -0.136    hdmi_ctrl_inst/encode_inst1/c1_reg
    SLICE_X34Y78         LUT6 (Prop_lut6_I4_O)        0.099    -0.037 r  hdmi_ctrl_inst/encode_inst1/data_out[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.037    hdmi_ctrl_inst/encode_inst1/data_out[9]_i_1_n_0
    SLICE_X34Y78         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.817    -0.309    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X34Y78         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/C
                         clock pessimism              0.034    -0.275    
    SLICE_X34Y78         FDCE (Hold_fdce_C_D)         0.121    -0.154    hdmi_ctrl_inst/encode_inst1/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.551    -0.536    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X36Y77         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  hdmi_ctrl_inst/encode_inst1/c1_q_reg/Q
                         net (fo=1, routed)           0.064    -0.331    hdmi_ctrl_inst/encode_inst1/c1_q
    SLICE_X36Y77         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.816    -0.309    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X36Y77         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
                         clock pessimism             -0.227    -0.536    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.075    -0.461    hdmi_ctrl_inst/encode_inst1/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst3/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.555    -0.532    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X43Y82         FDRE                                         r  hdmi_ctrl_inst/encode_inst3/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  hdmi_ctrl_inst/encode_inst3/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.086    -0.305    hdmi_ctrl_inst/encode_inst3/q_m_reg_reg_n_0_[2]
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.045    -0.260 r  hdmi_ctrl_inst/encode_inst3/data_out[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.260    hdmi_ctrl_inst/encode_inst3/data_out[2]_i_1__1_n_0
    SLICE_X42Y82         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.822    -0.303    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X42Y82         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/C
                         clock pessimism             -0.216    -0.519    
    SLICE_X42Y82         FDCE (Hold_fdce_C_D)         0.120    -0.399    hdmi_ctrl_inst/encode_inst3/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 vga_image_gen_inst/rom_addr_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.141ns (22.470%)  route 0.487ns (77.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.551    -0.536    vga_image_gen_inst/c0_1x
    SLICE_X37Y77         FDPE                                         r  vga_image_gen_inst/rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.395 r  vga_image_gen_inst/rom_addr_reg[9]/Q
                         net (fo=46, routed)          0.487     0.091    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y15         RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.860    -0.266    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.034    -0.232    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.049    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga_image_gen_inst/rom_addr_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.141ns (21.262%)  route 0.522ns (78.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.551    -0.536    vga_image_gen_inst/c0_1x
    SLICE_X37Y77         FDPE                                         r  vga_image_gen_inst/rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77         FDPE (Prop_fdpe_C_Q)         0.141    -0.395 r  vga_image_gen_inst/rom_addr_reg[11]/Q
                         net (fo=46, routed)          0.522     0.127    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y16         RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.865    -0.261    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.034    -0.227    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.044    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga_image_gen_inst/pix_data_bar_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/data_in_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.777%)  route 0.365ns (66.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.549    -0.538    vga_image_gen_inst/c0_1x
    SLICE_X36Y76         FDRE                                         r  vga_image_gen_inst/pix_data_bar_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_image_gen_inst/pix_data_bar_reg[16]/Q
                         net (fo=14, routed)          0.365    -0.032    vga_image_gen_inst/pix_data_bar[16]
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.045     0.013 r  vga_image_gen_inst/data_in_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.013    hdmi_ctrl_inst/encode_inst1/data_in_q_reg[7]_0[6]
    SLICE_X34Y75         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/data_in_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.812    -0.313    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X34Y75         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/data_in_q_reg[6]/C
                         clock pessimism              0.034    -0.279    
    SLICE_X34Y75         FDRE (Hold_fdre_C_D)         0.121    -0.158    hdmi_ctrl_inst/encode_inst1/data_in_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vga_image_gen_inst/pix_data_bar_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/data_in_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.715%)  route 0.366ns (66.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.549    -0.538    vga_image_gen_inst/c0_1x
    SLICE_X36Y76         FDRE                                         r  vga_image_gen_inst/pix_data_bar_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_image_gen_inst/pix_data_bar_reg[16]/Q
                         net (fo=14, routed)          0.366    -0.031    vga_image_gen_inst/pix_data_bar[16]
    SLICE_X34Y75         LUT4 (Prop_lut4_I2_O)        0.045     0.014 r  vga_image_gen_inst/data_in_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.014    hdmi_ctrl_inst/encode_inst1/data_in_q_reg[7]_0[3]
    SLICE_X34Y75         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/data_in_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.812    -0.313    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X34Y75         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/data_in_q_reg[3]/C
                         clock pessimism              0.034    -0.279    
    SLICE_X34Y75         FDRE (Hold_fdre_C_D)         0.120    -0.159    hdmi_ctrl_inst/encode_inst1/data_in_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga_image_gen_inst/pix_data_bar_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/data_in_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.409%)  route 0.371ns (66.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.549    -0.538    vga_image_gen_inst/c0_1x
    SLICE_X36Y76         FDRE                                         r  vga_image_gen_inst/pix_data_bar_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_image_gen_inst/pix_data_bar_reg[16]/Q
                         net (fo=14, routed)          0.371    -0.026    vga_image_gen_inst/pix_data_bar[16]
    SLICE_X34Y76         LUT6 (Prop_lut6_I2_O)        0.045     0.019 r  vga_image_gen_inst/data_in_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.019    hdmi_ctrl_inst/encode_inst1/data_in_q_reg[7]_0[1]
    SLICE_X34Y76         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/data_in_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.813    -0.312    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X34Y76         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/data_in_q_reg[1]/C
                         clock pessimism              0.034    -0.278    
    SLICE_X34Y76         FDRE (Hold_fdre_C_D)         0.120    -0.158    hdmi_ctrl_inst/encode_inst1/data_in_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_1x_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X2Y19    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y12    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y11    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y4     vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y6     vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y13    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X2Y11    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y5     vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X2Y18    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y7     vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y72    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_42_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y55    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_52_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y78    hdmi_ctrl_inst/encode_inst1/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y78    hdmi_ctrl_inst/encode_inst1/cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y72    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_32_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y75    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y75    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y78    hdmi_ctrl_inst/encode_inst1/data_in_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y78    hdmi_ctrl_inst/encode_inst1/data_in_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y76    hdmi_ctrl_inst/encode_inst1/data_in_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X55Y69    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_37_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y69    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_47_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y84    hdmi_ctrl_inst/encode_inst3/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y83    hdmi_ctrl_inst/encode_inst3/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y81    hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y81    hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y81    hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y81    hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y77    hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y77    hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  c1_5x_clk_wiz_0
  To Clock:  c1_5x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.379ns (14.117%)  route 2.306ns (85.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.885ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.345    -1.885    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X36Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.379    -1.506 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           2.306     0.799    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y132        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.447     6.746    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    OLOGIC_X0Y132        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/C
                         clock pessimism             -0.523     6.223    
                         clock uncertainty           -0.124     6.098    
    OLOGIC_X0Y132        ODDR (Setup_oddr_C_D1)      -0.707     5.391    hdmi_ctrl_inst/par2ser_inst2/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.391    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.379ns (14.420%)  route 2.249ns (85.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.884ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.346    -1.884    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X37Y84         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.379    -1.505 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           2.249     0.744    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[0]
    OLOGIC_X0Y132        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.447     6.746    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    OLOGIC_X0Y132        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/C
                         clock pessimism             -0.523     6.223    
                         clock uncertainty           -0.124     6.098    
    OLOGIC_X0Y132        ODDR (Setup_oddr_C_D2)      -0.707     5.391    hdmi_ctrl_inst/par2ser_inst2/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.391    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.379ns (14.610%)  route 2.215ns (85.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 6.743 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.891ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.339    -1.891    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X33Y78         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.379    -1.512 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           2.215     0.703    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[0]
    OLOGIC_X0Y130        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.444     6.743    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    OLOGIC_X0Y130        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/C
                         clock pessimism             -0.523     6.220    
                         clock uncertainty           -0.124     6.095    
    OLOGIC_X0Y130        ODDR (Setup_oddr_C_D2)      -0.707     5.388    hdmi_ctrl_inst/par2ser_inst1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.388    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.433ns (17.966%)  route 1.977ns (82.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 6.749 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.884ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.346    -1.884    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X42Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.433    -1.451 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           1.977     0.526    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y116        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.450     6.749    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    OLOGIC_X0Y116        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/C
                         clock pessimism             -0.523     6.226    
                         clock uncertainty           -0.124     6.101    
    OLOGIC_X0Y116        ODDR (Setup_oddr_C_D1)      -0.707     5.394    hdmi_ctrl_inst/par2ser_inst3/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.394    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.379ns (16.162%)  route 1.966ns (83.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 6.749 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.886ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.344    -1.886    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X43Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.379    -1.507 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           1.966     0.459    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[0]
    OLOGIC_X0Y116        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.450     6.749    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    OLOGIC_X0Y116        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/C
                         clock pessimism             -0.523     6.226    
                         clock uncertainty           -0.124     6.101    
    OLOGIC_X0Y116        ODDR (Setup_oddr_C_D2)      -0.707     5.394    hdmi_ctrl_inst/par2ser_inst3/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.394    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.379ns (16.721%)  route 1.888ns (83.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 6.743 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.887ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.343    -1.887    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X32Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.379    -1.508 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           1.888     0.379    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y130        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.444     6.743    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    OLOGIC_X0Y130        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/C
                         clock pessimism             -0.523     6.220    
                         clock uncertainty           -0.124     6.095    
    OLOGIC_X0Y130        ODDR (Setup_oddr_C_D1)      -0.707     5.388    hdmi_ctrl_inst/par2ser_inst1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.388    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.633ns (36.861%)  route 1.084ns (63.139%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 6.532 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.889ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.341    -1.889    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X34Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398    -1.491 r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/Q
                         net (fo=13, routed)          1.084    -0.407    hdmi_ctrl_inst/par2ser_inst1/p_4_in
    SLICE_X33Y78         LUT2 (Prop_lut2_I0_O)        0.235    -0.172 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[4]_i_1_n_0
    SLICE_X33Y78         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.232     6.532    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X33Y78         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/C
                         clock pessimism             -0.464     6.068    
                         clock uncertainty           -0.124     5.943    
    SLICE_X33Y78         FDRE (Setup_fdre_C_D)        0.032     5.975    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]
  -------------------------------------------------------------------
                         required time                          5.975    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.379ns (46.268%)  route 0.440ns (53.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 6.743 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.575    -1.656    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X0Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.379    -1.277 r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.440    -0.837    hdmi_ctrl_inst/par2ser_inst4/data_fall_s[0]
    OLOGIC_X0Y128        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.444     6.743    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    OLOGIC_X0Y128        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/C
                         clock pessimism             -0.456     6.287    
                         clock uncertainty           -0.124     6.163    
    OLOGIC_X0Y128        ODDR (Setup_oddr_C_D2)      -0.707     5.456    hdmi_ctrl_inst/par2ser_inst4/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.456    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  6.292    

Slack (MET) :             6.403ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.633ns (43.245%)  route 0.831ns (56.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 6.536 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.889ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.341    -1.889    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X34Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.398    -1.491 r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/Q
                         net (fo=13, routed)          0.831    -0.661    hdmi_ctrl_inst/par2ser_inst1/p_4_in
    SLICE_X32Y81         LUT3 (Prop_lut3_I1_O)        0.235    -0.426 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.426    hdmi_ctrl_inst/par2ser_inst1/data_rise_s[0]_i_1_n_0
    SLICE_X32Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.236     6.536    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X32Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/C
                         clock pessimism             -0.464     6.072    
                         clock uncertainty           -0.124     5.947    
    SLICE_X32Y81         FDRE (Setup_fdre_C_D)        0.030     5.977    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                          5.977    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  6.403    

Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.379ns (55.737%)  route 0.301ns (44.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 6.743 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.575    -1.656    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.379    -1.277 r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.301    -0.976    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y128        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.444     6.743    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    OLOGIC_X0Y128        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/C
                         clock pessimism             -0.456     6.287    
                         clock uncertainty           -0.124     6.163    
    OLOGIC_X0Y128        ODDR (Setup_oddr_C_D1)      -0.707     5.456    hdmi_ctrl_inst/par2ser_inst4/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.456    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  6.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.249ns (73.869%)  route 0.088ns (26.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.553    -0.534    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X34Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.386 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]/Q
                         net (fo=1, routed)           0.088    -0.298    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg_n_0_[4]
    SLICE_X34Y81         LUT3 (Prop_lut3_I2_O)        0.101    -0.197 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    hdmi_ctrl_inst/par2ser_inst1/data_rise_s[3]_i_1_n_0
    SLICE_X34Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.819    -0.306    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X34Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/C
                         clock pessimism             -0.228    -0.534    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.131    -0.403    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (51.030%)  route 0.123ns (48.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.666    -0.421    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y129         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.128    -0.293 r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[3]/Q
                         net (fo=2, routed)           0.123    -0.170    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg_n_0_[3]
    SLICE_X1Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.938    -0.188    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]/C
                         clock pessimism             -0.220    -0.408    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.016    -0.392    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.232ns (67.872%)  route 0.110ns (32.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.557    -0.530    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X37Y84         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.128    -0.402 r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/Q
                         net (fo=13, routed)          0.110    -0.292    hdmi_ctrl_inst/par2ser_inst2/p_4_in
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.104    -0.188 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[1]_i_1_n_0
    SLICE_X37Y84         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.823    -0.302    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X37Y84         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/C
                         clock pessimism             -0.228    -0.530    
    SLICE_X37Y84         FDRE (Hold_fdre_C_D)         0.107    -0.423    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.207ns (56.182%)  route 0.161ns (43.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.556    -0.531    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X42Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/Q
                         net (fo=1, routed)           0.161    -0.206    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg_n_0_[2]
    SLICE_X42Y83         LUT3 (Prop_lut3_I2_O)        0.043    -0.163 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    hdmi_ctrl_inst/par2ser_inst3/data_rise_s[1]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.824    -0.302    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X42Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/C
                         clock pessimism             -0.229    -0.531    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.131    -0.400    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.421%)  route 0.166ns (47.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.666    -0.421    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X0Y129         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.280 r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[1]/Q
                         net (fo=2, routed)           0.166    -0.114    hdmi_ctrl_inst/par2ser_inst4/cnt_reg_n_0_[1]
    SLICE_X0Y129         LUT2 (Prop_lut2_I1_O)        0.042    -0.072 r  hdmi_ctrl_inst/par2ser_inst4/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    hdmi_ctrl_inst/par2ser_inst4/cnt[2]_i_1_n_0
    SLICE_X0Y129         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.939    -0.187    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X0Y129         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/C
                         clock pessimism             -0.234    -0.421    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.107    -0.314    hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.226ns (67.298%)  route 0.110ns (32.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.557    -0.530    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X37Y84         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.128    -0.402 r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/Q
                         net (fo=13, routed)          0.110    -0.292    hdmi_ctrl_inst/par2ser_inst2/p_4_in
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.098    -0.194 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[0]_i_1_n_0
    SLICE_X37Y84         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.823    -0.302    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X37Y84         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/C
                         clock pessimism             -0.228    -0.530    
    SLICE_X37Y84         FDRE (Hold_fdre_C_D)         0.092    -0.438    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst3/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.489%)  route 0.173ns (45.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.556    -0.531    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X42Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  hdmi_ctrl_inst/par2ser_inst3/cnt_reg[0]/Q
                         net (fo=3, routed)           0.173    -0.194    hdmi_ctrl_inst/par2ser_inst3/cnt_reg_n_0_[0]
    SLICE_X42Y83         LUT3 (Prop_lut3_I1_O)        0.043    -0.151 r  hdmi_ctrl_inst/par2ser_inst3/cnt[2]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.151    hdmi_ctrl_inst/par2ser_inst3/cnt[2]_i_1__4_n_0
    SLICE_X42Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.824    -0.302    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X42Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/cnt_reg[2]/C
                         clock pessimism             -0.229    -0.531    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.131    -0.400    hdmi_ctrl_inst/par2ser_inst3/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.489%)  route 0.173ns (45.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.553    -0.534    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X34Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/Q
                         net (fo=3, routed)           0.173    -0.197    hdmi_ctrl_inst/par2ser_inst1/cnt_reg_n_0_[0]
    SLICE_X34Y81         LUT3 (Prop_lut3_I1_O)        0.043    -0.154 r  hdmi_ctrl_inst/par2ser_inst1/cnt[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.154    hdmi_ctrl_inst/par2ser_inst1/cnt[2]_i_1__2_n_0
    SLICE_X34Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.819    -0.306    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X34Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
                         clock pessimism             -0.228    -0.534    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.131    -0.403    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.251ns (65.936%)  route 0.130ns (34.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.553    -0.534    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X34Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.386 r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/Q
                         net (fo=13, routed)          0.130    -0.256    hdmi_ctrl_inst/par2ser_inst1/p_4_in
    SLICE_X34Y81         LUT2 (Prop_lut2_I0_O)        0.103    -0.153 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    hdmi_ctrl_inst/par2ser_inst1/data_rise_s[4]_i_1_n_0
    SLICE_X34Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.819    -0.306    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X34Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]/C
                         clock pessimism             -0.228    -0.534    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.131    -0.403    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.247ns (65.574%)  route 0.130ns (34.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.553    -0.534    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X34Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.386 r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/Q
                         net (fo=13, routed)          0.130    -0.256    hdmi_ctrl_inst/par2ser_inst1/p_4_in
    SLICE_X34Y81         LUT3 (Prop_lut3_I1_O)        0.099    -0.157 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    hdmi_ctrl_inst/par2ser_inst1/data_rise_s[2]_i_1_n_0
    SLICE_X34Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.819    -0.306    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X34Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/C
                         clock pessimism             -0.228    -0.534    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.413    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1_5x_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0   clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y130   hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y132   hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y116   hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y128   hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X34Y81    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X34Y81    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X34Y81    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X33Y78    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y81    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y81    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y81    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y81    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y81    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y81    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X33Y78    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X33Y78    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X33Y78    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X33Y78    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y128    hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X0Y128    hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X1Y128    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X1Y128    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X1Y128    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y81    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y81    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y81    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y81    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y81    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y2   clk_gen_inst/clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  c0_1x_clk_wiz_0
  To Clock:  c1_5x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.538ns (24.525%)  route 1.656ns (75.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 6.537 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.886ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.344    -1.886    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X42Y81         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDCE (Prop_fdce_C_Q)         0.433    -1.453 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[9]/Q
                         net (fo=1, routed)           1.656     0.202    hdmi_ctrl_inst/par2ser_inst3/Q[9]
    SLICE_X43Y81         LUT2 (Prop_lut2_I1_O)        0.105     0.307 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.307    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[4]_i_1_n_0
    SLICE_X43Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.237     6.537    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X43Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]/C
                         clock pessimism             -0.604     5.933    
                         clock uncertainty           -0.306     5.628    
    SLICE_X43Y81         FDRE (Setup_fdre_C_D)        0.032     5.660    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]
  -------------------------------------------------------------------
                         required time                          5.660    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.484ns (23.026%)  route 1.618ns (76.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 6.532 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.891ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.339    -1.891    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X32Y78         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDCE (Prop_fdce_C_Q)         0.379    -1.512 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[1]/Q
                         net (fo=1, routed)           1.618     0.106    hdmi_ctrl_inst/par2ser_inst1/Q[1]
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.105     0.211 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.211    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[0]_i_1_n_0
    SLICE_X33Y78         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.232     6.532    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X33Y78         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
                         clock pessimism             -0.604     5.928    
                         clock uncertainty           -0.306     5.623    
    SLICE_X33Y78         FDRE (Setup_fdre_C_D)        0.030     5.653    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                          5.653    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.494ns (23.655%)  route 1.594ns (76.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 6.538 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.886ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.344    -1.886    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X36Y82         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.379    -1.507 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/Q
                         net (fo=1, routed)           1.594     0.087    hdmi_ctrl_inst/par2ser_inst2/Q[6]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.115     0.202 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.202    hdmi_ctrl_inst/par2ser_inst2/data_rise_s[3]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.238     6.538    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X36Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/C
                         clock pessimism             -0.604     5.934    
                         clock uncertainty           -0.306     5.629    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.069     5.698    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.484ns (23.587%)  route 1.568ns (76.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 6.538 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.886ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.344    -1.886    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X36Y82         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.379    -1.507 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[4]/Q
                         net (fo=1, routed)           1.568     0.061    hdmi_ctrl_inst/par2ser_inst2/Q[4]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.105     0.166 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.166    hdmi_ctrl_inst/par2ser_inst2/data_rise_s[2]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.238     6.538    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X36Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/C
                         clock pessimism             -0.604     5.934    
                         clock uncertainty           -0.306     5.629    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.033     5.662    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          5.662    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.484ns (23.902%)  route 1.541ns (76.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 6.538 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.886ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.344    -1.886    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X36Y82         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.379    -1.507 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[0]/Q
                         net (fo=1, routed)           1.541     0.033    hdmi_ctrl_inst/par2ser_inst2/Q[0]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.105     0.138 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.138    hdmi_ctrl_inst/par2ser_inst2/data_rise_s[0]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.238     6.538    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X36Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/C
                         clock pessimism             -0.604     5.934    
                         clock uncertainty           -0.306     5.629    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.032     5.661    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                          5.661    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.506ns (24.690%)  route 1.543ns (75.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 6.538 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.886ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.344    -1.886    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X36Y82         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDCE (Prop_fdce_C_Q)         0.379    -1.507 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[2]/Q
                         net (fo=1, routed)           1.543     0.036    hdmi_ctrl_inst/par2ser_inst2/Q[2]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.127     0.163 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.163    hdmi_ctrl_inst/par2ser_inst2/data_rise_s[1]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.238     6.538    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X36Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/C
                         clock pessimism             -0.604     5.934    
                         clock uncertainty           -0.306     5.629    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.069     5.698    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.599ns (29.315%)  route 1.444ns (70.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 6.538 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.889ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.341    -1.889    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X35Y81         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDCE (Prop_fdce_C_Q)         0.348    -1.541 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/Q
                         net (fo=1, routed)           1.444    -0.097    hdmi_ctrl_inst/par2ser_inst2/Q[8]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.251     0.154 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.154    hdmi_ctrl_inst/par2ser_inst2/data_rise_s[4]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.238     6.538    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X36Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/C
                         clock pessimism             -0.604     5.934    
                         clock uncertainty           -0.306     5.629    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.069     5.698    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.538ns (26.436%)  route 1.497ns (73.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 6.533 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.893ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.337    -1.893    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X34Y78         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDCE (Prop_fdce_C_Q)         0.433    -1.460 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[4]/Q
                         net (fo=1, routed)           1.497     0.037    hdmi_ctrl_inst/par2ser_inst1/Q[4]
    SLICE_X34Y81         LUT3 (Prop_lut3_I0_O)        0.105     0.142 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.142    hdmi_ctrl_inst/par2ser_inst1/data_rise_s[2]_i_1_n_0
    SLICE_X34Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.233     6.533    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X34Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/C
                         clock pessimism             -0.604     5.929    
                         clock uncertainty           -0.306     5.624    
    SLICE_X34Y81         FDRE (Setup_fdre_C_D)        0.074     5.698    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.498ns (24.545%)  route 1.531ns (75.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 6.536 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.889ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.341    -1.889    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X32Y79         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.379    -1.510 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[2]/Q
                         net (fo=1, routed)           1.531     0.021    hdmi_ctrl_inst/par2ser_inst1/Q[2]
    SLICE_X32Y81         LUT3 (Prop_lut3_I0_O)        0.119     0.140 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.140    hdmi_ctrl_inst/par2ser_inst1/data_rise_s[1]_i_1_n_0
    SLICE_X32Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.236     6.536    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X32Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/C
                         clock pessimism             -0.604     5.932    
                         clock uncertainty           -0.306     5.627    
    SLICE_X32Y81         FDRE (Setup_fdre_C_D)        0.069     5.696    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          5.696    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.484ns (24.415%)  route 1.498ns (75.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 6.532 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.891ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         1.339    -1.891    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X32Y78         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDCE (Prop_fdce_C_Q)         0.379    -1.512 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[5]/Q
                         net (fo=1, routed)           1.498    -0.014    hdmi_ctrl_inst/par2ser_inst1/Q[5]
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.105     0.091 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.091    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[2]_i_1_n_0
    SLICE_X33Y78         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.232     6.532    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X33Y78         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/C
                         clock pessimism             -0.604     5.928    
                         clock uncertainty           -0.306     5.623    
    SLICE_X33Y78         FDRE (Setup_fdre_C_D)        0.032     5.655    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                          5.655    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  5.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.209ns (25.423%)  route 0.613ns (74.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.554    -0.533    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X38Y81         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[1]/Q
                         net (fo=1, routed)           0.613     0.244    hdmi_ctrl_inst/par2ser_inst2/Q[1]
    SLICE_X37Y84         LUT3 (Prop_lut3_I0_O)        0.045     0.289 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.289    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[0]_i_1_n_0
    SLICE_X37Y84         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.823    -0.302    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X37Y84         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.306     0.090    
    SLICE_X37Y84         FDRE (Hold_fdre_C_D)         0.092     0.182    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.416%)  route 0.647ns (75.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.555    -0.532    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X42Y82         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[4]/Q
                         net (fo=1, routed)           0.647     0.279    hdmi_ctrl_inst/par2ser_inst3/Q[4]
    SLICE_X42Y83         LUT3 (Prop_lut3_I0_O)        0.045     0.324 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.324    hdmi_ctrl_inst/par2ser_inst3/data_rise_s[2]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.824    -0.302    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X42Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.306     0.090    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.121     0.211    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.209ns (25.140%)  route 0.622ns (74.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.550    -0.537    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X34Y78         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/Q
                         net (fo=1, routed)           0.622     0.249    hdmi_ctrl_inst/par2ser_inst1/Q[9]
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.045     0.294 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.294    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[4]_i_1_n_0
    SLICE_X33Y78         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.817    -0.308    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X33Y78         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/C
                         clock pessimism              0.087    -0.222    
                         clock uncertainty            0.306     0.084    
    SLICE_X33Y78         FDRE (Hold_fdre_C_D)         0.092     0.176    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.176    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.184ns (21.751%)  route 0.662ns (78.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.551    -0.536    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X32Y78         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/Q
                         net (fo=1, routed)           0.662     0.267    hdmi_ctrl_inst/par2ser_inst1/Q[7]
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.043     0.310 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.310    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[3]_i_1_n_0
    SLICE_X33Y78         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.817    -0.308    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X33Y78         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/C
                         clock pessimism              0.087    -0.222    
                         clock uncertainty            0.306     0.084    
    SLICE_X33Y78         FDRE (Hold_fdre_C_D)         0.107     0.191    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.208ns (24.495%)  route 0.641ns (75.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.554    -0.533    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X38Y81         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/Q
                         net (fo=1, routed)           0.641     0.272    hdmi_ctrl_inst/par2ser_inst2/Q[3]
    SLICE_X37Y84         LUT3 (Prop_lut3_I0_O)        0.044     0.316 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.316    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[1]_i_1_n_0
    SLICE_X37Y84         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.823    -0.302    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X37Y84         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.306     0.090    
    SLICE_X37Y84         FDRE (Hold_fdre_C_D)         0.107     0.197    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.185ns (21.078%)  route 0.693ns (78.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.555    -0.532    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X44Y81         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[6]/Q
                         net (fo=1, routed)           0.693     0.302    hdmi_ctrl_inst/par2ser_inst3/Q[6]
    SLICE_X42Y83         LUT3 (Prop_lut3_I0_O)        0.044     0.346 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.346    hdmi_ctrl_inst/par2ser_inst3/data_rise_s[3]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.824    -0.302    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X42Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.306     0.090    
    SLICE_X42Y83         FDRE (Hold_fdre_C_D)         0.131     0.221    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.221    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.225ns (26.152%)  route 0.635ns (73.848%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.553    -0.534    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X35Y81         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDCE (Prop_fdce_C_Q)         0.128    -0.406 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/Q
                         net (fo=1, routed)           0.635     0.229    hdmi_ctrl_inst/par2ser_inst2/Q[8]
    SLICE_X36Y83         LUT2 (Prop_lut2_I1_O)        0.097     0.326 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.326    hdmi_ctrl_inst/par2ser_inst2/data_rise_s[4]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.822    -0.303    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X36Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/C
                         clock pessimism              0.087    -0.217    
                         clock uncertainty            0.306     0.089    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.107     0.196    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.209ns (23.829%)  route 0.668ns (76.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.550    -0.537    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X34Y78         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[4]/Q
                         net (fo=1, routed)           0.668     0.295    hdmi_ctrl_inst/par2ser_inst1/Q[4]
    SLICE_X34Y81         LUT3 (Prop_lut3_I0_O)        0.045     0.340 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.340    hdmi_ctrl_inst/par2ser_inst1/data_rise_s[2]_i_1_n_0
    SLICE_X34Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.819    -0.306    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X34Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/C
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.306     0.086    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121     0.207    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.184ns (21.115%)  route 0.687ns (78.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.555    -0.532    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X44Y81         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/Q
                         net (fo=1, routed)           0.687     0.296    hdmi_ctrl_inst/par2ser_inst3/Q[7]
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.043     0.339 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.339    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1_n_0
    SLICE_X43Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.822    -0.304    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X43Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/C
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.306     0.088    
    SLICE_X43Y81         FDRE (Hold_fdre_C_D)         0.107     0.195    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.185ns (20.605%)  route 0.713ns (79.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=273, routed)         0.552    -0.535    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X32Y79         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/Q
                         net (fo=1, routed)           0.713     0.319    hdmi_ctrl_inst/par2ser_inst1/Q[6]
    SLICE_X34Y81         LUT3 (Prop_lut3_I0_O)        0.044     0.363 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.363    hdmi_ctrl_inst/par2ser_inst1/data_rise_s[3]_i_1_n_0
    SLICE_X34Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.819    -0.306    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X34Y81         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/C
                         clock pessimism              0.087    -0.220    
                         clock uncertainty            0.306     0.086    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.131     0.217    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.146    





