i2_receiver.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/3c1a/i2_receiver.v,
design_1_i2s_receiver_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_i2s_receiver_0_0/sim/design_1_i2s_receiver_0_0.v,
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,
i2s_transceiver.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/898a/i2s_transceiver.v,
design_1_i2s_transceiver_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_i2s_transceiver_0_0/sim/design_1_i2s_transceiver_0_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
