{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 18 16:01:41 2011 " "Info: Processing started: Sun Dec 18 16:01:41 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter10 -c counter10 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter10 -c counter10 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iclk " "Info: Assuming node \"iclk\" is an undefined clock" {  } { { "counter10.v" "" { Text "D:/dc_counter10/counter10.v" 2 -1 0 } } { "f:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "iclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "f:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_50:d6\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_50:d6\|Q\" as buffer" {  } { { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 50 -1 0 } } { "f:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_50:d6\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d5\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d5\|Q\" as buffer" {  } { { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 23 -1 0 } } { "f:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d5\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d4\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d4\|Q\" as buffer" {  } { { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 23 -1 0 } } { "f:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d4\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d3\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d3\|Q\" as buffer" {  } { { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 23 -1 0 } } { "f:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d3\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d2\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d2\|Q\" as buffer" {  } { { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 23 -1 0 } } { "f:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d2\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d1\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d1\|Q\" as buffer" {  } { { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 23 -1 0 } } { "f:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d0\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d0\|Q\" as buffer" {  } { { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 23 -1 0 } } { "f:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d0\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "iclk register q\[2\]~reg0 register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\] 67.79 MHz 14.752 ns Internal " "Info: Clock \"iclk\" has Internal fmax of 67.79 MHz between source register \"q\[2\]~reg0\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\]\" (period= 14.752 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.384 ns + Longest register register " "Info: + Longest register to register delay is 1.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[2\]~reg0 1 REG LCFF_X47_Y25_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y25_N17; Fanout = 7; REG Node = 'q\[2\]~reg0'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2]~reg0 } "NODE_NAME" } } { "counter10.v" "" { Text "D:/dc_counter10/counter10.v" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.398 ns) 0.744 ns Equal0~0 2 COMB LCCOMB_X47_Y25_N20 3 " "Info: 2: + IC(0.346 ns) + CELL(0.398 ns) = 0.744 ns; Loc. = LCCOMB_X47_Y25_N20; Fanout = 3; COMB Node = 'Equal0~0'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { q[2]~reg0 Equal0~0 } "NODE_NAME" } } { "counter10.v" "" { Text "D:/dc_counter10/counter10.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.366 ns) 1.384 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\] 3 REG LCFF_X47_Y25_N29 1 " "Info: 3: + IC(0.274 ns) + CELL(0.366 ns) = 1.384 ns; Loc. = LCFF_X47_Y25_N29; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\]'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { Equal0~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "f:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.764 ns ( 55.20 % ) " "Info: Total cell delay = 0.764 ns ( 55.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.620 ns ( 44.80 % ) " "Info: Total interconnect delay = 0.620 ns ( 44.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { q[2]~reg0 Equal0~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.384 ns" { q[2]~reg0 {} Equal0~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] {} } { 0.000ns 0.346ns 0.274ns } { 0.000ns 0.398ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-13.154 ns - Smallest " "Info: - Smallest clock skew is -13.154 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk destination 2.845 ns + Shortest register " "Info: + Shortest clock path from clock \"iclk\" to destination register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iclk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iclk'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "counter10.v" "" { Text "D:/dc_counter10/counter10.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iclk~clkctrl 2 COMB CLKCTRL_G14 172 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 172; COMB Node = 'iclk~clkctrl'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iclk iclk~clkctrl } "NODE_NAME" } } { "counter10.v" "" { Text "D:/dc_counter10/counter10.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.537 ns) 2.845 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\] 3 REG LCFF_X47_Y25_N29 1 " "Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.845 ns; Loc. = LCFF_X47_Y25_N29; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\]'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { iclk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "f:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.58 % ) " "Info: Total cell delay = 1.496 ns ( 52.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.349 ns ( 47.42 % ) " "Info: Total interconnect delay = 1.349 ns ( 47.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { iclk iclk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { iclk {} iclk~combout {} iclk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] {} } { 0.000ns 0.000ns 0.112ns 1.237ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk source 15.999 ns - Longest register " "Info: - Longest clock path from clock \"iclk\" to source register is 15.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iclk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iclk'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "counter10.v" "" { Text "D:/dc_counter10/counter10.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.787 ns) 2.365 ns clk_1hz:clk1\|divide_by_50:d6\|Q 2 REG LCFF_X50_Y2_N21 3 " "Info: 2: + IC(0.619 ns) + CELL(0.787 ns) = 2.365 ns; Loc. = LCFF_X50_Y2_N21; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_50:d6\|Q'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { iclk clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.033 ns) + CELL(0.787 ns) 5.185 ns clk_1hz:clk1\|divide_by_10:d5\|Q 3 REG LCFF_X50_Y33_N17 3 " "Info: 3: + IC(2.033 ns) + CELL(0.787 ns) = 5.185 ns; Loc. = LCFF_X50_Y33_N17; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d5\|Q'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 6.444 ns clk_1hz:clk1\|divide_by_10:d4\|Q 4 REG LCFF_X49_Y33_N17 3 " "Info: 4: + IC(0.472 ns) + CELL(0.787 ns) = 6.444 ns; Loc. = LCFF_X49_Y33_N17; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d4\|Q'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.787 ns) 7.939 ns clk_1hz:clk1\|divide_by_10:d3\|Q 5 REG LCFF_X50_Y32_N19 3 " "Info: 5: + IC(0.708 ns) + CELL(0.787 ns) = 7.939 ns; Loc. = LCFF_X50_Y32_N19; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d3\|Q'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.787 ns) 10.747 ns clk_1hz:clk1\|divide_by_10:d2\|Q 6 REG LCFF_X92_Y26_N19 3 " "Info: 6: + IC(2.021 ns) + CELL(0.787 ns) = 10.747 ns; Loc. = LCFF_X92_Y26_N19; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d2\|Q'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.787 ns) 12.210 ns clk_1hz:clk1\|divide_by_10:d1\|Q 7 REG LCFF_X94_Y26_N31 3 " "Info: 7: + IC(0.676 ns) + CELL(0.787 ns) = 12.210 ns; Loc. = LCFF_X94_Y26_N31; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d1\|Q'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 13.433 ns clk_1hz:clk1\|divide_by_10:d0\|Q 8 REG LCFF_X93_Y26_N17 2 " "Info: 8: + IC(0.436 ns) + CELL(0.787 ns) = 13.433 ns; Loc. = LCFF_X93_Y26_N17; Fanout = 2; REG Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.000 ns) 14.206 ns clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G5 4 " "Info: 9: + IC(0.773 ns) + CELL(0.000 ns) = 14.206 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.537 ns) 15.999 ns q\[2\]~reg0 10 REG LCFF_X47_Y25_N17 7 " "Info: 10: + IC(1.256 ns) + CELL(0.537 ns) = 15.999 ns; Loc. = LCFF_X47_Y25_N17; Fanout = 7; REG Node = 'q\[2\]~reg0'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { clk_1hz:clk1|divide_by_10:d0|Q~clkctrl q[2]~reg0 } "NODE_NAME" } } { "counter10.v" "" { Text "D:/dc_counter10/counter10.v" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 43.78 % ) " "Info: Total cell delay = 7.005 ns ( 43.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.994 ns ( 56.22 % ) " "Info: Total interconnect delay = 8.994 ns ( 56.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.999 ns" { iclk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl q[2]~reg0 } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.999 ns" { iclk {} iclk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} q[2]~reg0 {} } { 0.000ns 0.000ns 0.619ns 2.033ns 0.472ns 0.708ns 2.021ns 0.676ns 0.436ns 0.773ns 1.256ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { iclk iclk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { iclk {} iclk~combout {} iclk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] {} } { 0.000ns 0.000ns 0.112ns 1.237ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.999 ns" { iclk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl q[2]~reg0 } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.999 ns" { iclk {} iclk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} q[2]~reg0 {} } { 0.000ns 0.000ns 0.619ns 2.033ns 0.472ns 0.708ns 2.021ns 0.676ns 0.436ns 0.773ns 1.256ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter10.v" "" { Text "D:/dc_counter10/counter10.v" 15 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_signaltap.vhd" "" { Text "f:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { q[2]~reg0 Equal0~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.384 ns" { q[2]~reg0 {} Equal0~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] {} } { 0.000ns 0.346ns 0.274ns } { 0.000ns 0.398ns 0.366ns } "" } } { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { iclk iclk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { iclk {} iclk~combout {} iclk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] {} } { 0.000ns 0.000ns 0.112ns 1.237ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.999 ns" { iclk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl q[2]~reg0 } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.999 ns" { iclk {} iclk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} q[2]~reg0 {} } { 0.000ns 0.000ns 0.619ns 2.033ns 0.472ns 0.708ns 2.021ns 0.676ns 0.436ns 0.773ns 1.256ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\] register sld_hub:auto_hub\|tdo 133.44 MHz 7.494 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 133.44 MHz between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 7.494 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.536 ns + Longest register register " "Info: + Longest register to register delay is 3.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\] 1 REG LCFF_X48_Y29_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y29_N9; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\]'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "f:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.437 ns) 0.957 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~0 2 COMB LCCOMB_X48_Y29_N10 1 " "Info: 2: + IC(0.520 ns) + CELL(0.437 ns) = 0.957 ns; Loc. = LCCOMB_X48_Y29_N10; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~0'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "f:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.150 ns) 1.861 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1 3 COMB LCCOMB_X48_Y28_N26 1 " "Info: 3: + IC(0.754 ns) + CELL(0.150 ns) = 1.861 ns; Loc. = LCCOMB_X48_Y28_N26; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "f:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 2.534 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 4 COMB LCCOMB_X48_Y28_N16 1 " "Info: 4: + IC(0.253 ns) + CELL(0.420 ns) = 2.534 ns; Loc. = LCCOMB_X48_Y28_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "f:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 3.058 ns sld_hub:auto_hub\|tdo~3 5 COMB LCCOMB_X48_Y28_N12 1 " "Info: 5: + IC(0.249 ns) + CELL(0.275 ns) = 3.058 ns; Loc. = LCCOMB_X48_Y28_N12; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "f:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 3.452 ns sld_hub:auto_hub\|tdo~5 6 COMB LCCOMB_X48_Y28_N24 1 " "Info: 6: + IC(0.244 ns) + CELL(0.150 ns) = 3.452 ns; Loc. = LCCOMB_X48_Y28_N24; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "f:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.536 ns sld_hub:auto_hub\|tdo 7 REG LCFF_X48_Y28_N25 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.536 ns; Loc. = LCFF_X48_Y28_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "f:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 42.87 % ) " "Info: Total cell delay = 1.516 ns ( 42.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.020 ns ( 57.13 % ) " "Info: Total interconnect delay = 2.020 ns ( 57.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.536 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.536 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.520ns 0.754ns 0.253ns 0.249ns 0.244ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.420ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.671 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 213 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G2; Fanout = 213; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.537 ns) 4.671 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X48_Y28_N25 2 " "Info: 3: + IC(1.261 ns) + CELL(0.537 ns) = 4.671 ns; Loc. = LCFF_X48_Y28_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "f:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.50 % ) " "Info: Total cell delay = 0.537 ns ( 11.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.134 ns ( 88.50 % ) " "Info: Total interconnect delay = 4.134 ns ( 88.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.671 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.671 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.261ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.668 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 213 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G2; Fanout = 213; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.537 ns) 4.668 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\] 3 REG LCFF_X48_Y29_N9 1 " "Info: 3: + IC(1.258 ns) + CELL(0.537 ns) = 4.668 ns; Loc. = LCFF_X48_Y29_N9; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[0\]'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "f:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.50 % ) " "Info: Total cell delay = 0.537 ns ( 11.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.131 ns ( 88.50 % ) " "Info: Total interconnect delay = 4.131 ns ( 88.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.668 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.668 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] {} } { 0.000ns 2.873ns 1.258ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.671 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.671 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.261ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.668 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.668 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] {} } { 0.000ns 2.873ns 1.258ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "f:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "f:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_shiftreg.tdf" "" { Text "f:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "sld_hub.vhd" "" { Text "f:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.536 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.536 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.520ns 0.754ns 0.253ns 0.249ns 0.244ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.420ns 0.275ns 0.150ns 0.084ns } "" } } { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.671 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.671 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.873ns 1.261ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.668 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.668 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] {} } { 0.000ns 2.873ns 1.258ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[5\] rst_n iclk 4.554 ns register " "Info: tsu for register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[5\]\" (data pin = \"rst_n\", clock pin = \"iclk\") is 4.554 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.423 ns + Longest pin register " "Info: + Longest pin to register delay is 7.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns rst_n 1 PIN PIN_T29 36 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 36; PIN Node = 'rst_n'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "counter10.v" "" { Text "D:/dc_counter10/counter10.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.215 ns) + CELL(0.366 ns) 7.423 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[5\] 2 REG LCFF_X40_Y28_N31 1 " "Info: 2: + IC(6.215 ns) + CELL(0.366 ns) = 7.423 ns; Loc. = LCFF_X40_Y28_N31; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[5\]'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.581 ns" { rst_n sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "f:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.208 ns ( 16.27 % ) " "Info: Total cell delay = 1.208 ns ( 16.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.215 ns ( 83.73 % ) " "Info: Total interconnect delay = 6.215 ns ( 83.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.423 ns" { rst_n sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5] } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.423 ns" { rst_n {} rst_n~combout {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5] {} } { 0.000ns 0.000ns 6.215ns } { 0.000ns 0.842ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_signaltap.vhd" "" { Text "f:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk destination 2.833 ns - Shortest register " "Info: - Shortest clock path from clock \"iclk\" to destination register is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iclk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iclk'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "counter10.v" "" { Text "D:/dc_counter10/counter10.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iclk~clkctrl 2 COMB CLKCTRL_G14 172 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 172; COMB Node = 'iclk~clkctrl'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iclk iclk~clkctrl } "NODE_NAME" } } { "counter10.v" "" { Text "D:/dc_counter10/counter10.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.537 ns) 2.833 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[5\] 3 REG LCFF_X40_Y28_N31 1 " "Info: 3: + IC(1.225 ns) + CELL(0.537 ns) = 2.833 ns; Loc. = LCFF_X40_Y28_N31; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[5\]'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { iclk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "f:/altera/91/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.81 % ) " "Info: Total cell delay = 1.496 ns ( 52.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.337 ns ( 47.19 % ) " "Info: Total interconnect delay = 1.337 ns ( 47.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { iclk iclk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5] } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { iclk {} iclk~combout {} iclk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5] {} } { 0.000ns 0.000ns 0.112ns 1.225ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.423 ns" { rst_n sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5] } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.423 ns" { rst_n {} rst_n~combout {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5] {} } { 0.000ns 0.000ns 6.215ns } { 0.000ns 0.842ns 0.366ns } "" } } { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { iclk iclk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5] } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { iclk {} iclk~combout {} iclk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5] {} } { 0.000ns 0.000ns 0.112ns 1.225ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iclk overflow q\[2\]~reg0 24.238 ns register " "Info: tco from clock \"iclk\" to destination pin \"overflow\" through register \"q\[2\]~reg0\" is 24.238 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iclk source 15.999 ns + Longest register " "Info: + Longest clock path from clock \"iclk\" to source register is 15.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iclk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iclk'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { iclk } "NODE_NAME" } } { "counter10.v" "" { Text "D:/dc_counter10/counter10.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.787 ns) 2.365 ns clk_1hz:clk1\|divide_by_50:d6\|Q 2 REG LCFF_X50_Y2_N21 3 " "Info: 2: + IC(0.619 ns) + CELL(0.787 ns) = 2.365 ns; Loc. = LCFF_X50_Y2_N21; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_50:d6\|Q'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { iclk clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.033 ns) + CELL(0.787 ns) 5.185 ns clk_1hz:clk1\|divide_by_10:d5\|Q 3 REG LCFF_X50_Y33_N17 3 " "Info: 3: + IC(2.033 ns) + CELL(0.787 ns) = 5.185 ns; Loc. = LCFF_X50_Y33_N17; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d5\|Q'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 6.444 ns clk_1hz:clk1\|divide_by_10:d4\|Q 4 REG LCFF_X49_Y33_N17 3 " "Info: 4: + IC(0.472 ns) + CELL(0.787 ns) = 6.444 ns; Loc. = LCFF_X49_Y33_N17; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d4\|Q'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.787 ns) 7.939 ns clk_1hz:clk1\|divide_by_10:d3\|Q 5 REG LCFF_X50_Y32_N19 3 " "Info: 5: + IC(0.708 ns) + CELL(0.787 ns) = 7.939 ns; Loc. = LCFF_X50_Y32_N19; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d3\|Q'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.787 ns) 10.747 ns clk_1hz:clk1\|divide_by_10:d2\|Q 6 REG LCFF_X92_Y26_N19 3 " "Info: 6: + IC(2.021 ns) + CELL(0.787 ns) = 10.747 ns; Loc. = LCFF_X92_Y26_N19; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d2\|Q'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.787 ns) 12.210 ns clk_1hz:clk1\|divide_by_10:d1\|Q 7 REG LCFF_X94_Y26_N31 3 " "Info: 7: + IC(0.676 ns) + CELL(0.787 ns) = 12.210 ns; Loc. = LCFF_X94_Y26_N31; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d1\|Q'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 13.433 ns clk_1hz:clk1\|divide_by_10:d0\|Q 8 REG LCFF_X93_Y26_N17 2 " "Info: 8: + IC(0.436 ns) + CELL(0.787 ns) = 13.433 ns; Loc. = LCFF_X93_Y26_N17; Fanout = 2; REG Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.000 ns) 14.206 ns clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G5 4 " "Info: 9: + IC(0.773 ns) + CELL(0.000 ns) = 14.206 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "clk50M_1hz.v" "" { Text "D:/dc_counter10/clk50M_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.537 ns) 15.999 ns q\[2\]~reg0 10 REG LCFF_X47_Y25_N17 7 " "Info: 10: + IC(1.256 ns) + CELL(0.537 ns) = 15.999 ns; Loc. = LCFF_X47_Y25_N17; Fanout = 7; REG Node = 'q\[2\]~reg0'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { clk_1hz:clk1|divide_by_10:d0|Q~clkctrl q[2]~reg0 } "NODE_NAME" } } { "counter10.v" "" { Text "D:/dc_counter10/counter10.v" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 43.78 % ) " "Info: Total cell delay = 7.005 ns ( 43.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.994 ns ( 56.22 % ) " "Info: Total interconnect delay = 8.994 ns ( 56.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.999 ns" { iclk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl q[2]~reg0 } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.999 ns" { iclk {} iclk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} q[2]~reg0 {} } { 0.000ns 0.000ns 0.619ns 2.033ns 0.472ns 0.708ns 2.021ns 0.676ns 0.436ns 0.773ns 1.256ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter10.v" "" { Text "D:/dc_counter10/counter10.v" 15 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.989 ns + Longest register pin " "Info: + Longest register to pin delay is 7.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[2\]~reg0 1 REG LCFF_X47_Y25_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y25_N17; Fanout = 7; REG Node = 'q\[2\]~reg0'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2]~reg0 } "NODE_NAME" } } { "counter10.v" "" { Text "D:/dc_counter10/counter10.v" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.398 ns) 0.744 ns Equal0~0 2 COMB LCCOMB_X47_Y25_N20 3 " "Info: 2: + IC(0.346 ns) + CELL(0.398 ns) = 0.744 ns; Loc. = LCCOMB_X47_Y25_N20; Fanout = 3; COMB Node = 'Equal0~0'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { q[2]~reg0 Equal0~0 } "NODE_NAME" } } { "counter10.v" "" { Text "D:/dc_counter10/counter10.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.643 ns) + CELL(2.602 ns) 7.989 ns overflow 3 PIN PIN_Y24 0 " "Info: 3: + IC(4.643 ns) + CELL(2.602 ns) = 7.989 ns; Loc. = PIN_Y24; Fanout = 0; PIN Node = 'overflow'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.245 ns" { Equal0~0 overflow } "NODE_NAME" } } { "counter10.v" "" { Text "D:/dc_counter10/counter10.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 37.55 % ) " "Info: Total cell delay = 3.000 ns ( 37.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.989 ns ( 62.45 % ) " "Info: Total interconnect delay = 4.989 ns ( 62.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.989 ns" { q[2]~reg0 Equal0~0 overflow } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.989 ns" { q[2]~reg0 {} Equal0~0 {} overflow {} } { 0.000ns 0.346ns 4.643ns } { 0.000ns 0.398ns 2.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.999 ns" { iclk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl q[2]~reg0 } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.999 ns" { iclk {} iclk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} q[2]~reg0 {} } { 0.000ns 0.000ns 0.619ns 2.033ns 0.472ns 0.708ns 2.021ns 0.676ns 0.436ns 0.773ns 1.256ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.989 ns" { q[2]~reg0 Equal0~0 overflow } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.989 ns" { q[2]~reg0 {} Equal0~0 {} overflow {} } { 0.000ns 0.346ns 4.643ns } { 0.000ns 0.398ns 2.602ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.622 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.622 ns) 2.622 ns altera_reserved_tdo 2 PIN PIN_R4 0 " "Info: 2: + IC(0.000 ns) + CELL(2.622 ns) = 2.622 ns; Loc. = PIN_R4; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 100.00 % ) " "Info: Total cell delay = 2.622 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.553 ns register " "Info: th for register \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.553 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.655 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 213 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G2; Fanout = 213; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.537 ns) 4.655 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\] 3 REG LCFF_X35_Y28_N9 2 " "Info: 3: + IC(1.245 ns) + CELL(0.537 ns) = 4.655 ns; Loc. = LCFF_X35_Y28_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "f:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.54 % ) " "Info: Total cell delay = 0.537 ns ( 11.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.118 ns ( 88.46 % ) " "Info: Total interconnect delay = 4.118 ns ( 88.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.655 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.655 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] {} } { 0.000ns 2.873ns 1.245ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_hub.vhd" "" { Text "f:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.368 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y26_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.858 ns) + CELL(0.510 ns) 3.368 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\] 2 REG LCFF_X35_Y28_N9 2 " "Info: 2: + IC(2.858 ns) + CELL(0.510 ns) = 3.368 ns; Loc. = LCFF_X35_Y28_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]'" {  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "f:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.510 ns ( 15.14 % ) " "Info: Total cell delay = 0.510 ns ( 15.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.858 ns ( 84.86 % ) " "Info: Total interconnect delay = 2.858 ns ( 84.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.368 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] {} } { 0.000ns 2.858ns } { 0.000ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.655 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.655 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] {} } { 0.000ns 2.873ns 1.245ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] } "NODE_NAME" } } { "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.368 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] {} } { 0.000ns 2.858ns } { 0.000ns 0.510ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "147 " "Info: Peak virtual memory: 147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 18 16:01:43 2011 " "Info: Processing ended: Sun Dec 18 16:01:43 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
