# system info de2i_150_qsys on 2018.09.06.20:38:49
system_info:
name,value
DEVICE,EP4CGX150DF31C7
DEVICE_FAMILY,Cyclone IV GX
GENERATION_ID,1536241029
#
#
# Files generated for de2i_150_qsys on 2018.09.06.20:38:49
files:
filepath,kind,attributes,module,is_top
simulation/de2i_150_qsys.v,VERILOG,,de2i_150_qsys,true
simulation/submodules/alt_vipitc131_IS2Vid.sv,SYSTEM_VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_sync_compare.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_calculate_mode.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_control.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_mode_banks.sv,SYSTEM_VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_IS2Vid_statemachine.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_fifo.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_generic_count.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_to_binary.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_sync.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_trigger_sync.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_sync_generation.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_frame_counter.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/alt_vipitc131_common_sample_counter.v,VERILOG,,alt_vipitc131_IS2Vid,false
simulation/submodules/de2i_150_qsys_alt_vip_vfr_0.vo,VERILOG,,de2i_150_qsys_alt_vip_vfr_0,false
simulation/submodules/de2i_150_qsys_altpll_qsys.vo,VERILOG,,de2i_150_qsys_altpll_qsys,false
simulation/submodules/read_master.v,VERILOG,,read_master,false
simulation/submodules/MM_to_ST_Adapter.v,VERILOG,,read_master,false
simulation/submodules/read_burst_control.v,VERILOG,,read_master,false
simulation/submodules/write_master.v,VERILOG,,write_master,false
simulation/submodules/byte_enable_generator.v,VERILOG,,write_master,false
simulation/submodules/ST_to_MM_Adapter.v,VERILOG,,write_master,false
simulation/submodules/write_burst_control.v,VERILOG,,write_master,false
simulation/submodules/dispatcher.v,VERILOG,,dispatcher,false
simulation/submodules/descriptor_buffers.v,VERILOG,,dispatcher,false
simulation/submodules/csr_block.v,VERILOG,,dispatcher,false
simulation/submodules/response_block.v,VERILOG,,dispatcher,false
simulation/submodules/fifo_with_byteenables.v,VERILOG,,dispatcher,false
simulation/submodules/read_signal_breakout.v,VERILOG,,dispatcher,false
simulation/submodules/write_signal_breakout.v,VERILOG,,dispatcher,false
simulation/submodules/de2i_150_qsys_pcie_ip.v,VERILOG,,de2i_150_qsys_pcie_ip,false
simulation/submodules/de2i_150_qsys_sdram.v,VERILOG,,de2i_150_qsys_sdram,false
simulation/submodules/de2i_150_qsys_mm_interconnect_0.v,VERILOG,,de2i_150_qsys_mm_interconnect_0,false
simulation/submodules/de2i_150_qsys_mm_interconnect_1.v,VERILOG,,de2i_150_qsys_mm_interconnect_1,false
simulation/submodules/de2i_150_qsys_mm_interconnect_2.v,VERILOG,,de2i_150_qsys_mm_interconnect_2,false
simulation/submodules/de2i_150_qsys_irq_mapper.sv,SYSTEM_VERILOG,,de2i_150_qsys_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_addrtrans.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_a2p_addrtrans.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_fixtrans.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_a2p_fixtrans.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_vartrans.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_a2p_vartrans.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_control_register.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_control_register.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cfg_status.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_cfg_status.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_avalon.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_cr_avalon.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_interrupt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_cr_interrupt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_mailbox.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_cr_mailbox.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_p2a_addrtrans.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_p2a_addrtrans.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_reg_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_reg_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_rx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_rx_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx_resp.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_rx_resp.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_tx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_tx_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_tx_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_txavl_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_txavl_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_stif_txresp_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_stif_txresp_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_stif/altpciexpav_clksync.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_stif/altpciexpav_clksync.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/mentor/avalon_lite/altpciexpav_lite_app.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/aldec/avalon_lite/altpciexpav_lite_app.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altpcie_hip_pipen1b_qsys,false
simulation/submodules/altpciexpav_stif_app.v,VERILOG,,altpcie_hip_pipen1b_qsys,false
simulation/submodules/altpcie_hip_pipen1b_qsys.v,VERILOG,,altpcie_hip_pipen1b_qsys,false
simulation/submodules/de2i_150_qsys_pcie_ip_altgx_internal.vo,VERILOG,,de2i_150_qsys_pcie_ip_altgx_internal,false
simulation/submodules/altera_pcie_hard_ip_reset_controller.v,VERILOG,,altera_pcie_hard_ip_reset_controller,false
simulation/submodules/altpcie_rs_serdes.v,VERILOG,,altera_pcie_hard_ip_reset_controller,false
simulation/submodules/altpcie_pll_100_250.v,VERILOG,,altera_pcie_hard_ip_reset_controller,false
simulation/submodules/altpcie_pll_125_250.v,VERILOG,,altera_pcie_hard_ip_reset_controller,false
simulation/submodules/altpcie_pipe_interface.v,VERILOG,,altpcie_pipe_interface,false
simulation/submodules/altpcie_pcie_reconfig_bridge.v,VERILOG,,altpcie_pipe_interface,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/de2i_150_qsys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_0_router,false
simulation/submodules/de2i_150_qsys_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_0_router_002,false
simulation/submodules/de2i_150_qsys_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_0_router_003,false
simulation/submodules/de2i_150_qsys_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_0_router_004,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_0_cmd_demux,false
simulation/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/de2i_150_qsys_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/de2i_150_qsys_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/de2i_150_qsys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_0_rsp_demux,false
simulation/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/de2i_150_qsys_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,de2i_150_qsys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001.v,VERILOG,,de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001,false
simulation/submodules/de2i_150_qsys_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_1_router,false
simulation/submodules/de2i_150_qsys_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_1_router_001,false
simulation/submodules/de2i_150_qsys_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_1_cmd_demux,false
simulation/submodules/de2i_150_qsys_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_1_cmd_mux,false
simulation/submodules/de2i_150_qsys_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_1_rsp_demux,false
simulation/submodules/de2i_150_qsys_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_1_rsp_mux,false
simulation/submodules/de2i_150_qsys_mm_interconnect_2_router.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_2_router,false
simulation/submodules/de2i_150_qsys_mm_interconnect_2_router_001.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_2_router_001,false
simulation/submodules/de2i_150_qsys_mm_interconnect_2_router_002.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_2_router_002,false
simulation/submodules/de2i_150_qsys_mm_interconnect_2_cmd_demux.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_2_cmd_demux,false
simulation/submodules/de2i_150_qsys_mm_interconnect_2_cmd_mux.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_2_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_2_cmd_mux,false
simulation/submodules/de2i_150_qsys_mm_interconnect_2_rsp_demux.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_2_rsp_demux,false
simulation/submodules/de2i_150_qsys_mm_interconnect_2_rsp_mux.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_2_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_2_rsp_mux,false
simulation/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001.v,VERILOG,,de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001,false
simulation/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
simulation/submodules/de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
de2i_150_qsys.alt_vip_itc_0,alt_vipitc131_IS2Vid
de2i_150_qsys.alt_vip_vfr_0,de2i_150_qsys_alt_vip_vfr_0
de2i_150_qsys.altpll_qsys,de2i_150_qsys_altpll_qsys
de2i_150_qsys.dma_read_master,read_master
de2i_150_qsys.dma_write_master,write_master
de2i_150_qsys.modular_sgdma_dispatcher,dispatcher
de2i_150_qsys.pcie_ip,de2i_150_qsys_pcie_ip
de2i_150_qsys.pcie_ip.pcie_internal_hip,altpcie_hip_pipen1b_qsys
de2i_150_qsys.pcie_ip.altgx_internal,de2i_150_qsys_pcie_ip_altgx_internal
de2i_150_qsys.pcie_ip.reset_controller_internal,altera_pcie_hard_ip_reset_controller
de2i_150_qsys.pcie_ip.pipe_interface_internal,altpcie_pipe_interface
de2i_150_qsys.pcie_ip.rst_controller,altera_reset_controller
de2i_150_qsys.sdram,de2i_150_qsys_sdram
de2i_150_qsys.mm_interconnect_0,de2i_150_qsys_mm_interconnect_0
de2i_150_qsys.mm_interconnect_0.dma_read_master_Data_Read_Master_translator,altera_merlin_master_translator
de2i_150_qsys.mm_interconnect_0.dma_write_master_Data_Write_Master_translator,altera_merlin_master_translator
de2i_150_qsys.mm_interconnect_0.alt_vip_vfr_0_avalon_master_translator,altera_merlin_master_translator
de2i_150_qsys.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
de2i_150_qsys.mm_interconnect_0.pcie_ip_txs_translator,altera_merlin_slave_translator
de2i_150_qsys.mm_interconnect_0.dma_read_master_Data_Read_Master_agent,altera_merlin_master_agent
de2i_150_qsys.mm_interconnect_0.dma_write_master_Data_Write_Master_agent,altera_merlin_master_agent
de2i_150_qsys.mm_interconnect_0.alt_vip_vfr_0_avalon_master_agent,altera_merlin_master_agent
de2i_150_qsys.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
de2i_150_qsys.mm_interconnect_0.pcie_ip_txs_agent,altera_merlin_slave_agent
de2i_150_qsys.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
de2i_150_qsys.mm_interconnect_0.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
de2i_150_qsys.mm_interconnect_0.pcie_ip_txs_agent_rsp_fifo,altera_avalon_sc_fifo
de2i_150_qsys.mm_interconnect_0.pcie_ip_txs_agent_rdata_fifo,altera_avalon_sc_fifo
de2i_150_qsys.mm_interconnect_0.router,de2i_150_qsys_mm_interconnect_0_router
de2i_150_qsys.mm_interconnect_0.router_001,de2i_150_qsys_mm_interconnect_0_router
de2i_150_qsys.mm_interconnect_0.router_002,de2i_150_qsys_mm_interconnect_0_router_002
de2i_150_qsys.mm_interconnect_0.router_003,de2i_150_qsys_mm_interconnect_0_router_003
de2i_150_qsys.mm_interconnect_0.router_004,de2i_150_qsys_mm_interconnect_0_router_004
de2i_150_qsys.mm_interconnect_0.dma_read_master_Data_Read_Master_limiter,altera_merlin_traffic_limiter
de2i_150_qsys.mm_interconnect_0.sdram_s1_burst_adapter,altera_merlin_burst_adapter
de2i_150_qsys.mm_interconnect_0.cmd_demux,de2i_150_qsys_mm_interconnect_0_cmd_demux
de2i_150_qsys.mm_interconnect_0.cmd_demux_001,de2i_150_qsys_mm_interconnect_0_cmd_demux_001
de2i_150_qsys.mm_interconnect_0.rsp_demux_001,de2i_150_qsys_mm_interconnect_0_cmd_demux_001
de2i_150_qsys.mm_interconnect_0.cmd_demux_002,de2i_150_qsys_mm_interconnect_0_cmd_demux_002
de2i_150_qsys.mm_interconnect_0.cmd_mux,de2i_150_qsys_mm_interconnect_0_cmd_mux
de2i_150_qsys.mm_interconnect_0.cmd_mux_001,de2i_150_qsys_mm_interconnect_0_cmd_mux_001
de2i_150_qsys.mm_interconnect_0.rsp_demux,de2i_150_qsys_mm_interconnect_0_rsp_demux
de2i_150_qsys.mm_interconnect_0.rsp_mux,de2i_150_qsys_mm_interconnect_0_rsp_mux
de2i_150_qsys.mm_interconnect_0.rsp_mux_001,de2i_150_qsys_mm_interconnect_0_rsp_mux
de2i_150_qsys.mm_interconnect_0.rsp_mux_002,de2i_150_qsys_mm_interconnect_0_rsp_mux_002
de2i_150_qsys.mm_interconnect_0.pcie_ip_txs_cmd_width_adapter,altera_merlin_width_adapter
de2i_150_qsys.mm_interconnect_0.pcie_ip_txs_rsp_width_adapter,altera_merlin_width_adapter
de2i_150_qsys.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
de2i_150_qsys.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
de2i_150_qsys.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
de2i_150_qsys.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
de2i_150_qsys.mm_interconnect_0.avalon_st_adapter,de2i_150_qsys_mm_interconnect_0_avalon_st_adapter
de2i_150_qsys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
de2i_150_qsys.mm_interconnect_0.avalon_st_adapter_001,de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001
de2i_150_qsys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
de2i_150_qsys.mm_interconnect_1,de2i_150_qsys_mm_interconnect_1
de2i_150_qsys.mm_interconnect_1.pcie_ip_bar1_0_translator,altera_merlin_master_translator
de2i_150_qsys.mm_interconnect_1.alt_vip_vfr_0_avalon_slave_translator,altera_merlin_slave_translator
de2i_150_qsys.mm_interconnect_1.pcie_ip_bar1_0_agent,altera_merlin_master_agent
de2i_150_qsys.mm_interconnect_1.alt_vip_vfr_0_avalon_slave_agent,altera_merlin_slave_agent
de2i_150_qsys.mm_interconnect_1.alt_vip_vfr_0_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
de2i_150_qsys.mm_interconnect_1.alt_vip_vfr_0_avalon_slave_agent_rdata_fifo,altera_avalon_sc_fifo
de2i_150_qsys.mm_interconnect_1.router,de2i_150_qsys_mm_interconnect_1_router
de2i_150_qsys.mm_interconnect_1.router_001,de2i_150_qsys_mm_interconnect_1_router_001
de2i_150_qsys.mm_interconnect_1.alt_vip_vfr_0_avalon_slave_burst_adapter,altera_merlin_burst_adapter
de2i_150_qsys.mm_interconnect_1.cmd_demux,de2i_150_qsys_mm_interconnect_1_cmd_demux
de2i_150_qsys.mm_interconnect_1.cmd_mux,de2i_150_qsys_mm_interconnect_1_cmd_mux
de2i_150_qsys.mm_interconnect_1.rsp_demux,de2i_150_qsys_mm_interconnect_1_rsp_demux
de2i_150_qsys.mm_interconnect_1.rsp_mux,de2i_150_qsys_mm_interconnect_1_rsp_mux
de2i_150_qsys.mm_interconnect_1.alt_vip_vfr_0_avalon_slave_rsp_width_adapter,altera_merlin_width_adapter
de2i_150_qsys.mm_interconnect_1.alt_vip_vfr_0_avalon_slave_cmd_width_adapter,altera_merlin_width_adapter
de2i_150_qsys.mm_interconnect_1.crosser,altera_avalon_st_handshake_clock_crosser
de2i_150_qsys.mm_interconnect_1.crosser_001,altera_avalon_st_handshake_clock_crosser
de2i_150_qsys.mm_interconnect_1.avalon_st_adapter,de2i_150_qsys_mm_interconnect_0_avalon_st_adapter
de2i_150_qsys.mm_interconnect_1.avalon_st_adapter.error_adapter_0,de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
de2i_150_qsys.mm_interconnect_2,de2i_150_qsys_mm_interconnect_2
de2i_150_qsys.mm_interconnect_2.pcie_ip_bar2_translator,altera_merlin_master_translator
de2i_150_qsys.mm_interconnect_2.modular_sgdma_dispatcher_CSR_translator,altera_merlin_slave_translator
de2i_150_qsys.mm_interconnect_2.modular_sgdma_dispatcher_Descriptor_Slave_translator,altera_merlin_slave_translator
de2i_150_qsys.mm_interconnect_2.pcie_ip_cra_translator,altera_merlin_slave_translator
de2i_150_qsys.mm_interconnect_2.pcie_ip_bar2_agent,altera_merlin_master_agent
de2i_150_qsys.mm_interconnect_2.modular_sgdma_dispatcher_CSR_agent,altera_merlin_slave_agent
de2i_150_qsys.mm_interconnect_2.modular_sgdma_dispatcher_Descriptor_Slave_agent,altera_merlin_slave_agent
de2i_150_qsys.mm_interconnect_2.pcie_ip_cra_agent,altera_merlin_slave_agent
de2i_150_qsys.mm_interconnect_2.modular_sgdma_dispatcher_CSR_agent_rsp_fifo,altera_avalon_sc_fifo
de2i_150_qsys.mm_interconnect_2.modular_sgdma_dispatcher_Descriptor_Slave_agent_rsp_fifo,altera_avalon_sc_fifo
de2i_150_qsys.mm_interconnect_2.modular_sgdma_dispatcher_Descriptor_Slave_agent_rdata_fifo,altera_avalon_sc_fifo
de2i_150_qsys.mm_interconnect_2.pcie_ip_cra_agent_rsp_fifo,altera_avalon_sc_fifo
de2i_150_qsys.mm_interconnect_2.router,de2i_150_qsys_mm_interconnect_2_router
de2i_150_qsys.mm_interconnect_2.router_001,de2i_150_qsys_mm_interconnect_2_router_001
de2i_150_qsys.mm_interconnect_2.router_003,de2i_150_qsys_mm_interconnect_2_router_001
de2i_150_qsys.mm_interconnect_2.router_002,de2i_150_qsys_mm_interconnect_2_router_002
de2i_150_qsys.mm_interconnect_2.pcie_ip_bar2_limiter,altera_merlin_traffic_limiter
de2i_150_qsys.mm_interconnect_2.modular_sgdma_dispatcher_CSR_burst_adapter,altera_merlin_burst_adapter
de2i_150_qsys.mm_interconnect_2.modular_sgdma_dispatcher_Descriptor_Slave_burst_adapter,altera_merlin_burst_adapter
de2i_150_qsys.mm_interconnect_2.pcie_ip_cra_burst_adapter,altera_merlin_burst_adapter
de2i_150_qsys.mm_interconnect_2.cmd_demux,de2i_150_qsys_mm_interconnect_2_cmd_demux
de2i_150_qsys.mm_interconnect_2.cmd_mux,de2i_150_qsys_mm_interconnect_2_cmd_mux
de2i_150_qsys.mm_interconnect_2.cmd_mux_001,de2i_150_qsys_mm_interconnect_2_cmd_mux
de2i_150_qsys.mm_interconnect_2.cmd_mux_002,de2i_150_qsys_mm_interconnect_2_cmd_mux
de2i_150_qsys.mm_interconnect_2.rsp_demux,de2i_150_qsys_mm_interconnect_2_rsp_demux
de2i_150_qsys.mm_interconnect_2.rsp_demux_001,de2i_150_qsys_mm_interconnect_2_rsp_demux
de2i_150_qsys.mm_interconnect_2.rsp_demux_002,de2i_150_qsys_mm_interconnect_2_rsp_demux
de2i_150_qsys.mm_interconnect_2.rsp_mux,de2i_150_qsys_mm_interconnect_2_rsp_mux
de2i_150_qsys.mm_interconnect_2.modular_sgdma_dispatcher_CSR_rsp_width_adapter,altera_merlin_width_adapter
de2i_150_qsys.mm_interconnect_2.modular_sgdma_dispatcher_Descriptor_Slave_rsp_width_adapter,altera_merlin_width_adapter
de2i_150_qsys.mm_interconnect_2.pcie_ip_cra_rsp_width_adapter,altera_merlin_width_adapter
de2i_150_qsys.mm_interconnect_2.modular_sgdma_dispatcher_CSR_cmd_width_adapter,altera_merlin_width_adapter
de2i_150_qsys.mm_interconnect_2.modular_sgdma_dispatcher_Descriptor_Slave_cmd_width_adapter,altera_merlin_width_adapter
de2i_150_qsys.mm_interconnect_2.pcie_ip_cra_cmd_width_adapter,altera_merlin_width_adapter
de2i_150_qsys.mm_interconnect_2.avalon_st_adapter,de2i_150_qsys_mm_interconnect_0_avalon_st_adapter
de2i_150_qsys.mm_interconnect_2.avalon_st_adapter.error_adapter_0,de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
de2i_150_qsys.mm_interconnect_2.avalon_st_adapter_002,de2i_150_qsys_mm_interconnect_0_avalon_st_adapter
de2i_150_qsys.mm_interconnect_2.avalon_st_adapter_002.error_adapter_0,de2i_150_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
de2i_150_qsys.mm_interconnect_2.avalon_st_adapter_001,de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001
de2i_150_qsys.mm_interconnect_2.avalon_st_adapter_001.error_adapter_0,de2i_150_qsys_mm_interconnect_2_avalon_st_adapter_001_error_adapter_0
de2i_150_qsys.irq_mapper,de2i_150_qsys_irq_mapper
de2i_150_qsys.rst_controller,altera_reset_controller
de2i_150_qsys.rst_controller_001,altera_reset_controller
de2i_150_qsys.rst_controller_002,altera_reset_controller
