// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (C) 2019 C. Hediger, databyte.ch
 */

#include <asm/arch/clock.h>
#include <asm/arch/iomux.h>
#include <asm/arch/imx-regs.h>
#include <asm/arch/crm_regs.h>
#include <asm/arch/mx6-pins.h>
#include <asm/arch/sys_proto.h>
#include <asm/gpio.h>
#include <asm/mach-imx/iomux-v3.h>
#include <asm/mach-imx/boot_mode.h>
#include <asm/io.h>
#include <common.h>
#include <fsl_esdhc.h>
#include <linux/sizes.h>
#include <mmc.h>
#include <netdev.h>
#include <miiphy.h>
//#include <micrel_ksz8xxx.h>

DECLARE_GLOBAL_DATA_PTR;

int dbgMsg(const char* FuncName, int line, const char* message);

#define UART_PAD_CTRL  (PAD_CTL_PKE | PAD_CTL_PUE |		\
	PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED |		\
	PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST  | PAD_CTL_HYS)

#define USDHC_PAD_CTRL (PAD_CTL_PUS_22K_UP |			\
	PAD_CTL_SPEED_LOW | PAD_CTL_DSE_80ohm |			\
	PAD_CTL_SRE_FAST  | PAD_CTL_HYS)

#define ENET_PAD_CTRL  (PAD_CTL_PKE | PAD_CTL_PUE |             \
	PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED   |             \
	PAD_CTL_DSE_40ohm   | PAD_CTL_HYS)

#define MDIO_PAD_CTRL  (PAD_CTL_PUS_100K_UP | PAD_CTL_PUE |     \
	PAD_CTL_DSE_48ohm   | PAD_CTL_SRE_FAST | PAD_CTL_ODE)

#define IO_PAD_CTRL  (PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST)

#define ETH_PHY_POWER	IMX_GPIO_NR(4, 10)

int dram_init(void)
{
	gd->ram_size = imx_ddr_size();

	return 0;
}

static iomux_v3_cfg_t const uart1_pads[] = {
	MX6_PAD_UART1_TX_DATA__UART1_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
	MX6_PAD_UART1_RX_DATA__UART1_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
};

static iomux_v3_cfg_t const usdhc1_pads[] = {
	/* 4 bit SD */
	MX6_PAD_SD1_CLK__USDHC1_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
	MX6_PAD_SD1_CMD__USDHC1_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
	MX6_PAD_SD1_DATA0__USDHC1_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
	MX6_PAD_SD1_DATA1__USDHC1_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
	MX6_PAD_SD1_DATA2__USDHC1_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
	MX6_PAD_SD1_DATA3__USDHC1_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
};


static iomux_v3_cfg_t const fec_pads[] = {
	MX6_PAD_ENET1_RX_EN__ENET1_RX_EN | MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_ENET1_RX_ER__ENET1_RX_ER | MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_ENET1_RX_DATA0__ENET1_RDATA00 | MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_ENET1_RX_DATA1__ENET1_RDATA01 | MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_ENET1_TX_EN__ENET1_TX_EN | MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_ENET1_TX_DATA0__ENET1_TDATA00 | MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_ENET1_TX_DATA1__ENET1_TDATA01 | MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_ENET1_TX_CLK__ENET1_REF_CLK1 | MUX_PAD_CTRL(ENET_PAD_CTRL), //Oder Ref clock???
	MX6_PAD_GPIO1_IO06__ENET1_MDIO | MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_GPIO1_IO07__ENET1_MDC | MUX_PAD_CTRL(ENET_PAD_CTRL),
};


volatile uint32_t *GPIO1_DIR = (volatile uint32_t *)0x209C004;
volatile uint32_t *GPIO1_DAT = (volatile uint32_t *)0x209C000;
volatile uint32_t *IOMUX_GP1_00 = (volatile uint32_t *)0x20E02E8;

volatile uint32_t *SWPAD_ENET_RXEN = (volatile uint32_t *)0x20E00CC;
volatile uint32_t *SWPAD_ENET_RXD1 = (volatile uint32_t *)0x20E00C8;

volatile uint32_t *SWPAD_ENET_RXEN_CTL = (volatile uint32_t *)0x20E0358;
volatile uint32_t *SWPAD_ENET_RXD1_CTL = (volatile uint32_t *)0x20E0354;

volatile uint32_t *GPIO2_DIR = (volatile uint32_t *)0x20A0004;
volatile uint32_t *GPIO2_DAT = (volatile uint32_t *)0x20A0000;

volatile uint32_t *UART1_TXD = (volatile uint32_t *)0x2020040;


#define LED_H *GPIO1_DAT = (uint32_t)0x01;
#define LED_L *GPIO1_DAT = (uint32_t)0x00;

volatile uint32_t *IOMUXC_GPR_GPR1 = (volatile uint32_t *)0x020E4004;

//#define DEBUG


static void setup_iomux_uart(void)
{
	imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
}

void delay_ms(uint16_t delay)
{
	while(delay--)
	{
		udelay(1000);
	}
}

static void setup_iomux_fec(void)
{

	//Setze PHYCONF2 und ADDR2 auf 0.
	// Damit ist die PhyAddr: 010 = 2
	*SWPAD_ENET_RXD1 = 0x05;
	*SWPAD_ENET_RXEN = 0x05;

	*SWPAD_ENET_RXD1_CTL = 0x38;
	*SWPAD_ENET_RXEN_CTL = 0x38;

	*GPIO2_DIR |= 0x05; //Bit 0 and 2

	/* Reset KSZ8041 PHY */
	gpio_request(ETH_PHY_POWER, "eth_pwr");
	gpio_direction_output(ETH_PHY_POWER , 1);
	udelay(1);
	gpio_set_value(ETH_PHY_POWER, 0);
	dbgMsg(__FUNCTION__,__LINE__,"chip is now in reset");
	delay_ms(5);
	gpio_set_value(ETH_PHY_POWER, 1);
	dbgMsg(__FUNCTION__,__LINE__,"Reset released");
	delay_ms(5);

	imx_iomux_v3_setup_multiple_pads(fec_pads, ARRAY_SIZE(fec_pads));
}



int board_mmc_get_env_dev(int devno)
{
	return devno;
}

int mmc_map_to_kernel_blk(int devno)
{
	return devno;
}

int board_early_init_f(void)
{
	setup_iomux_uart();

	return 0;
}

int dbgMsg(const char* FuncName, int line, const char* message)
{
	#ifdef DEBUG
	char lineNumber[10];
	sprintf(lineNumber, "%d", line);

	puts("dbg in ");
	puts(FuncName);
	puts(" @ ");
	puts(lineNumber);
	puts(": ");
	puts(message);
	puts("\n");
	#endif

	return 0;
}

int board_phy_config(struct phy_device *phydev)
{
	phy_write(phydev, MDIO_DEVAD_NONE, 0x1f, 0x8190);

	if (phydev->drv->config)
		phydev->drv->config(phydev);

	phy_startup(phydev);

	//Initialize ksz8xxx PHY
	phy_micrel_ksz8xxx_init();

	dbgMsg(__func__,__LINE__,"try startup dev");
	return 0;
}


int board_eth_init(bd_t *bis)
{
	//Pad K13 als Ausgang definieren im IOMUX
	*IOMUX_GP1_00 |= (uint32_t)0x08;
	//GPIO1.00 als Ausgang im GPIO Register definieren
	*GPIO1_DIR |= (uint32_t)0x01;

	dbgMsg(__FUNCTION__,__LINE__,"initialise feccmxc ");
	fecmxc_initialize(bis);
	LED_L;

	return 0;
}


static int setup_fec(void)
{
	struct iomuxc *iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;

	//ENET1 TX reference clock driven by ref_enetpll. This clock is also output to pins via the IOMUX.
	//ENET_REF_CLK1 function.
	clrsetbits_le32(&iomuxc_regs->gpr[1], BIT(13), 0);

	//ENET1_TX_CLK output driver is enabled when configured for ALT1
	clrsetbits_le32(&iomuxc_regs->gpr[1], BIT(17), 1);

	//*UART1_TXD = 'B';
	enable_fec_anatop_clock(0, ENET_50MHZ);
	enable_enet_clk(1);
	return 0;
}


int board_init(void)
{

	/* Address of boot parameters */
	gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;


	setup_iomux_uart();
	setup_iomux_fec();
	setup_fec();

	/*
	LED_H;
	*UART1_TXD = 'C';
	delay_ms(1000);
	LED_L;
	*UART1_TXD = 'D';
	delay_ms(1500);
	LED_H;*/
	return 0;
}

#ifdef CONFIG_CMD_BMODE
static const struct boot_mode board_boot_modes[] = {
	/* 4 bit bus width */
	{"sd1", MAKE_CFGVAL(0x42, 0x20, 0x00, 0x00)},
	{"sd2", MAKE_CFGVAL(0x40, 0x28, 0x00, 0x00)},
	{"qspi1", MAKE_CFGVAL(0x10, 0x00, 0x00, 0x00)},
	{NULL,	 0},
};
#endif

int board_late_init(void)
{
#ifdef CONFIG_CMD_BMODE
	add_board_boot_modes(board_boot_modes);
#endif

#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
	env_set("board_name", "EVAL");
	env_set("board_rev", "1A");
#endif

	*IOMUXC_GPR_GPR1 = (uint32_t) 0x0F420005;
	*UART1_TXD = 'E';
	return 0;
}

int board_mmc_getcd(struct mmc *mmc)
{
	//Since we cant detect the insertion of an SD-Card, we always assume that there is one inserted!
	return 1;
}

static struct fsl_esdhc_cfg usdhc_cfg[1] = {
	{USDHC1_BASE_ADDR}
};

int board_mmc_init(bd_t *bis)
{
	imx_iomux_v3_setup_multiple_pads(usdhc1_pads,
					 ARRAY_SIZE(usdhc1_pads));
	//gpio_direction_input(USDHC1_CD_GPIO);
	usdhc_cfg[0].esdhc_base = USDHC1_BASE_ADDR;
	usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC_CLK);

	gd->arch.sdhc_clk = usdhc_cfg[0].sdhc_clk;
	return fsl_esdhc_initialize(bis, &usdhc_cfg[0]);
}


int checkboard(void)
{
	//Workaround to "activate" the UART for output.
	*UART1_TXD = ' ';
	delay_ms(1);
	*UART1_TXD = ' ';
	delay_ms(1);
	*UART1_TXD = ' ';
	delay_ms(1);


	puts("\nBoard: DTB iMX6 eval 1a \n");
	puts("Bootloader v1.01 \n");
	puts("check out databyte.ch\n");

	#ifdef DEBUG
	puts("Build time: ");
	puts(__TIME__);
	puts("\n");
	#endif

	return 0;
}
