`resetall
module module_0 (
    output logic id_1,
    output [id_1 : id_1] id_2,
    output [id_1 : id_1] id_3,
    input id_4
);
  assign id_3[id_1] = id_2;
  id_5 id_6 (
      .id_3(1),
      .id_1(1'b0),
      .id_4(id_3),
      .id_3(id_1)
  );
  id_7 id_8 (
      .id_1(id_2),
      .id_9(id_6)
  );
endmodule
