(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'hd9):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire3;
  input wire [(4'hc):(1'h0)] wire2;
  input wire [(4'he):(1'h0)] wire1;
  input wire [(4'ha):(1'h0)] wire0;
  wire [(4'hb):(1'h0)] wire23;
  wire signed [(5'h15):(1'h0)] wire10;
  wire signed [(3'h6):(1'h0)] wire9;
  wire signed [(4'he):(1'h0)] wire8;
  wire signed [(5'h12):(1'h0)] wire7;
  wire [(3'h5):(1'h0)] wire6;
  wire [(2'h2):(1'h0)] wire4;
  reg [(4'ha):(1'h0)] reg22 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg20 = (1'h0);
  reg [(4'hf):(1'h0)] reg19 = (1'h0);
  reg [(3'h7):(1'h0)] reg18 = (1'h0);
  reg [(4'ha):(1'h0)] reg17 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg15 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg14 = (1'h0);
  reg [(2'h2):(1'h0)] reg13 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg12 = (1'h0);
  reg [(2'h2):(1'h0)] reg5 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg21 = (1'h0);
  reg [(5'h15):(1'h0)] reg16 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg11 = (1'h0);
  reg [(5'h14):(1'h0)] forvar11 = (1'h0);
  assign y = {wire23,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire4,
                 reg22,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg5,
                 reg21,
                 reg16,
                 reg11,
                 forvar11,
                 (1'h0)};
  assign wire4 = $unsigned($unsigned($unsigned($signed(wire3))));
  always
    @(posedge clk) begin
      reg5 <= $signed((wire2 ?
          (!(~|(~&wire1))) : ($unsigned((~wire4)) ?
              ("XJ7EdV" ^~ (^~(8'ha4))) : {(^wire4), (wire0 >= wire4)})));
    end
  assign wire6 = (^~(~&reg5[(2'h2):(1'h1)]));
  assign wire7 = wire6;
  assign wire8 = wire0[(3'h5):(2'h2)];
  assign wire9 = ("CPQwEx" - wire2);
  assign wire10 = {reg5[(1'h1):(1'h1)]};
  always
    @(posedge clk) begin
      if ((^(~^$unsigned({(+wire4)}))))
        begin
          for (forvar11 = (1'h0); (forvar11 < (3'h4)); forvar11 = (forvar11 + (1'h1)))
            begin
              reg12 <= wire6;
              reg13 <= $unsigned(($signed($unsigned((~&reg5))) ~^ $signed({(-forvar11)})));
            end
          reg14 <= "mWY3FhZvPM";
          reg15 <= $unsigned(reg12);
        end
      else
        begin
          reg11 = ({$signed($unsigned(reg5)),
                  ($signed((~(8'hab))) >> $unsigned("LVYDKymRru84E2"))} ?
              reg5 : wire2[(4'h8):(2'h3)]);
          if ((-"wvFzzvVlQK"))
            begin
              reg16 = (7'h40);
            end
          else
            begin
              reg16 = reg11[(1'h0):(1'h0)];
              reg17 <= (((+(((8'h9f) | wire7) & (8'h9e))) || (~(|wire4[(2'h2):(1'h1)]))) ?
                  $unsigned($signed(wire8[(3'h6):(3'h5)])) : $signed("y0ZiOPP"));
              reg18 <= (($signed(reg13[(2'h2):(2'h2)]) ?
                      reg5[(2'h2):(1'h0)] : "GKEt1tqaRB19n") ?
                  $signed(reg16[(4'he):(3'h6)]) : (~(((wire0 && wire0) << (wire2 ?
                      wire7 : wire7)) == wire3)));
              reg19 <= $unsigned("kHkkLeYLHKl");
            end
          reg20 <= $unsigned("cnOK6RaulZfe4RtV");
          reg21 = wire7;
        end
      reg22 <= $signed($unsigned(($unsigned((^~reg16)) ?
          wire6 : (~|wire10[(3'h7):(1'h1)]))));
    end
  assign wire23 = ((($signed($signed((8'h9f))) <= ((reg14 ? reg17 : wire2) ?
                          ((8'hbc) ?
                              wire3 : reg15) : ((8'hab) && wire1))) >> (8'hbb)) ?
                      reg19 : "NQ4L2LJu3B39BC0J1");
endmodule