ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Jul 15, 2023 at 14:22:17 CST
ncverilog
	testfixture.v
	LBP.v
	+access+r
file: testfixture.v
 #`End_CYCLE ;
           |
ncvlog: *W,INTOVF (testfixture.v,106|11): bit overflow during conversion from text [2.5(IEEE)] (32 bits).
(`define macro: End_CYCLE [testfixture.v line 4], file: testfixture.v line 106)
	module worklib.testfixture:v
		errors: 0, warnings: 1
	module worklib.lbp_mem:v
		errors: 0, warnings: 0
file: LBP.v
	module worklib.LBP:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.LBP:v <0x6ff2f5b3>
			streams:  25, words: 15798
		worklib.lbp_mem:v <0x56c3fc1a>
			streams:   3, words:  1247
		worklib.testfixture:v <0x4eec7449>
			streams:  17, words: 18118
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  3       3
		Registers:               27      27
		Scalar wires:            15       -
		Vectored wires:           3       -
		Always blocks:           10      10
		Initial blocks:          16      16
		Cont. assignments:        8       8
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:v
Loading snapshot worklib.testfixture:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'LBP.fsdb'
*Verdi* : Begin traversing the scope (testfixture), layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

Output pixel: 0 ~           0 are correct!

Output pixel: 0 ~        1000 are correct!

Output pixel: 0 ~        2000 are correct!

Output pixel: 0 ~        3000 are correct!

Output pixel: 0 ~        4000 are correct!

Output pixel: 0 ~        5000 are correct!

Output pixel: 0 ~        6000 are correct!

Output pixel: 0 ~        7000 are correct!

Output pixel: 0 ~        8000 are correct!

Output pixel: 0 ~        9000 are correct!

Output pixel: 0 ~       10000 are correct!

Output pixel: 0 ~       11000 are correct!

Output pixel: 0 ~       12000 are correct!

Output pixel: 0 ~       13000 are correct!

Output pixel: 0 ~       14000 are correct!

Output pixel: 0 ~       15000 are correct!

Output pixel: 0 ~       16000 are correct!

Output pixel: 0 ~       16383 are correct!

-----------------------------------------------------

Congratulations! All data have been generated successfully!

-------------------------PASS------------------------

Simulation complete via $finish(1) at time 2579925 NS + 0
./testfixture.v:128       #(`CYCLE/2); $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Jul 15, 2023 at 14:23:20 CST  (total: 00:01:03)
