{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711502654330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711502654330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 21:24:14 2024 " "Processing started: Tue Mar 26 21:24:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711502654330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711502654330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_Design -c DataPath --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Design -c DataPath --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711502654330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711502654780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711502654781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 TESTBENCH_RAM " "Found entity 1: TESTBENCH_RAM" {  } { { "TESTBENCH_RAM.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/TESTBENCH_RAM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711502659184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711502659184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/ram512x32.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/ram512x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM512x32 " "Found entity 1: RAM512x32" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711502659188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711502659188 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM512x32 " "Elaborating entity \"RAM512x32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711502659209 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overide RAM512x32.v(31) " "Verilog HDL Always Construct warning at RAM512x32.v(31): variable \"overide\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711502659215 "|RAM512x32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overide_data_in RAM512x32.v(32) " "Verilog HDL Always Construct warning at RAM512x32.v(32): variable \"overide_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711502659215 "|RAM512x32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "overide_address RAM512x32.v(32) " "Verilog HDL Always Construct warning at RAM512x32.v(32): variable \"overide_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711502659215 "|RAM512x32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read RAM512x32.v(35) " "Verilog HDL Always Construct warning at RAM512x32.v(35): variable \"read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711502659216 "|RAM512x32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address RAM512x32.v(36) " "Verilog HDL Always Construct warning at RAM512x32.v(36): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711502659216 "|RAM512x32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write RAM512x32.v(38) " "Verilog HDL Always Construct warning at RAM512x32.v(38): variable \"write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711502659216 "|RAM512x32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in RAM512x32.v(39) " "Verilog HDL Always Construct warning at RAM512x32.v(39): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711502659216 "|RAM512x32"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address RAM512x32.v(39) " "Verilog HDL Always Construct warning at RAM512x32.v(39): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1711502659216 "|RAM512x32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q RAM512x32.v(28) " "Verilog HDL Always Construct warning at RAM512x32.v(28): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711502659216 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] RAM512x32.v(28) " "Inferred latch for \"q\[0\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] RAM512x32.v(28) " "Inferred latch for \"q\[1\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] RAM512x32.v(28) " "Inferred latch for \"q\[2\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] RAM512x32.v(28) " "Inferred latch for \"q\[3\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] RAM512x32.v(28) " "Inferred latch for \"q\[4\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] RAM512x32.v(28) " "Inferred latch for \"q\[5\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] RAM512x32.v(28) " "Inferred latch for \"q\[6\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] RAM512x32.v(28) " "Inferred latch for \"q\[7\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] RAM512x32.v(28) " "Inferred latch for \"q\[8\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] RAM512x32.v(28) " "Inferred latch for \"q\[9\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] RAM512x32.v(28) " "Inferred latch for \"q\[10\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] RAM512x32.v(28) " "Inferred latch for \"q\[11\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] RAM512x32.v(28) " "Inferred latch for \"q\[12\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] RAM512x32.v(28) " "Inferred latch for \"q\[13\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] RAM512x32.v(28) " "Inferred latch for \"q\[14\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] RAM512x32.v(28) " "Inferred latch for \"q\[15\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] RAM512x32.v(28) " "Inferred latch for \"q\[16\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] RAM512x32.v(28) " "Inferred latch for \"q\[17\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] RAM512x32.v(28) " "Inferred latch for \"q\[18\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] RAM512x32.v(28) " "Inferred latch for \"q\[19\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] RAM512x32.v(28) " "Inferred latch for \"q\[20\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] RAM512x32.v(28) " "Inferred latch for \"q\[21\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] RAM512x32.v(28) " "Inferred latch for \"q\[22\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] RAM512x32.v(28) " "Inferred latch for \"q\[23\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] RAM512x32.v(28) " "Inferred latch for \"q\[24\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] RAM512x32.v(28) " "Inferred latch for \"q\[25\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659219 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] RAM512x32.v(28) " "Inferred latch for \"q\[26\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659220 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] RAM512x32.v(28) " "Inferred latch for \"q\[27\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659220 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] RAM512x32.v(28) " "Inferred latch for \"q\[28\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659220 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] RAM512x32.v(28) " "Inferred latch for \"q\[29\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659220 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] RAM512x32.v(28) " "Inferred latch for \"q\[30\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659220 "|RAM512x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] RAM512x32.v(28) " "Inferred latch for \"q\[31\]\" at RAM512x32.v(28)" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711502659220 "|RAM512x32"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711502659275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 21:24:19 2024 " "Processing ended: Tue Mar 26 21:24:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711502659275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711502659275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711502659275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711502659275 ""}
