
servo_motor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000020e4  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  080022a8  080022a8  000032a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080022d0  080022d0  00004004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080022d0  080022d0  000032d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080022d8  080022d8  00004004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080022d8  080022d8  000032d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080022dc  080022dc  000032dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  080022e0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  080022e4  00004004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  080022e4  00004020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004db5  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e6c  00000000  00000000  00008de9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000720  00000000  00000000  00009c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000054a  00000000  00000000  0000a378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cafc  00000000  00000000  0000a8c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004ffd  00000000  00000000  000273be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a2cd6  00000000  00000000  0002c3bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cf091  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d90  00000000  00000000  000cf0d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000d0e64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000004 	.word	0x20000004
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08002290 	.word	0x08002290

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000008 	.word	0x20000008
 8000200:	08002290 	.word	0x08002290

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b988 	b.w	800052c <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	468e      	mov	lr, r1
 800023c:	4604      	mov	r4, r0
 800023e:	4688      	mov	r8, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14a      	bne.n	80002da <__udivmoddi4+0xa6>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d962      	bls.n	8000310 <__udivmoddi4+0xdc>
 800024a:	fab2 f682 	clz	r6, r2
 800024e:	b14e      	cbz	r6, 8000264 <__udivmoddi4+0x30>
 8000250:	f1c6 0320 	rsb	r3, r6, #32
 8000254:	fa01 f806 	lsl.w	r8, r1, r6
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	40b7      	lsls	r7, r6
 800025e:	ea43 0808 	orr.w	r8, r3, r8
 8000262:	40b4      	lsls	r4, r6
 8000264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000268:	fa1f fc87 	uxth.w	ip, r7
 800026c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000270:	0c23      	lsrs	r3, r4, #16
 8000272:	fb0e 8811 	mls	r8, lr, r1, r8
 8000276:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027a:	fb01 f20c 	mul.w	r2, r1, ip
 800027e:	429a      	cmp	r2, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x62>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f101 30ff 	add.w	r0, r1, #4294967295
 8000288:	f080 80ea 	bcs.w	8000460 <__udivmoddi4+0x22c>
 800028c:	429a      	cmp	r2, r3
 800028e:	f240 80e7 	bls.w	8000460 <__udivmoddi4+0x22c>
 8000292:	3902      	subs	r1, #2
 8000294:	443b      	add	r3, r7
 8000296:	1a9a      	subs	r2, r3, r2
 8000298:	b2a3      	uxth	r3, r4
 800029a:	fbb2 f0fe 	udiv	r0, r2, lr
 800029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002a6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002aa:	459c      	cmp	ip, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x8e>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b4:	f080 80d6 	bcs.w	8000464 <__udivmoddi4+0x230>
 80002b8:	459c      	cmp	ip, r3
 80002ba:	f240 80d3 	bls.w	8000464 <__udivmoddi4+0x230>
 80002be:	443b      	add	r3, r7
 80002c0:	3802      	subs	r0, #2
 80002c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c6:	eba3 030c 	sub.w	r3, r3, ip
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11d      	cbz	r5, 80002d6 <__udivmoddi4+0xa2>
 80002ce:	40f3      	lsrs	r3, r6
 80002d0:	2200      	movs	r2, #0
 80002d2:	e9c5 3200 	strd	r3, r2, [r5]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d905      	bls.n	80002ea <__udivmoddi4+0xb6>
 80002de:	b10d      	cbz	r5, 80002e4 <__udivmoddi4+0xb0>
 80002e0:	e9c5 0100 	strd	r0, r1, [r5]
 80002e4:	2100      	movs	r1, #0
 80002e6:	4608      	mov	r0, r1
 80002e8:	e7f5      	b.n	80002d6 <__udivmoddi4+0xa2>
 80002ea:	fab3 f183 	clz	r1, r3
 80002ee:	2900      	cmp	r1, #0
 80002f0:	d146      	bne.n	8000380 <__udivmoddi4+0x14c>
 80002f2:	4573      	cmp	r3, lr
 80002f4:	d302      	bcc.n	80002fc <__udivmoddi4+0xc8>
 80002f6:	4282      	cmp	r2, r0
 80002f8:	f200 8105 	bhi.w	8000506 <__udivmoddi4+0x2d2>
 80002fc:	1a84      	subs	r4, r0, r2
 80002fe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000302:	2001      	movs	r0, #1
 8000304:	4690      	mov	r8, r2
 8000306:	2d00      	cmp	r5, #0
 8000308:	d0e5      	beq.n	80002d6 <__udivmoddi4+0xa2>
 800030a:	e9c5 4800 	strd	r4, r8, [r5]
 800030e:	e7e2      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000310:	2a00      	cmp	r2, #0
 8000312:	f000 8090 	beq.w	8000436 <__udivmoddi4+0x202>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	2e00      	cmp	r6, #0
 800031c:	f040 80a4 	bne.w	8000468 <__udivmoddi4+0x234>
 8000320:	1a8a      	subs	r2, r1, r2
 8000322:	0c03      	lsrs	r3, r0, #16
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	b280      	uxth	r0, r0
 800032a:	b2bc      	uxth	r4, r7
 800032c:	2101      	movs	r1, #1
 800032e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000332:	fb0e 221c 	mls	r2, lr, ip, r2
 8000336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033a:	fb04 f20c 	mul.w	r2, r4, ip
 800033e:	429a      	cmp	r2, r3
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x11e>
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x11c>
 800034a:	429a      	cmp	r2, r3
 800034c:	f200 80e0 	bhi.w	8000510 <__udivmoddi4+0x2dc>
 8000350:	46c4      	mov	ip, r8
 8000352:	1a9b      	subs	r3, r3, r2
 8000354:	fbb3 f2fe 	udiv	r2, r3, lr
 8000358:	fb0e 3312 	mls	r3, lr, r2, r3
 800035c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000360:	fb02 f404 	mul.w	r4, r2, r4
 8000364:	429c      	cmp	r4, r3
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x144>
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	f102 30ff 	add.w	r0, r2, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x142>
 8000370:	429c      	cmp	r4, r3
 8000372:	f200 80ca 	bhi.w	800050a <__udivmoddi4+0x2d6>
 8000376:	4602      	mov	r2, r0
 8000378:	1b1b      	subs	r3, r3, r4
 800037a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800037e:	e7a5      	b.n	80002cc <__udivmoddi4+0x98>
 8000380:	f1c1 0620 	rsb	r6, r1, #32
 8000384:	408b      	lsls	r3, r1
 8000386:	fa22 f706 	lsr.w	r7, r2, r6
 800038a:	431f      	orrs	r7, r3
 800038c:	fa0e f401 	lsl.w	r4, lr, r1
 8000390:	fa20 f306 	lsr.w	r3, r0, r6
 8000394:	fa2e fe06 	lsr.w	lr, lr, r6
 8000398:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800039c:	4323      	orrs	r3, r4
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	fa1f fc87 	uxth.w	ip, r7
 80003a6:	fbbe f0f9 	udiv	r0, lr, r9
 80003aa:	0c1c      	lsrs	r4, r3, #16
 80003ac:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	d909      	bls.n	80003d4 <__udivmoddi4+0x1a0>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003c6:	f080 809c 	bcs.w	8000502 <__udivmoddi4+0x2ce>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	f240 8099 	bls.w	8000502 <__udivmoddi4+0x2ce>
 80003d0:	3802      	subs	r0, #2
 80003d2:	443c      	add	r4, r7
 80003d4:	eba4 040e 	sub.w	r4, r4, lr
 80003d8:	fa1f fe83 	uxth.w	lr, r3
 80003dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e0:	fb09 4413 	mls	r4, r9, r3, r4
 80003e4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ec:	45a4      	cmp	ip, r4
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x1ce>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003f6:	f080 8082 	bcs.w	80004fe <__udivmoddi4+0x2ca>
 80003fa:	45a4      	cmp	ip, r4
 80003fc:	d97f      	bls.n	80004fe <__udivmoddi4+0x2ca>
 80003fe:	3b02      	subs	r3, #2
 8000400:	443c      	add	r4, r7
 8000402:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	fba0 ec02 	umull	lr, ip, r0, r2
 800040e:	4564      	cmp	r4, ip
 8000410:	4673      	mov	r3, lr
 8000412:	46e1      	mov	r9, ip
 8000414:	d362      	bcc.n	80004dc <__udivmoddi4+0x2a8>
 8000416:	d05f      	beq.n	80004d8 <__udivmoddi4+0x2a4>
 8000418:	b15d      	cbz	r5, 8000432 <__udivmoddi4+0x1fe>
 800041a:	ebb8 0203 	subs.w	r2, r8, r3
 800041e:	eb64 0409 	sbc.w	r4, r4, r9
 8000422:	fa04 f606 	lsl.w	r6, r4, r6
 8000426:	fa22 f301 	lsr.w	r3, r2, r1
 800042a:	431e      	orrs	r6, r3
 800042c:	40cc      	lsrs	r4, r1
 800042e:	e9c5 6400 	strd	r6, r4, [r5]
 8000432:	2100      	movs	r1, #0
 8000434:	e74f      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000436:	fbb1 fcf2 	udiv	ip, r1, r2
 800043a:	0c01      	lsrs	r1, r0, #16
 800043c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000440:	b280      	uxth	r0, r0
 8000442:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000446:	463b      	mov	r3, r7
 8000448:	4638      	mov	r0, r7
 800044a:	463c      	mov	r4, r7
 800044c:	46b8      	mov	r8, r7
 800044e:	46be      	mov	lr, r7
 8000450:	2620      	movs	r6, #32
 8000452:	fbb1 f1f7 	udiv	r1, r1, r7
 8000456:	eba2 0208 	sub.w	r2, r2, r8
 800045a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800045e:	e766      	b.n	800032e <__udivmoddi4+0xfa>
 8000460:	4601      	mov	r1, r0
 8000462:	e718      	b.n	8000296 <__udivmoddi4+0x62>
 8000464:	4610      	mov	r0, r2
 8000466:	e72c      	b.n	80002c2 <__udivmoddi4+0x8e>
 8000468:	f1c6 0220 	rsb	r2, r6, #32
 800046c:	fa2e f302 	lsr.w	r3, lr, r2
 8000470:	40b7      	lsls	r7, r6
 8000472:	40b1      	lsls	r1, r6
 8000474:	fa20 f202 	lsr.w	r2, r0, r2
 8000478:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800047c:	430a      	orrs	r2, r1
 800047e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000482:	b2bc      	uxth	r4, r7
 8000484:	fb0e 3318 	mls	r3, lr, r8, r3
 8000488:	0c11      	lsrs	r1, r2, #16
 800048a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048e:	fb08 f904 	mul.w	r9, r8, r4
 8000492:	40b0      	lsls	r0, r6
 8000494:	4589      	cmp	r9, r1
 8000496:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049a:	b280      	uxth	r0, r0
 800049c:	d93e      	bls.n	800051c <__udivmoddi4+0x2e8>
 800049e:	1879      	adds	r1, r7, r1
 80004a0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x276>
 80004a6:	4589      	cmp	r9, r1
 80004a8:	d81f      	bhi.n	80004ea <__udivmoddi4+0x2b6>
 80004aa:	eba1 0109 	sub.w	r1, r1, r9
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fb09 f804 	mul.w	r8, r9, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	b292      	uxth	r2, r2
 80004bc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c0:	4542      	cmp	r2, r8
 80004c2:	d229      	bcs.n	8000518 <__udivmoddi4+0x2e4>
 80004c4:	18ba      	adds	r2, r7, r2
 80004c6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ca:	d2c4      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d2c2      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004d0:	f1a9 0102 	sub.w	r1, r9, #2
 80004d4:	443a      	add	r2, r7
 80004d6:	e7be      	b.n	8000456 <__udivmoddi4+0x222>
 80004d8:	45f0      	cmp	r8, lr
 80004da:	d29d      	bcs.n	8000418 <__udivmoddi4+0x1e4>
 80004dc:	ebbe 0302 	subs.w	r3, lr, r2
 80004e0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e4:	3801      	subs	r0, #1
 80004e6:	46e1      	mov	r9, ip
 80004e8:	e796      	b.n	8000418 <__udivmoddi4+0x1e4>
 80004ea:	eba7 0909 	sub.w	r9, r7, r9
 80004ee:	4449      	add	r1, r9
 80004f0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f8:	fb09 f804 	mul.w	r8, r9, r4
 80004fc:	e7db      	b.n	80004b6 <__udivmoddi4+0x282>
 80004fe:	4673      	mov	r3, lr
 8000500:	e77f      	b.n	8000402 <__udivmoddi4+0x1ce>
 8000502:	4650      	mov	r0, sl
 8000504:	e766      	b.n	80003d4 <__udivmoddi4+0x1a0>
 8000506:	4608      	mov	r0, r1
 8000508:	e6fd      	b.n	8000306 <__udivmoddi4+0xd2>
 800050a:	443b      	add	r3, r7
 800050c:	3a02      	subs	r2, #2
 800050e:	e733      	b.n	8000378 <__udivmoddi4+0x144>
 8000510:	f1ac 0c02 	sub.w	ip, ip, #2
 8000514:	443b      	add	r3, r7
 8000516:	e71c      	b.n	8000352 <__udivmoddi4+0x11e>
 8000518:	4649      	mov	r1, r9
 800051a:	e79c      	b.n	8000456 <__udivmoddi4+0x222>
 800051c:	eba1 0109 	sub.w	r1, r1, r9
 8000520:	46c4      	mov	ip, r8
 8000522:	fbb1 f9fe 	udiv	r9, r1, lr
 8000526:	fb09 f804 	mul.w	r8, r9, r4
 800052a:	e7c4      	b.n	80004b6 <__udivmoddi4+0x282>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000530:	b480      	push	{r7}
 8000532:	b085      	sub	sp, #20
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	f003 0307 	and.w	r3, r3, #7
 800053e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000540:	4b0c      	ldr	r3, [pc, #48]	@ (8000574 <__NVIC_SetPriorityGrouping+0x44>)
 8000542:	68db      	ldr	r3, [r3, #12]
 8000544:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000546:	68ba      	ldr	r2, [r7, #8]
 8000548:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800054c:	4013      	ands	r3, r2
 800054e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000550:	68fb      	ldr	r3, [r7, #12]
 8000552:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000554:	68bb      	ldr	r3, [r7, #8]
 8000556:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000558:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800055c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000560:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000562:	4a04      	ldr	r2, [pc, #16]	@ (8000574 <__NVIC_SetPriorityGrouping+0x44>)
 8000564:	68bb      	ldr	r3, [r7, #8]
 8000566:	60d3      	str	r3, [r2, #12]
}
 8000568:	bf00      	nop
 800056a:	3714      	adds	r7, #20
 800056c:	46bd      	mov	sp, r7
 800056e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000572:	4770      	bx	lr
 8000574:	e000ed00 	.word	0xe000ed00

08000578 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800057c:	4b05      	ldr	r3, [pc, #20]	@ (8000594 <LL_RCC_HSI_Enable+0x1c>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	4a04      	ldr	r2, [pc, #16]	@ (8000594 <LL_RCC_HSI_Enable+0x1c>)
 8000582:	f043 0301 	orr.w	r3, r3, #1
 8000586:	6013      	str	r3, [r2, #0]
}
 8000588:	bf00      	nop
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop
 8000594:	40023800 	.word	0x40023800

08000598 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 800059c:	4b06      	ldr	r3, [pc, #24]	@ (80005b8 <LL_RCC_HSI_IsReady+0x20>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	f003 0302 	and.w	r3, r3, #2
 80005a4:	2b02      	cmp	r3, #2
 80005a6:	bf0c      	ite	eq
 80005a8:	2301      	moveq	r3, #1
 80005aa:	2300      	movne	r3, #0
 80005ac:	b2db      	uxtb	r3, r3
}
 80005ae:	4618      	mov	r0, r3
 80005b0:	46bd      	mov	sp, r7
 80005b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b6:	4770      	bx	lr
 80005b8:	40023800 	.word	0x40023800

080005bc <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80005bc:	b480      	push	{r7}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80005c4:	4b07      	ldr	r3, [pc, #28]	@ (80005e4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	00db      	lsls	r3, r3, #3
 80005d0:	4904      	ldr	r1, [pc, #16]	@ (80005e4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80005d2:	4313      	orrs	r3, r2
 80005d4:	600b      	str	r3, [r1, #0]
}
 80005d6:	bf00      	nop
 80005d8:	370c      	adds	r7, #12
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	40023800 	.word	0x40023800

080005e8 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80005f0:	4b06      	ldr	r3, [pc, #24]	@ (800060c <LL_RCC_SetSysClkSource+0x24>)
 80005f2:	689b      	ldr	r3, [r3, #8]
 80005f4:	f023 0203 	bic.w	r2, r3, #3
 80005f8:	4904      	ldr	r1, [pc, #16]	@ (800060c <LL_RCC_SetSysClkSource+0x24>)
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	4313      	orrs	r3, r2
 80005fe:	608b      	str	r3, [r1, #8]
}
 8000600:	bf00      	nop
 8000602:	370c      	adds	r7, #12
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	40023800 	.word	0x40023800

08000610 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000614:	4b04      	ldr	r3, [pc, #16]	@ (8000628 <LL_RCC_GetSysClkSource+0x18>)
 8000616:	689b      	ldr	r3, [r3, #8]
 8000618:	f003 030c 	and.w	r3, r3, #12
}
 800061c:	4618      	mov	r0, r3
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	40023800 	.word	0x40023800

0800062c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800062c:	b480      	push	{r7}
 800062e:	b083      	sub	sp, #12
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000634:	4b06      	ldr	r3, [pc, #24]	@ (8000650 <LL_RCC_SetAHBPrescaler+0x24>)
 8000636:	689b      	ldr	r3, [r3, #8]
 8000638:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800063c:	4904      	ldr	r1, [pc, #16]	@ (8000650 <LL_RCC_SetAHBPrescaler+0x24>)
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	4313      	orrs	r3, r2
 8000642:	608b      	str	r3, [r1, #8]
}
 8000644:	bf00      	nop
 8000646:	370c      	adds	r7, #12
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr
 8000650:	40023800 	.word	0x40023800

08000654 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800065c:	4b06      	ldr	r3, [pc, #24]	@ (8000678 <LL_RCC_SetAPB1Prescaler+0x24>)
 800065e:	689b      	ldr	r3, [r3, #8]
 8000660:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8000664:	4904      	ldr	r1, [pc, #16]	@ (8000678 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	4313      	orrs	r3, r2
 800066a:	608b      	str	r3, [r1, #8]
}
 800066c:	bf00      	nop
 800066e:	370c      	adds	r7, #12
 8000670:	46bd      	mov	sp, r7
 8000672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000676:	4770      	bx	lr
 8000678:	40023800 	.word	0x40023800

0800067c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800067c:	b480      	push	{r7}
 800067e:	b083      	sub	sp, #12
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000684:	4b06      	ldr	r3, [pc, #24]	@ (80006a0 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000686:	689b      	ldr	r3, [r3, #8]
 8000688:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800068c:	4904      	ldr	r1, [pc, #16]	@ (80006a0 <LL_RCC_SetAPB2Prescaler+0x24>)
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	4313      	orrs	r3, r2
 8000692:	608b      	str	r3, [r1, #8]
}
 8000694:	bf00      	nop
 8000696:	370c      	adds	r7, #12
 8000698:	46bd      	mov	sp, r7
 800069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069e:	4770      	bx	lr
 80006a0:	40023800 	.word	0x40023800

080006a4 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b083      	sub	sp, #12
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 80006ac:	4b07      	ldr	r3, [pc, #28]	@ (80006cc <LL_RCC_SetTIMPrescaler+0x28>)
 80006ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80006b2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80006b6:	4905      	ldr	r1, [pc, #20]	@ (80006cc <LL_RCC_SetTIMPrescaler+0x28>)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	4313      	orrs	r3, r2
 80006bc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
}
 80006c0:	bf00      	nop
 80006c2:	370c      	adds	r7, #12
 80006c4:	46bd      	mov	sp, r7
 80006c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ca:	4770      	bx	lr
 80006cc:	40023800 	.word	0x40023800

080006d0 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80006d0:	b480      	push	{r7}
 80006d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80006d4:	4b05      	ldr	r3, [pc, #20]	@ (80006ec <LL_RCC_PLL_Enable+0x1c>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a04      	ldr	r2, [pc, #16]	@ (80006ec <LL_RCC_PLL_Enable+0x1c>)
 80006da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80006de:	6013      	str	r3, [r2, #0]
}
 80006e0:	bf00      	nop
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	40023800 	.word	0x40023800

080006f0 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80006f4:	4b07      	ldr	r3, [pc, #28]	@ (8000714 <LL_RCC_PLL_IsReady+0x24>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80006fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000700:	bf0c      	ite	eq
 8000702:	2301      	moveq	r3, #1
 8000704:	2300      	movne	r3, #0
 8000706:	b2db      	uxtb	r3, r3
}
 8000708:	4618      	mov	r0, r3
 800070a:	46bd      	mov	sp, r7
 800070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	40023800 	.word	0x40023800

08000718 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 8000718:	b480      	push	{r7}
 800071a:	b085      	sub	sp, #20
 800071c:	af00      	add	r7, sp, #0
 800071e:	60f8      	str	r0, [r7, #12]
 8000720:	60b9      	str	r1, [r7, #8]
 8000722:	607a      	str	r2, [r7, #4]
 8000724:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8000726:	4b11      	ldr	r3, [pc, #68]	@ (800076c <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8000728:	685a      	ldr	r2, [r3, #4]
 800072a:	4b11      	ldr	r3, [pc, #68]	@ (8000770 <LL_RCC_PLL_ConfigDomain_SYS+0x58>)
 800072c:	4013      	ands	r3, r2
 800072e:	68f9      	ldr	r1, [r7, #12]
 8000730:	68ba      	ldr	r2, [r7, #8]
 8000732:	4311      	orrs	r1, r2
 8000734:	687a      	ldr	r2, [r7, #4]
 8000736:	0192      	lsls	r2, r2, #6
 8000738:	430a      	orrs	r2, r1
 800073a:	490c      	ldr	r1, [pc, #48]	@ (800076c <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 800073c:	4313      	orrs	r3, r2
 800073e:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8000740:	4b0a      	ldr	r3, [pc, #40]	@ (800076c <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8000742:	685b      	ldr	r3, [r3, #4]
 8000744:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000748:	4908      	ldr	r1, [pc, #32]	@ (800076c <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	4313      	orrs	r3, r2
 800074e:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
 8000750:	4b06      	ldr	r3, [pc, #24]	@ (800076c <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8000752:	685b      	ldr	r3, [r3, #4]
 8000754:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 8000758:	4904      	ldr	r1, [pc, #16]	@ (800076c <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 800075a:	683b      	ldr	r3, [r7, #0]
 800075c:	4313      	orrs	r3, r2
 800075e:	604b      	str	r3, [r1, #4]
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 8000760:	bf00      	nop
 8000762:	3714      	adds	r7, #20
 8000764:	46bd      	mov	sp, r7
 8000766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076a:	4770      	bx	lr
 800076c:	40023800 	.word	0x40023800
 8000770:	ffbf8000 	.word	0xffbf8000

08000774 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000774:	b480      	push	{r7}
 8000776:	b085      	sub	sp, #20
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800077c:	4b08      	ldr	r3, [pc, #32]	@ (80007a0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800077e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000780:	4907      	ldr	r1, [pc, #28]	@ (80007a0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4313      	orrs	r3, r2
 8000786:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000788:	4b05      	ldr	r3, [pc, #20]	@ (80007a0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800078a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	4013      	ands	r3, r2
 8000790:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000792:	68fb      	ldr	r3, [r7, #12]
}
 8000794:	bf00      	nop
 8000796:	3714      	adds	r7, #20
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr
 80007a0:	40023800 	.word	0x40023800

080007a4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b085      	sub	sp, #20
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80007ac:	4b08      	ldr	r3, [pc, #32]	@ (80007d0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80007ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80007b0:	4907      	ldr	r1, [pc, #28]	@ (80007d0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	4313      	orrs	r3, r2
 80007b6:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80007b8:	4b05      	ldr	r3, [pc, #20]	@ (80007d0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80007ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	4013      	ands	r3, r2
 80007c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007c2:	68fb      	ldr	r3, [r7, #12]
}
 80007c4:	bf00      	nop
 80007c6:	3714      	adds	r7, #20
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr
 80007d0:	40023800 	.word	0x40023800

080007d4 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b085      	sub	sp, #20
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80007dc:	4b08      	ldr	r3, [pc, #32]	@ (8000800 <LL_APB2_GRP1_EnableClock+0x2c>)
 80007de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80007e0:	4907      	ldr	r1, [pc, #28]	@ (8000800 <LL_APB2_GRP1_EnableClock+0x2c>)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	4313      	orrs	r3, r2
 80007e6:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80007e8:	4b05      	ldr	r3, [pc, #20]	@ (8000800 <LL_APB2_GRP1_EnableClock+0x2c>)
 80007ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	4013      	ands	r3, r2
 80007f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007f2:	68fb      	ldr	r3, [r7, #12]
}
 80007f4:	bf00      	nop
 80007f6:	3714      	adds	r7, #20
 80007f8:	46bd      	mov	sp, r7
 80007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fe:	4770      	bx	lr
 8000800:	40023800 	.word	0x40023800

08000804 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000804:	b480      	push	{r7}
 8000806:	b083      	sub	sp, #12
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 800080c:	4b06      	ldr	r3, [pc, #24]	@ (8000828 <LL_FLASH_SetLatency+0x24>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	f023 020f 	bic.w	r2, r3, #15
 8000814:	4904      	ldr	r1, [pc, #16]	@ (8000828 <LL_FLASH_SetLatency+0x24>)
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	4313      	orrs	r3, r2
 800081a:	600b      	str	r3, [r1, #0]
}
 800081c:	bf00      	nop
 800081e:	370c      	adds	r7, #12
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr
 8000828:	40023c00 	.word	0x40023c00

0800082c <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000830:	4b04      	ldr	r3, [pc, #16]	@ (8000844 <LL_FLASH_GetLatency+0x18>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	f003 030f 	and.w	r3, r3, #15
}
 8000838:	4618      	mov	r0, r3
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	40023c00 	.word	0x40023c00

08000848 <LL_PWR_DisableOverDriveMode>:
  * @brief  Disable Over drive Mode
  * @rmtoll CR    ODEN       LL_PWR_DisableOverDriveMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableOverDriveMode(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR, PWR_CR_ODEN);
 800084c:	4b05      	ldr	r3, [pc, #20]	@ (8000864 <LL_PWR_DisableOverDriveMode+0x1c>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a04      	ldr	r2, [pc, #16]	@ (8000864 <LL_PWR_DisableOverDriveMode+0x1c>)
 8000852:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000856:	6013      	str	r3, [r2, #0]
}
 8000858:	bf00      	nop
 800085a:	46bd      	mov	sp, r7
 800085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000860:	4770      	bx	lr
 8000862:	bf00      	nop
 8000864:	40007000 	.word	0x40007000

08000868 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000868:	b480      	push	{r7}
 800086a:	b083      	sub	sp, #12
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8000870:	4b06      	ldr	r3, [pc, #24]	@ (800088c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8000878:	4904      	ldr	r1, [pc, #16]	@ (800088c <LL_PWR_SetRegulVoltageScaling+0x24>)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	4313      	orrs	r3, r2
 800087e:	600b      	str	r3, [r1, #0]
}
 8000880:	bf00      	nop
 8000882:	370c      	adds	r7, #12
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr
 800088c:	40007000 	.word	0x40007000

08000890 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8000894:	4b07      	ldr	r3, [pc, #28]	@ (80008b4 <LL_PWR_IsActiveFlag_VOS+0x24>)
 8000896:	685b      	ldr	r3, [r3, #4]
 8000898:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800089c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80008a0:	bf0c      	ite	eq
 80008a2:	2301      	moveq	r3, #1
 80008a4:	2300      	movne	r3, #0
 80008a6:	b2db      	uxtb	r3, r3
}
 80008a8:	4618      	mov	r0, r3
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	40007000 	.word	0x40007000

080008b8 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80008b8:	b480      	push	{r7}
 80008ba:	b083      	sub	sp, #12
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f043 0201 	orr.w	r2, r3, #1
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	601a      	str	r2, [r3, #0]
}
 80008cc:	bf00      	nop
 80008ce:	370c      	adds	r7, #12
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr

080008d8 <LL_TIM_EnableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
{
 80008d8:	b480      	push	{r7}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	601a      	str	r2, [r3, #0]
}
 80008ec:	bf00      	nop
 80008ee:	370c      	adds	r7, #12
 80008f0:	46bd      	mov	sp, r7
 80008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f6:	4770      	bx	lr

080008f8 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
 8000900:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	6a1a      	ldr	r2, [r3, #32]
 8000906:	683b      	ldr	r3, [r7, #0]
 8000908:	431a      	orrs	r2, r3
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	621a      	str	r2, [r3, #32]
}
 800090e:	bf00      	nop
 8000910:	370c      	adds	r7, #12
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr
	...

0800091c <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 800091c:	b480      	push	{r7}
 800091e:	b085      	sub	sp, #20
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
 8000924:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	2b01      	cmp	r3, #1
 800092a:	d01c      	beq.n	8000966 <LL_TIM_OC_DisableFast+0x4a>
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	2b04      	cmp	r3, #4
 8000930:	d017      	beq.n	8000962 <LL_TIM_OC_DisableFast+0x46>
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	2b10      	cmp	r3, #16
 8000936:	d012      	beq.n	800095e <LL_TIM_OC_DisableFast+0x42>
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	2b40      	cmp	r3, #64	@ 0x40
 800093c:	d00d      	beq.n	800095a <LL_TIM_OC_DisableFast+0x3e>
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000944:	d007      	beq.n	8000956 <LL_TIM_OC_DisableFast+0x3a>
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800094c:	d101      	bne.n	8000952 <LL_TIM_OC_DisableFast+0x36>
 800094e:	2305      	movs	r3, #5
 8000950:	e00a      	b.n	8000968 <LL_TIM_OC_DisableFast+0x4c>
 8000952:	2306      	movs	r3, #6
 8000954:	e008      	b.n	8000968 <LL_TIM_OC_DisableFast+0x4c>
 8000956:	2304      	movs	r3, #4
 8000958:	e006      	b.n	8000968 <LL_TIM_OC_DisableFast+0x4c>
 800095a:	2303      	movs	r3, #3
 800095c:	e004      	b.n	8000968 <LL_TIM_OC_DisableFast+0x4c>
 800095e:	2302      	movs	r3, #2
 8000960:	e002      	b.n	8000968 <LL_TIM_OC_DisableFast+0x4c>
 8000962:	2301      	movs	r3, #1
 8000964:	e000      	b.n	8000968 <LL_TIM_OC_DisableFast+0x4c>
 8000966:	2300      	movs	r3, #0
 8000968:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	3318      	adds	r3, #24
 800096e:	4619      	mov	r1, r3
 8000970:	7bfb      	ldrb	r3, [r7, #15]
 8000972:	4a0b      	ldr	r2, [pc, #44]	@ (80009a0 <LL_TIM_OC_DisableFast+0x84>)
 8000974:	5cd3      	ldrb	r3, [r2, r3]
 8000976:	440b      	add	r3, r1
 8000978:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 800097a:	68bb      	ldr	r3, [r7, #8]
 800097c:	681a      	ldr	r2, [r3, #0]
 800097e:	7bfb      	ldrb	r3, [r7, #15]
 8000980:	4908      	ldr	r1, [pc, #32]	@ (80009a4 <LL_TIM_OC_DisableFast+0x88>)
 8000982:	5ccb      	ldrb	r3, [r1, r3]
 8000984:	4619      	mov	r1, r3
 8000986:	2304      	movs	r3, #4
 8000988:	408b      	lsls	r3, r1
 800098a:	43db      	mvns	r3, r3
 800098c:	401a      	ands	r2, r3
 800098e:	68bb      	ldr	r3, [r7, #8]
 8000990:	601a      	str	r2, [r3, #0]

}
 8000992:	bf00      	nop
 8000994:	3714      	adds	r7, #20
 8000996:	46bd      	mov	sp, r7
 8000998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	080022a8 	.word	0x080022a8
 80009a4:	080022b0 	.word	0x080022b0

080009a8 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b085      	sub	sp, #20
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
 80009b0:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	2b01      	cmp	r3, #1
 80009b6:	d01c      	beq.n	80009f2 <LL_TIM_OC_EnablePreload+0x4a>
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	2b04      	cmp	r3, #4
 80009bc:	d017      	beq.n	80009ee <LL_TIM_OC_EnablePreload+0x46>
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	2b10      	cmp	r3, #16
 80009c2:	d012      	beq.n	80009ea <LL_TIM_OC_EnablePreload+0x42>
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	2b40      	cmp	r3, #64	@ 0x40
 80009c8:	d00d      	beq.n	80009e6 <LL_TIM_OC_EnablePreload+0x3e>
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80009d0:	d007      	beq.n	80009e2 <LL_TIM_OC_EnablePreload+0x3a>
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80009d8:	d101      	bne.n	80009de <LL_TIM_OC_EnablePreload+0x36>
 80009da:	2305      	movs	r3, #5
 80009dc:	e00a      	b.n	80009f4 <LL_TIM_OC_EnablePreload+0x4c>
 80009de:	2306      	movs	r3, #6
 80009e0:	e008      	b.n	80009f4 <LL_TIM_OC_EnablePreload+0x4c>
 80009e2:	2304      	movs	r3, #4
 80009e4:	e006      	b.n	80009f4 <LL_TIM_OC_EnablePreload+0x4c>
 80009e6:	2303      	movs	r3, #3
 80009e8:	e004      	b.n	80009f4 <LL_TIM_OC_EnablePreload+0x4c>
 80009ea:	2302      	movs	r3, #2
 80009ec:	e002      	b.n	80009f4 <LL_TIM_OC_EnablePreload+0x4c>
 80009ee:	2301      	movs	r3, #1
 80009f0:	e000      	b.n	80009f4 <LL_TIM_OC_EnablePreload+0x4c>
 80009f2:	2300      	movs	r3, #0
 80009f4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	3318      	adds	r3, #24
 80009fa:	4619      	mov	r1, r3
 80009fc:	7bfb      	ldrb	r3, [r7, #15]
 80009fe:	4a0a      	ldr	r2, [pc, #40]	@ (8000a28 <LL_TIM_OC_EnablePreload+0x80>)
 8000a00:	5cd3      	ldrb	r3, [r2, r3]
 8000a02:	440b      	add	r3, r1
 8000a04:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8000a06:	68bb      	ldr	r3, [r7, #8]
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	7bfb      	ldrb	r3, [r7, #15]
 8000a0c:	4907      	ldr	r1, [pc, #28]	@ (8000a2c <LL_TIM_OC_EnablePreload+0x84>)
 8000a0e:	5ccb      	ldrb	r3, [r1, r3]
 8000a10:	4619      	mov	r1, r3
 8000a12:	2308      	movs	r3, #8
 8000a14:	408b      	lsls	r3, r1
 8000a16:	431a      	orrs	r2, r3
 8000a18:	68bb      	ldr	r3, [r7, #8]
 8000a1a:	601a      	str	r2, [r3, #0]
}
 8000a1c:	bf00      	nop
 8000a1e:	3714      	adds	r7, #20
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr
 8000a28:	080022a8 	.word	0x080022a8
 8000a2c:	080022b0 	.word	0x080022b0

08000a30 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b083      	sub	sp, #12
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
 8000a38:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	683a      	ldr	r2, [r7, #0]
 8000a3e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000a40:	bf00      	nop
 8000a42:	370c      	adds	r7, #12
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr

08000a4c <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b083      	sub	sp, #12
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
 8000a54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	685b      	ldr	r3, [r3, #4]
 8000a5a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	431a      	orrs	r2, r3
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	605a      	str	r2, [r3, #4]
}
 8000a66:	bf00      	nop
 8000a68:	370c      	adds	r7, #12
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr

08000a72 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000a72:	b480      	push	{r7}
 8000a74:	b083      	sub	sp, #12
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	689b      	ldr	r3, [r3, #8]
 8000a7e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	609a      	str	r2, [r3, #8]
}
 8000a86:	bf00      	nop
 8000a88:	370c      	adds	r7, #12
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr

08000a92 <LL_TIM_EnableAllOutputs>:
  * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
{
 8000a92:	b480      	push	{r7}
 8000a94:	b083      	sub	sp, #12
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a9e:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8000aa6:	bf00      	nop
 8000aa8:	370c      	adds	r7, #12
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr

08000ab2 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	b083      	sub	sp, #12
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	68db      	ldr	r3, [r3, #12]
 8000abe:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	60da      	str	r2, [r3, #12]
}
 8000ac6:	bf00      	nop
 8000ac8:	370c      	adds	r7, #12
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr

08000ad2 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000ad2:	b480      	push	{r7}
 8000ad4:	b083      	sub	sp, #12
 8000ad6:	af00      	add	r7, sp, #0
 8000ad8:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	691b      	ldr	r3, [r3, #16]
 8000ade:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	695b      	ldr	r3, [r3, #20]
 8000aea:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	615a      	str	r2, [r3, #20]
}
 8000af2:	bf00      	nop
 8000af4:	370c      	adds	r7, #12
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr

08000afe <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000afe:	b480      	push	{r7}
 8000b00:	b083      	sub	sp, #12
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	6078      	str	r0, [r7, #4]
 8000b06:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	041a      	lsls	r2, r3, #16
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	619a      	str	r2, [r3, #24]
}
 8000b10:	bf00      	nop
 8000b12:	370c      	adds	r7, #12
 8000b14:	46bd      	mov	sp, r7
 8000b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1a:	4770      	bx	lr

08000b1c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b086      	sub	sp, #24
 8000b20:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000b22:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000b26:	f7ff fe55 	bl	80007d4 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000b2a:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8000b2e:	f7ff fe39 	bl	80007a4 <LL_APB1_GRP1_EnableClock>

	/* System interrupt init*/
	NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b32:	2007      	movs	r0, #7
 8000b34:	f7ff fcfc 	bl	8000530 <__NVIC_SetPriorityGrouping>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000b38:	f000 f844 	bl	8000bc4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000b3c:	f000 f956 	bl	8000dec <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000b40:	f000 f904 	bl	8000d4c <MX_USART2_UART_Init>
	MX_TIM2_Init();
 8000b44:	f000 f890 	bl	8000c68 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH1); // channel aktivieren
 8000b48:	2101      	movs	r1, #1
 8000b4a:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000b4e:	f7ff fed3 	bl	80008f8 <LL_TIM_CC_EnableChannel>
	LL_TIM_EnableAllOutputs(TIM2); // outputs aktivieren
 8000b52:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000b56:	f7ff ff9c 	bl	8000a92 <LL_TIM_EnableAllOutputs>
	LL_TIM_EnableCounter(TIM2);    // counter starten
 8000b5a:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000b5e:	f7ff feab 	bl	80008b8 <LL_TIM_EnableCounter>

	uint32_t ccr_min = 250;
 8000b62:	23fa      	movs	r3, #250	@ 0xfa
 8000b64:	60fb      	str	r3, [r7, #12]
	uint32_t ccr_max = 1250;
 8000b66:	f240 43e2 	movw	r3, #1250	@ 0x4e2
 8000b6a:	60bb      	str	r3, [r7, #8]
	uint32_t ccr = ccr_min;
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	617b      	str	r3, [r7, #20]
	int32_t schritte = 2;
 8000b70:	2302      	movs	r3, #2
 8000b72:	613b      	str	r3, [r7, #16]
	uint32_t delay_ms = 5;
 8000b74:	2305      	movs	r3, #5
 8000b76:	607b      	str	r3, [r7, #4]

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */
		LL_TIM_OC_SetCompareCH1(TIM2, ccr);
 8000b78:	6979      	ldr	r1, [r7, #20]
 8000b7a:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000b7e:	f7ff ff57 	bl	8000a30 <LL_TIM_OC_SetCompareCH1>
		LL_mDelay(delay_ms);
 8000b82:	6878      	ldr	r0, [r7, #4]
 8000b84:	f001 fb22 	bl	80021cc <LL_mDelay>

		ccr += schritte;
 8000b88:	693b      	ldr	r3, [r7, #16]
 8000b8a:	697a      	ldr	r2, [r7, #20]
 8000b8c:	4413      	add	r3, r2
 8000b8e:	617b      	str	r3, [r7, #20]
		if(ccr >= ccr_max) {
 8000b90:	697a      	ldr	r2, [r7, #20]
 8000b92:	68bb      	ldr	r3, [r7, #8]
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d308      	bcc.n	8000baa <main+0x8e>
			ccr = ccr_max;
 8000b98:	68bb      	ldr	r3, [r7, #8]
 8000b9a:	617b      	str	r3, [r7, #20]
			schritte = -schritte;
 8000b9c:	693b      	ldr	r3, [r7, #16]
 8000b9e:	425b      	negs	r3, r3
 8000ba0:	613b      	str	r3, [r7, #16]
			ccr += schritte;
 8000ba2:	693b      	ldr	r3, [r7, #16]
 8000ba4:	697a      	ldr	r2, [r7, #20]
 8000ba6:	4413      	add	r3, r2
 8000ba8:	617b      	str	r3, [r7, #20]
		}

		if(ccr <= 0) {
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d1e3      	bne.n	8000b78 <main+0x5c>
			ccr = ccr_min;
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	617b      	str	r3, [r7, #20]
			schritte = -schritte;
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	425b      	negs	r3, r3
 8000bb8:	613b      	str	r3, [r7, #16]
			ccr += schritte;
 8000bba:	693b      	ldr	r3, [r7, #16]
 8000bbc:	697a      	ldr	r2, [r7, #20]
 8000bbe:	4413      	add	r3, r2
 8000bc0:	617b      	str	r3, [r7, #20]
		LL_TIM_OC_SetCompareCH1(TIM2, ccr);
 8000bc2:	e7d9      	b.n	8000b78 <main+0x5c>

08000bc4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
	LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8000bc8:	2002      	movs	r0, #2
 8000bca:	f7ff fe1b 	bl	8000804 <LL_FLASH_SetLatency>
	while (LL_FLASH_GetLatency() != LL_FLASH_LATENCY_2) {
 8000bce:	bf00      	nop
 8000bd0:	f7ff fe2c 	bl	800082c <LL_FLASH_GetLatency>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b02      	cmp	r3, #2
 8000bd8:	d1fa      	bne.n	8000bd0 <SystemClock_Config+0xc>
	}
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE3);
 8000bda:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000bde:	f7ff fe43 	bl	8000868 <LL_PWR_SetRegulVoltageScaling>
	LL_PWR_DisableOverDriveMode();
 8000be2:	f7ff fe31 	bl	8000848 <LL_PWR_DisableOverDriveMode>
	LL_RCC_HSI_SetCalibTrimming(16);
 8000be6:	2010      	movs	r0, #16
 8000be8:	f7ff fce8 	bl	80005bc <LL_RCC_HSI_SetCalibTrimming>
	LL_RCC_HSI_Enable();
 8000bec:	f7ff fcc4 	bl	8000578 <LL_RCC_HSI_Enable>

	/* Wait till HSI is ready */
	while (LL_RCC_HSI_IsReady() != 1) {
 8000bf0:	bf00      	nop
 8000bf2:	f7ff fcd1 	bl	8000598 <LL_RCC_HSI_IsReady>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b01      	cmp	r3, #1
 8000bfa:	d1fa      	bne.n	8000bf2 <SystemClock_Config+0x2e>

	}
	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_16, 336,
 8000bfc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c00:	f44f 72a8 	mov.w	r2, #336	@ 0x150
 8000c04:	2110      	movs	r1, #16
 8000c06:	2000      	movs	r0, #0
 8000c08:	f7ff fd86 	bl	8000718 <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLLP_DIV_4);
	LL_RCC_PLL_Enable();
 8000c0c:	f7ff fd60 	bl	80006d0 <LL_RCC_PLL_Enable>

	/* Wait till PLL is ready */
	while (LL_RCC_PLL_IsReady() != 1) {
 8000c10:	bf00      	nop
 8000c12:	f7ff fd6d 	bl	80006f0 <LL_RCC_PLL_IsReady>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	d1fa      	bne.n	8000c12 <SystemClock_Config+0x4e>

	}
	while (LL_PWR_IsActiveFlag_VOS() == 0) {
 8000c1c:	bf00      	nop
 8000c1e:	f7ff fe37 	bl	8000890 <LL_PWR_IsActiveFlag_VOS>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d0fa      	beq.n	8000c1e <SystemClock_Config+0x5a>
	}
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000c28:	2000      	movs	r0, #0
 8000c2a:	f7ff fcff 	bl	800062c <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8000c2e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000c32:	f7ff fd0f 	bl	8000654 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000c36:	2000      	movs	r0, #0
 8000c38:	f7ff fd20 	bl	800067c <LL_RCC_SetAPB2Prescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000c3c:	2002      	movs	r0, #2
 8000c3e:	f7ff fcd3 	bl	80005e8 <LL_RCC_SetSysClkSource>

	/* Wait till System clock is ready */
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {
 8000c42:	bf00      	nop
 8000c44:	f7ff fce4 	bl	8000610 <LL_RCC_GetSysClkSource>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b08      	cmp	r3, #8
 8000c4c:	d1fa      	bne.n	8000c44 <SystemClock_Config+0x80>

	}
	LL_Init1msTick(84000000);
 8000c4e:	4805      	ldr	r0, [pc, #20]	@ (8000c64 <SystemClock_Config+0xa0>)
 8000c50:	f001 faae 	bl	80021b0 <LL_Init1msTick>
	LL_SetSystemCoreClock(84000000);
 8000c54:	4803      	ldr	r0, [pc, #12]	@ (8000c64 <SystemClock_Config+0xa0>)
 8000c56:	f001 fadf 	bl	8002218 <LL_SetSystemCoreClock>
	LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8000c5a:	2000      	movs	r0, #0
 8000c5c:	f7ff fd22 	bl	80006a4 <LL_RCC_SetTIMPrescaler>
}
 8000c60:	bf00      	nop
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	0501bd00 	.word	0x0501bd00

08000c68 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b094      	sub	sp, #80	@ 0x50
 8000c6c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	LL_TIM_InitTypeDef TIM_InitStruct = { 0 };
 8000c6e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000c72:	2200      	movs	r2, #0
 8000c74:	601a      	str	r2, [r3, #0]
 8000c76:	605a      	str	r2, [r3, #4]
 8000c78:	609a      	str	r2, [r3, #8]
 8000c7a:	60da      	str	r2, [r3, #12]
 8000c7c:	611a      	str	r2, [r3, #16]
	LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = { 0 };
 8000c7e:	f107 031c 	add.w	r3, r7, #28
 8000c82:	2220      	movs	r2, #32
 8000c84:	2100      	movs	r1, #0
 8000c86:	4618      	mov	r0, r3
 8000c88:	f001 fad6 	bl	8002238 <memset>

	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000c8c:	1d3b      	adds	r3, r7, #4
 8000c8e:	2200      	movs	r2, #0
 8000c90:	601a      	str	r2, [r3, #0]
 8000c92:	605a      	str	r2, [r3, #4]
 8000c94:	609a      	str	r2, [r3, #8]
 8000c96:	60da      	str	r2, [r3, #12]
 8000c98:	611a      	str	r2, [r3, #16]
 8000c9a:	615a      	str	r2, [r3, #20]

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8000c9c:	2001      	movs	r0, #1
 8000c9e:	f7ff fd81 	bl	80007a4 <LL_APB1_GRP1_EnableClock>

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	TIM_InitStruct.Prescaler = 83;
 8000ca2:	2353      	movs	r3, #83	@ 0x53
 8000ca4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_CENTER_UP_DOWN;
 8000ca6:	2360      	movs	r3, #96	@ 0x60
 8000ca8:	643b      	str	r3, [r7, #64]	@ 0x40
	TIM_InitStruct.Autoreload = 9999;
 8000caa:	f242 730f 	movw	r3, #9999	@ 0x270f
 8000cae:	647b      	str	r3, [r7, #68]	@ 0x44
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	64bb      	str	r3, [r7, #72]	@ 0x48
	LL_TIM_Init(TIM2, &TIM_InitStruct);
 8000cb4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000cb8:	4619      	mov	r1, r3
 8000cba:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000cbe:	f000 fcf5 	bl	80016ac <LL_TIM_Init>
	LL_TIM_EnableARRPreload(TIM2);
 8000cc2:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000cc6:	f7ff fe07 	bl	80008d8 <LL_TIM_EnableARRPreload>
	LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 8000cca:	2101      	movs	r1, #1
 8000ccc:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000cd0:	f7ff fe6a 	bl	80009a8 <LL_TIM_OC_EnablePreload>
	TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8000cd4:	2360      	movs	r3, #96	@ 0x60
 8000cd6:	61fb      	str	r3, [r7, #28]
	TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	623b      	str	r3, [r7, #32]
	TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	627b      	str	r3, [r7, #36]	@ 0x24
	TIM_OC_InitStruct.CompareValue = 0;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	62bb      	str	r3, [r7, #40]	@ 0x28
	TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8000ce8:	f107 031c 	add.w	r3, r7, #28
 8000cec:	461a      	mov	r2, r3
 8000cee:	2101      	movs	r1, #1
 8000cf0:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000cf4:	f000 fd74 	bl	80017e0 <LL_TIM_OC_Init>
	LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000cfe:	f7ff fe0d 	bl	800091c <LL_TIM_OC_DisableFast>
	LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8000d02:	2100      	movs	r1, #0
 8000d04:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000d08:	f7ff fea0 	bl	8000a4c <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM2);
 8000d0c:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000d10:	f7ff feaf 	bl	8000a72 <LL_TIM_DisableMasterSlaveMode>
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000d14:	2002      	movs	r0, #2
 8000d16:	f7ff fd2d 	bl	8000774 <LL_AHB1_GRP1_EnableClock>
	/**TIM2 GPIO Configuration
	 PB8   ------> TIM2_CH1
	 */
	GPIO_InitStruct.Pin = motor_Pin;
 8000d1a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d1e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000d20:	2302      	movs	r3, #2
 8000d22:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d24:	2300      	movs	r3, #0
 8000d26:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000d30:	2301      	movs	r3, #1
 8000d32:	61bb      	str	r3, [r7, #24]
	LL_GPIO_Init(motor_GPIO_Port, &GPIO_InitStruct);
 8000d34:	1d3b      	adds	r3, r7, #4
 8000d36:	4619      	mov	r1, r3
 8000d38:	4803      	ldr	r0, [pc, #12]	@ (8000d48 <MX_TIM2_Init+0xe0>)
 8000d3a:	f000 fa4b 	bl	80011d4 <LL_GPIO_Init>

}
 8000d3e:	bf00      	nop
 8000d40:	3750      	adds	r7, #80	@ 0x50
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	40020400 	.word	0x40020400

08000d4c <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b08e      	sub	sp, #56	@ 0x38
 8000d50:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN USART2_Init 0 */

	/* USER CODE END USART2_Init 0 */

	LL_USART_InitTypeDef USART_InitStruct = { 0 };
 8000d52:	f107 031c 	add.w	r3, r7, #28
 8000d56:	2200      	movs	r2, #0
 8000d58:	601a      	str	r2, [r3, #0]
 8000d5a:	605a      	str	r2, [r3, #4]
 8000d5c:	609a      	str	r2, [r3, #8]
 8000d5e:	60da      	str	r2, [r3, #12]
 8000d60:	611a      	str	r2, [r3, #16]
 8000d62:	615a      	str	r2, [r3, #20]
 8000d64:	619a      	str	r2, [r3, #24]

	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000d66:	1d3b      	adds	r3, r7, #4
 8000d68:	2200      	movs	r2, #0
 8000d6a:	601a      	str	r2, [r3, #0]
 8000d6c:	605a      	str	r2, [r3, #4]
 8000d6e:	609a      	str	r2, [r3, #8]
 8000d70:	60da      	str	r2, [r3, #12]
 8000d72:	611a      	str	r2, [r3, #16]
 8000d74:	615a      	str	r2, [r3, #20]

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000d76:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000d7a:	f7ff fd13 	bl	80007a4 <LL_APB1_GRP1_EnableClock>

	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000d7e:	2001      	movs	r0, #1
 8000d80:	f7ff fcf8 	bl	8000774 <LL_AHB1_GRP1_EnableClock>
	/**USART2 GPIO Configuration
	 PA2   ------> USART2_TX
	 PA3   ------> USART2_RX
	 */
	GPIO_InitStruct.Pin = USART_TX_Pin | USART_RX_Pin;
 8000d84:	230c      	movs	r3, #12
 8000d86:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000d88:	2302      	movs	r3, #2
 8000d8a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000d8c:	2303      	movs	r3, #3
 8000d8e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d90:	2300      	movs	r3, #0
 8000d92:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d94:	2300      	movs	r3, #0
 8000d96:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000d98:	2307      	movs	r3, #7
 8000d9a:	61bb      	str	r3, [r7, #24]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d9c:	1d3b      	adds	r3, r7, #4
 8000d9e:	4619      	mov	r1, r3
 8000da0:	4810      	ldr	r0, [pc, #64]	@ (8000de4 <MX_USART2_UART_Init+0x98>)
 8000da2:	f000 fa17 	bl	80011d4 <LL_GPIO_Init>

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	USART_InitStruct.BaudRate = 115200;
 8000da6:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000daa:	61fb      	str	r3, [r7, #28]
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000dac:	2300      	movs	r3, #0
 8000dae:	623b      	str	r3, [r7, #32]
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000db0:	2300      	movs	r3, #0
 8000db2:	627b      	str	r3, [r7, #36]	@ 0x24
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000db4:	2300      	movs	r3, #0
 8000db6:	62bb      	str	r3, [r7, #40]	@ 0x28
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000db8:	230c      	movs	r3, #12
 8000dba:	62fb      	str	r3, [r7, #44]	@ 0x2c
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	633b      	str	r3, [r7, #48]	@ 0x30
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	637b      	str	r3, [r7, #52]	@ 0x34
	LL_USART_Init(USART2, &USART_InitStruct);
 8000dc4:	f107 031c 	add.w	r3, r7, #28
 8000dc8:	4619      	mov	r1, r3
 8000dca:	4807      	ldr	r0, [pc, #28]	@ (8000de8 <MX_USART2_UART_Init+0x9c>)
 8000dcc:	f001 f956 	bl	800207c <LL_USART_Init>
	LL_USART_ConfigAsyncMode(USART2);
 8000dd0:	4805      	ldr	r0, [pc, #20]	@ (8000de8 <MX_USART2_UART_Init+0x9c>)
 8000dd2:	f7ff fe7e 	bl	8000ad2 <LL_USART_ConfigAsyncMode>
	LL_USART_Enable(USART2);
 8000dd6:	4804      	ldr	r0, [pc, #16]	@ (8000de8 <MX_USART2_UART_Init+0x9c>)
 8000dd8:	f7ff fe6b 	bl	8000ab2 <LL_USART_Enable>
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000ddc:	bf00      	nop
 8000dde:	3738      	adds	r7, #56	@ 0x38
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	40020000 	.word	0x40020000
 8000de8:	40004400 	.word	0x40004400

08000dec <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b086      	sub	sp, #24
 8000df0:	af00      	add	r7, sp, #0
	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000df2:	463b      	mov	r3, r7
 8000df4:	2200      	movs	r2, #0
 8000df6:	601a      	str	r2, [r3, #0]
 8000df8:	605a      	str	r2, [r3, #4]
 8000dfa:	609a      	str	r2, [r3, #8]
 8000dfc:	60da      	str	r2, [r3, #12]
 8000dfe:	611a      	str	r2, [r3, #16]
 8000e00:	615a      	str	r2, [r3, #20]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000e02:	2004      	movs	r0, #4
 8000e04:	f7ff fcb6 	bl	8000774 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8000e08:	2080      	movs	r0, #128	@ 0x80
 8000e0a:	f7ff fcb3 	bl	8000774 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000e0e:	2001      	movs	r0, #1
 8000e10:	f7ff fcb0 	bl	8000774 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000e14:	2002      	movs	r0, #2
 8000e16:	f7ff fcad 	bl	8000774 <LL_AHB1_GRP1_EnableClock>

	/**/
	LL_GPIO_ResetOutputPin(LED_GPIO_Port, LED_Pin);
 8000e1a:	2120      	movs	r1, #32
 8000e1c:	4810      	ldr	r0, [pc, #64]	@ (8000e60 <MX_GPIO_Init+0x74>)
 8000e1e:	f7ff fe6e 	bl	8000afe <LL_GPIO_ResetOutputPin>

	/**/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 8000e22:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e26:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e30:	463b      	mov	r3, r7
 8000e32:	4619      	mov	r1, r3
 8000e34:	480b      	ldr	r0, [pc, #44]	@ (8000e64 <MX_GPIO_Init+0x78>)
 8000e36:	f000 f9cd 	bl	80011d4 <LL_GPIO_Init>

	/**/
	GPIO_InitStruct.Pin = LED_Pin;
 8000e3a:	2320      	movs	r3, #32
 8000e3c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e42:	2300      	movs	r3, #0
 8000e44:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e46:	2300      	movs	r3, #0
 8000e48:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000e4e:	463b      	mov	r3, r7
 8000e50:	4619      	mov	r1, r3
 8000e52:	4803      	ldr	r0, [pc, #12]	@ (8000e60 <MX_GPIO_Init+0x74>)
 8000e54:	f000 f9be 	bl	80011d4 <LL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000e58:	bf00      	nop
 8000e5a:	3718      	adds	r7, #24
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	40020000 	.word	0x40020000
 8000e64:	40020800 	.word	0x40020800

08000e68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e6c:	bf00      	nop
 8000e6e:	e7fd      	b.n	8000e6c <NMI_Handler+0x4>

08000e70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e74:	bf00      	nop
 8000e76:	e7fd      	b.n	8000e74 <HardFault_Handler+0x4>

08000e78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e7c:	bf00      	nop
 8000e7e:	e7fd      	b.n	8000e7c <MemManage_Handler+0x4>

08000e80 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e84:	bf00      	nop
 8000e86:	e7fd      	b.n	8000e84 <BusFault_Handler+0x4>

08000e88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e8c:	bf00      	nop
 8000e8e:	e7fd      	b.n	8000e8c <UsageFault_Handler+0x4>

08000e90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e94:	bf00      	nop
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr

08000e9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e9e:	b480      	push	{r7}
 8000ea0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ea2:	bf00      	nop
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr

08000eac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr

08000eba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eba:	b480      	push	{r7}
 8000ebc:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ebe:	bf00      	nop
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr

08000ec8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ecc:	4b06      	ldr	r3, [pc, #24]	@ (8000ee8 <SystemInit+0x20>)
 8000ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ed2:	4a05      	ldr	r2, [pc, #20]	@ (8000ee8 <SystemInit+0x20>)
 8000ed4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ed8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000edc:	bf00      	nop
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	e000ed00 	.word	0xe000ed00

08000eec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000eec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f24 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ef0:	f7ff ffea 	bl	8000ec8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ef4:	480c      	ldr	r0, [pc, #48]	@ (8000f28 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ef6:	490d      	ldr	r1, [pc, #52]	@ (8000f2c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ef8:	4a0d      	ldr	r2, [pc, #52]	@ (8000f30 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000efa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000efc:	e002      	b.n	8000f04 <LoopCopyDataInit>

08000efe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000efe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f02:	3304      	adds	r3, #4

08000f04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f08:	d3f9      	bcc.n	8000efe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f0a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f34 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f0c:	4c0a      	ldr	r4, [pc, #40]	@ (8000f38 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f10:	e001      	b.n	8000f16 <LoopFillZerobss>

08000f12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f14:	3204      	adds	r2, #4

08000f16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f18:	d3fb      	bcc.n	8000f12 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000f1a:	f001 f995 	bl	8002248 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f1e:	f7ff fdfd 	bl	8000b1c <main>
  bx  lr    
 8000f22:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f24:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f2c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000f30:	080022e0 	.word	0x080022e0
  ldr r2, =_sbss
 8000f34:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000f38:	20000020 	.word	0x20000020

08000f3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f3c:	e7fe      	b.n	8000f3c <ADC_IRQHandler>

08000f3e <LL_GPIO_SetPinMode>:
{
 8000f3e:	b480      	push	{r7}
 8000f40:	b08b      	sub	sp, #44	@ 0x2c
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	60f8      	str	r0, [r7, #12]
 8000f46:	60b9      	str	r1, [r7, #8]
 8000f48:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	68bb      	ldr	r3, [r7, #8]
 8000f50:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	fa93 f3a3 	rbit	r3, r3
 8000f58:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000f5e:	69bb      	ldr	r3, [r7, #24]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d101      	bne.n	8000f68 <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 8000f64:	2320      	movs	r3, #32
 8000f66:	e003      	b.n	8000f70 <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 8000f68:	69bb      	ldr	r3, [r7, #24]
 8000f6a:	fab3 f383 	clz	r3, r3
 8000f6e:	b2db      	uxtb	r3, r3
 8000f70:	005b      	lsls	r3, r3, #1
 8000f72:	2103      	movs	r1, #3
 8000f74:	fa01 f303 	lsl.w	r3, r1, r3
 8000f78:	43db      	mvns	r3, r3
 8000f7a:	401a      	ands	r2, r3
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f80:	6a3b      	ldr	r3, [r7, #32]
 8000f82:	fa93 f3a3 	rbit	r3, r3
 8000f86:	61fb      	str	r3, [r7, #28]
  return result;
 8000f88:	69fb      	ldr	r3, [r7, #28]
 8000f8a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d101      	bne.n	8000f96 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8000f92:	2320      	movs	r3, #32
 8000f94:	e003      	b.n	8000f9e <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8000f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f98:	fab3 f383 	clz	r3, r3
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	6879      	ldr	r1, [r7, #4]
 8000fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa6:	431a      	orrs	r2, r3
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	601a      	str	r2, [r3, #0]
}
 8000fac:	bf00      	nop
 8000fae:	372c      	adds	r7, #44	@ 0x2c
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr

08000fb8 <LL_GPIO_SetPinOutputType>:
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	685a      	ldr	r2, [r3, #4]
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	43db      	mvns	r3, r3
 8000fcc:	401a      	ands	r2, r3
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	6879      	ldr	r1, [r7, #4]
 8000fd2:	fb01 f303 	mul.w	r3, r1, r3
 8000fd6:	431a      	orrs	r2, r3
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	605a      	str	r2, [r3, #4]
}
 8000fdc:	bf00      	nop
 8000fde:	3714      	adds	r7, #20
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr

08000fe8 <LL_GPIO_SetPinSpeed>:
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b08b      	sub	sp, #44	@ 0x2c
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	689a      	ldr	r2, [r3, #8]
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	fa93 f3a3 	rbit	r3, r3
 8001002:	613b      	str	r3, [r7, #16]
  return result;
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001008:	69bb      	ldr	r3, [r7, #24]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d101      	bne.n	8001012 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800100e:	2320      	movs	r3, #32
 8001010:	e003      	b.n	800101a <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8001012:	69bb      	ldr	r3, [r7, #24]
 8001014:	fab3 f383 	clz	r3, r3
 8001018:	b2db      	uxtb	r3, r3
 800101a:	005b      	lsls	r3, r3, #1
 800101c:	2103      	movs	r1, #3
 800101e:	fa01 f303 	lsl.w	r3, r1, r3
 8001022:	43db      	mvns	r3, r3
 8001024:	401a      	ands	r2, r3
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800102a:	6a3b      	ldr	r3, [r7, #32]
 800102c:	fa93 f3a3 	rbit	r3, r3
 8001030:	61fb      	str	r3, [r7, #28]
  return result;
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001038:	2b00      	cmp	r3, #0
 800103a:	d101      	bne.n	8001040 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800103c:	2320      	movs	r3, #32
 800103e:	e003      	b.n	8001048 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8001040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001042:	fab3 f383 	clz	r3, r3
 8001046:	b2db      	uxtb	r3, r3
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	6879      	ldr	r1, [r7, #4]
 800104c:	fa01 f303 	lsl.w	r3, r1, r3
 8001050:	431a      	orrs	r2, r3
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	609a      	str	r2, [r3, #8]
}
 8001056:	bf00      	nop
 8001058:	372c      	adds	r7, #44	@ 0x2c
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr

08001062 <LL_GPIO_SetPinPull>:
{
 8001062:	b480      	push	{r7}
 8001064:	b08b      	sub	sp, #44	@ 0x2c
 8001066:	af00      	add	r7, sp, #0
 8001068:	60f8      	str	r0, [r7, #12]
 800106a:	60b9      	str	r1, [r7, #8]
 800106c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	68da      	ldr	r2, [r3, #12]
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	fa93 f3a3 	rbit	r3, r3
 800107c:	613b      	str	r3, [r7, #16]
  return result;
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d101      	bne.n	800108c <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8001088:	2320      	movs	r3, #32
 800108a:	e003      	b.n	8001094 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800108c:	69bb      	ldr	r3, [r7, #24]
 800108e:	fab3 f383 	clz	r3, r3
 8001092:	b2db      	uxtb	r3, r3
 8001094:	005b      	lsls	r3, r3, #1
 8001096:	2103      	movs	r1, #3
 8001098:	fa01 f303 	lsl.w	r3, r1, r3
 800109c:	43db      	mvns	r3, r3
 800109e:	401a      	ands	r2, r3
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010a4:	6a3b      	ldr	r3, [r7, #32]
 80010a6:	fa93 f3a3 	rbit	r3, r3
 80010aa:	61fb      	str	r3, [r7, #28]
  return result;
 80010ac:	69fb      	ldr	r3, [r7, #28]
 80010ae:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80010b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d101      	bne.n	80010ba <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80010b6:	2320      	movs	r3, #32
 80010b8:	e003      	b.n	80010c2 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80010ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010bc:	fab3 f383 	clz	r3, r3
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	6879      	ldr	r1, [r7, #4]
 80010c6:	fa01 f303 	lsl.w	r3, r1, r3
 80010ca:	431a      	orrs	r2, r3
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	60da      	str	r2, [r3, #12]
}
 80010d0:	bf00      	nop
 80010d2:	372c      	adds	r7, #44	@ 0x2c
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <LL_GPIO_SetAFPin_0_7>:
{
 80010dc:	b480      	push	{r7}
 80010de:	b08b      	sub	sp, #44	@ 0x2c
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	60f8      	str	r0, [r7, #12]
 80010e4:	60b9      	str	r1, [r7, #8]
 80010e6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	6a1a      	ldr	r2, [r3, #32]
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010f0:	697b      	ldr	r3, [r7, #20]
 80010f2:	fa93 f3a3 	rbit	r3, r3
 80010f6:	613b      	str	r3, [r7, #16]
  return result;
 80010f8:	693b      	ldr	r3, [r7, #16]
 80010fa:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80010fc:	69bb      	ldr	r3, [r7, #24]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d101      	bne.n	8001106 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8001102:	2320      	movs	r3, #32
 8001104:	e003      	b.n	800110e <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8001106:	69bb      	ldr	r3, [r7, #24]
 8001108:	fab3 f383 	clz	r3, r3
 800110c:	b2db      	uxtb	r3, r3
 800110e:	009b      	lsls	r3, r3, #2
 8001110:	210f      	movs	r1, #15
 8001112:	fa01 f303 	lsl.w	r3, r1, r3
 8001116:	43db      	mvns	r3, r3
 8001118:	401a      	ands	r2, r3
 800111a:	68bb      	ldr	r3, [r7, #8]
 800111c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800111e:	6a3b      	ldr	r3, [r7, #32]
 8001120:	fa93 f3a3 	rbit	r3, r3
 8001124:	61fb      	str	r3, [r7, #28]
  return result;
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800112a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800112c:	2b00      	cmp	r3, #0
 800112e:	d101      	bne.n	8001134 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8001130:	2320      	movs	r3, #32
 8001132:	e003      	b.n	800113c <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8001134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001136:	fab3 f383 	clz	r3, r3
 800113a:	b2db      	uxtb	r3, r3
 800113c:	009b      	lsls	r3, r3, #2
 800113e:	6879      	ldr	r1, [r7, #4]
 8001140:	fa01 f303 	lsl.w	r3, r1, r3
 8001144:	431a      	orrs	r2, r3
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	621a      	str	r2, [r3, #32]
}
 800114a:	bf00      	nop
 800114c:	372c      	adds	r7, #44	@ 0x2c
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr

08001156 <LL_GPIO_SetAFPin_8_15>:
{
 8001156:	b480      	push	{r7}
 8001158:	b08b      	sub	sp, #44	@ 0x2c
 800115a:	af00      	add	r7, sp, #0
 800115c:	60f8      	str	r0, [r7, #12]
 800115e:	60b9      	str	r1, [r7, #8]
 8001160:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	0a1b      	lsrs	r3, r3, #8
 800116a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	fa93 f3a3 	rbit	r3, r3
 8001172:	613b      	str	r3, [r7, #16]
  return result;
 8001174:	693b      	ldr	r3, [r7, #16]
 8001176:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001178:	69bb      	ldr	r3, [r7, #24]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d101      	bne.n	8001182 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800117e:	2320      	movs	r3, #32
 8001180:	e003      	b.n	800118a <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8001182:	69bb      	ldr	r3, [r7, #24]
 8001184:	fab3 f383 	clz	r3, r3
 8001188:	b2db      	uxtb	r3, r3
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	210f      	movs	r1, #15
 800118e:	fa01 f303 	lsl.w	r3, r1, r3
 8001192:	43db      	mvns	r3, r3
 8001194:	401a      	ands	r2, r3
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	0a1b      	lsrs	r3, r3, #8
 800119a:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800119c:	6a3b      	ldr	r3, [r7, #32]
 800119e:	fa93 f3a3 	rbit	r3, r3
 80011a2:	61fb      	str	r3, [r7, #28]
  return result;
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80011a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d101      	bne.n	80011b2 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80011ae:	2320      	movs	r3, #32
 80011b0:	e003      	b.n	80011ba <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80011b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011b4:	fab3 f383 	clz	r3, r3
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	009b      	lsls	r3, r3, #2
 80011bc:	6879      	ldr	r1, [r7, #4]
 80011be:	fa01 f303 	lsl.w	r3, r1, r3
 80011c2:	431a      	orrs	r2, r3
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80011c8:	bf00      	nop
 80011ca:	372c      	adds	r7, #44	@ 0x2c
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr

080011d4 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b08a      	sub	sp, #40	@ 0x28
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80011de:	2300      	movs	r3, #0
 80011e0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 80011e2:	2300      	movs	r3, #0
 80011e4:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ec:	69bb      	ldr	r3, [r7, #24]
 80011ee:	fa93 f3a3 	rbit	r3, r3
 80011f2:	617b      	str	r3, [r7, #20]
  return result;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 80011f8:	69fb      	ldr	r3, [r7, #28]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d101      	bne.n	8001202 <LL_GPIO_Init+0x2e>
    return 32U;
 80011fe:	2320      	movs	r3, #32
 8001200:	e003      	b.n	800120a <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	fab3 f383 	clz	r3, r3
 8001208:	b2db      	uxtb	r3, r3
 800120a:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800120c:	e057      	b.n	80012be <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	2101      	movs	r1, #1
 8001214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001216:	fa01 f303 	lsl.w	r3, r1, r3
 800121a:	4013      	ands	r3, r2
 800121c:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 800121e:	6a3b      	ldr	r3, [r7, #32]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d049      	beq.n	80012b8 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	2b01      	cmp	r3, #1
 800122a:	d003      	beq.n	8001234 <LL_GPIO_Init+0x60>
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	2b02      	cmp	r3, #2
 8001232:	d10d      	bne.n	8001250 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	461a      	mov	r2, r3
 800123a:	6a39      	ldr	r1, [r7, #32]
 800123c:	6878      	ldr	r0, [r7, #4]
 800123e:	f7ff fed3 	bl	8000fe8 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	68db      	ldr	r3, [r3, #12]
 8001246:	461a      	mov	r2, r3
 8001248:	6a39      	ldr	r1, [r7, #32]
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	f7ff feb4 	bl	8000fb8 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	691b      	ldr	r3, [r3, #16]
 8001254:	461a      	mov	r2, r3
 8001256:	6a39      	ldr	r1, [r7, #32]
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f7ff ff02 	bl	8001062 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	2b02      	cmp	r3, #2
 8001264:	d121      	bne.n	80012aa <LL_GPIO_Init+0xd6>
 8001266:	6a3b      	ldr	r3, [r7, #32]
 8001268:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	fa93 f3a3 	rbit	r3, r3
 8001270:	60bb      	str	r3, [r7, #8]
  return result;
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d101      	bne.n	8001280 <LL_GPIO_Init+0xac>
    return 32U;
 800127c:	2320      	movs	r3, #32
 800127e:	e003      	b.n	8001288 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	fab3 f383 	clz	r3, r3
 8001286:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8001288:	2b07      	cmp	r3, #7
 800128a:	d807      	bhi.n	800129c <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	695b      	ldr	r3, [r3, #20]
 8001290:	461a      	mov	r2, r3
 8001292:	6a39      	ldr	r1, [r7, #32]
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f7ff ff21 	bl	80010dc <LL_GPIO_SetAFPin_0_7>
 800129a:	e006      	b.n	80012aa <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	695b      	ldr	r3, [r3, #20]
 80012a0:	461a      	mov	r2, r3
 80012a2:	6a39      	ldr	r1, [r7, #32]
 80012a4:	6878      	ldr	r0, [r7, #4]
 80012a6:	f7ff ff56 	bl	8001156 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	461a      	mov	r2, r3
 80012b0:	6a39      	ldr	r1, [r7, #32]
 80012b2:	6878      	ldr	r0, [r7, #4]
 80012b4:	f7ff fe43 	bl	8000f3e <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80012b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ba:	3301      	adds	r3, #1
 80012bc:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012c4:	fa22 f303 	lsr.w	r3, r2, r3
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d1a0      	bne.n	800120e <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 80012cc:	2300      	movs	r3, #0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3728      	adds	r7, #40	@ 0x28
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
	...

080012d8 <LL_RCC_GetSysClkSource>:
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80012dc:	4b04      	ldr	r3, [pc, #16]	@ (80012f0 <LL_RCC_GetSysClkSource+0x18>)
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	f003 030c 	and.w	r3, r3, #12
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	40023800 	.word	0x40023800

080012f4 <LL_RCC_GetAHBPrescaler>:
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80012f8:	4b04      	ldr	r3, [pc, #16]	@ (800130c <LL_RCC_GetAHBPrescaler+0x18>)
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001300:	4618      	mov	r0, r3
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	40023800 	.word	0x40023800

08001310 <LL_RCC_GetAPB1Prescaler>:
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001314:	4b04      	ldr	r3, [pc, #16]	@ (8001328 <LL_RCC_GetAPB1Prescaler+0x18>)
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 800131c:	4618      	mov	r0, r3
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	40023800 	.word	0x40023800

0800132c <LL_RCC_GetAPB2Prescaler>:
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001330:	4b04      	ldr	r3, [pc, #16]	@ (8001344 <LL_RCC_GetAPB2Prescaler+0x18>)
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001338:	4618      	mov	r0, r3
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	40023800 	.word	0x40023800

08001348 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800134c:	4b04      	ldr	r3, [pc, #16]	@ (8001360 <LL_RCC_PLL_GetMainSource+0x18>)
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 8001354:	4618      	mov	r0, r3
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	40023800 	.word	0x40023800

08001364 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001368:	4b04      	ldr	r3, [pc, #16]	@ (800137c <LL_RCC_PLL_GetN+0x18>)
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	099b      	lsrs	r3, r3, #6
 800136e:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8001372:	4618      	mov	r0, r3
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr
 800137c:	40023800 	.word	0x40023800

08001380 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8001384:	4b04      	ldr	r3, [pc, #16]	@ (8001398 <LL_RCC_PLL_GetP+0x18>)
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 800138c:	4618      	mov	r0, r3
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	40023800 	.word	0x40023800

0800139c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_5
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80013a0:	4b04      	ldr	r3, [pc, #16]	@ (80013b4 <LL_RCC_PLL_GetR+0x18>)
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	40023800 	.word	0x40023800

080013b8 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80013bc:	4b04      	ldr	r3, [pc, #16]	@ (80013d0 <LL_RCC_PLL_GetDivider+0x18>)
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	40023800 	.word	0x40023800

080013d4 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80013dc:	f000 f820 	bl	8001420 <RCC_GetSystemClockFreq>
 80013e0:	4602      	mov	r2, r0
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4618      	mov	r0, r3
 80013ec:	f000 f85c 	bl	80014a8 <RCC_GetHCLKClockFreq>
 80013f0:	4602      	mov	r2, r0
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	4618      	mov	r0, r3
 80013fc:	f000 f86a 	bl	80014d4 <RCC_GetPCLK1ClockFreq>
 8001400:	4602      	mov	r2, r0
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	4618      	mov	r0, r3
 800140c:	f000 f876 	bl	80014fc <RCC_GetPCLK2ClockFreq>
 8001410:	4602      	mov	r2, r0
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	60da      	str	r2, [r3, #12]
}
 8001416:	bf00      	nop
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
	...

08001420 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8001426:	2300      	movs	r3, #0
 8001428:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800142a:	f7ff ff55 	bl	80012d8 <LL_RCC_GetSysClkSource>
 800142e:	4603      	mov	r3, r0
 8001430:	2b0c      	cmp	r3, #12
 8001432:	d82d      	bhi.n	8001490 <RCC_GetSystemClockFreq+0x70>
 8001434:	a201      	add	r2, pc, #4	@ (adr r2, 800143c <RCC_GetSystemClockFreq+0x1c>)
 8001436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800143a:	bf00      	nop
 800143c:	08001471 	.word	0x08001471
 8001440:	08001491 	.word	0x08001491
 8001444:	08001491 	.word	0x08001491
 8001448:	08001491 	.word	0x08001491
 800144c:	08001477 	.word	0x08001477
 8001450:	08001491 	.word	0x08001491
 8001454:	08001491 	.word	0x08001491
 8001458:	08001491 	.word	0x08001491
 800145c:	0800147d 	.word	0x0800147d
 8001460:	08001491 	.word	0x08001491
 8001464:	08001491 	.word	0x08001491
 8001468:	08001491 	.word	0x08001491
 800146c:	08001487 	.word	0x08001487
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8001470:	4b0b      	ldr	r3, [pc, #44]	@ (80014a0 <RCC_GetSystemClockFreq+0x80>)
 8001472:	607b      	str	r3, [r7, #4]
      break;
 8001474:	e00f      	b.n	8001496 <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001476:	4b0b      	ldr	r3, [pc, #44]	@ (80014a4 <RCC_GetSystemClockFreq+0x84>)
 8001478:	607b      	str	r3, [r7, #4]
      break;
 800147a:	e00c      	b.n	8001496 <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 800147c:	2008      	movs	r0, #8
 800147e:	f000 f851 	bl	8001524 <RCC_PLL_GetFreqDomain_SYS>
 8001482:	6078      	str	r0, [r7, #4]
      break;
 8001484:	e007      	b.n	8001496 <RCC_GetSystemClockFreq+0x76>

#if defined(RCC_PLLR_SYSCLK_SUPPORT)
    case LL_RCC_SYS_CLKSOURCE_STATUS_PLLR: /* PLLR used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
 8001486:	200c      	movs	r0, #12
 8001488:	f000 f84c 	bl	8001524 <RCC_PLL_GetFreqDomain_SYS>
 800148c:	6078      	str	r0, [r7, #4]
      break;
 800148e:	e002      	b.n	8001496 <RCC_GetSystemClockFreq+0x76>
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8001490:	4b03      	ldr	r3, [pc, #12]	@ (80014a0 <RCC_GetSystemClockFreq+0x80>)
 8001492:	607b      	str	r3, [r7, #4]
      break;
 8001494:	bf00      	nop
  }

  return frequency;
 8001496:	687b      	ldr	r3, [r7, #4]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3708      	adds	r7, #8
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	00f42400 	.word	0x00f42400
 80014a4:	007a1200 	.word	0x007a1200

080014a8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80014b0:	f7ff ff20 	bl	80012f4 <LL_RCC_GetAHBPrescaler>
 80014b4:	4603      	mov	r3, r0
 80014b6:	091b      	lsrs	r3, r3, #4
 80014b8:	f003 030f 	and.w	r3, r3, #15
 80014bc:	4a04      	ldr	r2, [pc, #16]	@ (80014d0 <RCC_GetHCLKClockFreq+0x28>)
 80014be:	5cd3      	ldrb	r3, [r2, r3]
 80014c0:	461a      	mov	r2, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	40d3      	lsrs	r3, r2
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	080022b8 	.word	0x080022b8

080014d4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80014dc:	f7ff ff18 	bl	8001310 <LL_RCC_GetAPB1Prescaler>
 80014e0:	4603      	mov	r3, r0
 80014e2:	0a9b      	lsrs	r3, r3, #10
 80014e4:	4a04      	ldr	r2, [pc, #16]	@ (80014f8 <RCC_GetPCLK1ClockFreq+0x24>)
 80014e6:	5cd3      	ldrb	r3, [r2, r3]
 80014e8:	461a      	mov	r2, r3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	40d3      	lsrs	r3, r2
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	080022c8 	.word	0x080022c8

080014fc <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001504:	f7ff ff12 	bl	800132c <LL_RCC_GetAPB2Prescaler>
 8001508:	4603      	mov	r3, r0
 800150a:	0b5b      	lsrs	r3, r3, #13
 800150c:	4a04      	ldr	r2, [pc, #16]	@ (8001520 <RCC_GetPCLK2ClockFreq+0x24>)
 800150e:	5cd3      	ldrb	r3, [r2, r3]
 8001510:	461a      	mov	r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	40d3      	lsrs	r3, r2
}
 8001516:	4618      	mov	r0, r3
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	080022c8 	.word	0x080022c8

08001524 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8001524:	b590      	push	{r4, r7, lr}
 8001526:	b087      	sub	sp, #28
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 800152c:	2300      	movs	r3, #0
 800152e:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 8001530:	2300      	movs	r3, #0
 8001532:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 8001534:	2300      	movs	r3, #0
 8001536:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001538:	f7ff ff06 	bl	8001348 <LL_RCC_PLL_GetMainSource>
 800153c:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d004      	beq.n	800154e <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800154a:	d003      	beq.n	8001554 <RCC_PLL_GetFreqDomain_SYS+0x30>
 800154c:	e005      	b.n	800155a <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800154e:	4b1c      	ldr	r3, [pc, #112]	@ (80015c0 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8001550:	617b      	str	r3, [r7, #20]
      break;
 8001552:	e005      	b.n	8001560 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001554:	4b1b      	ldr	r3, [pc, #108]	@ (80015c4 <RCC_PLL_GetFreqDomain_SYS+0xa0>)
 8001556:	617b      	str	r3, [r7, #20]
      break;
 8001558:	e002      	b.n	8001560 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 800155a:	4b19      	ldr	r3, [pc, #100]	@ (80015c0 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 800155c:	617b      	str	r3, [r7, #20]
      break;
 800155e:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2b08      	cmp	r3, #8
 8001564:	d114      	bne.n	8001590 <RCC_PLL_GetFreqDomain_SYS+0x6c>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8001566:	f7ff ff27 	bl	80013b8 <LL_RCC_PLL_GetDivider>
 800156a:	4602      	mov	r2, r0
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	fbb3 f4f2 	udiv	r4, r3, r2
 8001572:	f7ff fef7 	bl	8001364 <LL_RCC_PLL_GetN>
 8001576:	4603      	mov	r3, r0
 8001578:	fb03 f404 	mul.w	r4, r3, r4
 800157c:	f7ff ff00 	bl	8001380 <LL_RCC_PLL_GetP>
 8001580:	4603      	mov	r3, r0
 8001582:	0c1b      	lsrs	r3, r3, #16
 8001584:	3301      	adds	r3, #1
 8001586:	005b      	lsls	r3, r3, #1
 8001588:	fbb4 f3f3 	udiv	r3, r4, r3
 800158c:	613b      	str	r3, [r7, #16]
 800158e:	e011      	b.n	80015b4 <RCC_PLL_GetFreqDomain_SYS+0x90>
                                              LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
  }
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  else
  {
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8001590:	f7ff ff12 	bl	80013b8 <LL_RCC_PLL_GetDivider>
 8001594:	4602      	mov	r2, r0
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	fbb3 f4f2 	udiv	r4, r3, r2
 800159c:	f7ff fee2 	bl	8001364 <LL_RCC_PLL_GetN>
 80015a0:	4603      	mov	r3, r0
 80015a2:	fb03 f404 	mul.w	r4, r3, r4
 80015a6:	f7ff fef9 	bl	800139c <LL_RCC_PLL_GetR>
 80015aa:	4603      	mov	r3, r0
 80015ac:	0f1b      	lsrs	r3, r3, #28
 80015ae:	fbb4 f3f3 	udiv	r3, r4, r3
 80015b2:	613b      	str	r3, [r7, #16]
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 80015b4:	693b      	ldr	r3, [r7, #16]
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	371c      	adds	r7, #28
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd90      	pop	{r4, r7, pc}
 80015be:	bf00      	nop
 80015c0:	00f42400 	.word	0x00f42400
 80015c4:	007a1200 	.word	0x007a1200

080015c8 <LL_TIM_SetPrescaler>:
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	683a      	ldr	r2, [r7, #0]
 80015d6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80015d8:	bf00      	nop
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr

080015e4 <LL_TIM_SetAutoReload>:
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	683a      	ldr	r2, [r7, #0]
 80015f2:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80015f4:	bf00      	nop
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr

08001600 <LL_TIM_SetRepetitionCounter>:
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	683a      	ldr	r2, [r7, #0]
 800160e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001610:	bf00      	nop
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr

0800161c <LL_TIM_OC_SetCompareCH1>:
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	683a      	ldr	r2, [r7, #0]
 800162a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800162c:	bf00      	nop
 800162e:	370c      	adds	r7, #12
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr

08001638 <LL_TIM_OC_SetCompareCH2>:
{
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	683a      	ldr	r2, [r7, #0]
 8001646:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001648:	bf00      	nop
 800164a:	370c      	adds	r7, #12
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr

08001654 <LL_TIM_OC_SetCompareCH3>:
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	683a      	ldr	r2, [r7, #0]
 8001662:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001664:	bf00      	nop
 8001666:	370c      	adds	r7, #12
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr

08001670 <LL_TIM_OC_SetCompareCH4>:
{
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	683a      	ldr	r2, [r7, #0]
 800167e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001680:	bf00      	nop
 8001682:	370c      	adds	r7, #12
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr

0800168c <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	695b      	ldr	r3, [r3, #20]
 8001698:	f043 0201 	orr.w	r2, r3, #1
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	615a      	str	r2, [r3, #20]
}
 80016a0:	bf00      	nop
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr

080016ac <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	4a3d      	ldr	r2, [pc, #244]	@ (80017b4 <LL_TIM_Init+0x108>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d013      	beq.n	80016ec <LL_TIM_Init+0x40>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016ca:	d00f      	beq.n	80016ec <LL_TIM_Init+0x40>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	4a3a      	ldr	r2, [pc, #232]	@ (80017b8 <LL_TIM_Init+0x10c>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d00b      	beq.n	80016ec <LL_TIM_Init+0x40>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	4a39      	ldr	r2, [pc, #228]	@ (80017bc <LL_TIM_Init+0x110>)
 80016d8:	4293      	cmp	r3, r2
 80016da:	d007      	beq.n	80016ec <LL_TIM_Init+0x40>
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	4a38      	ldr	r2, [pc, #224]	@ (80017c0 <LL_TIM_Init+0x114>)
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d003      	beq.n	80016ec <LL_TIM_Init+0x40>
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	4a37      	ldr	r2, [pc, #220]	@ (80017c4 <LL_TIM_Init+0x118>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d106      	bne.n	80016fa <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	4313      	orrs	r3, r2
 80016f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4a2d      	ldr	r2, [pc, #180]	@ (80017b4 <LL_TIM_Init+0x108>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d02b      	beq.n	800175a <LL_TIM_Init+0xae>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001708:	d027      	beq.n	800175a <LL_TIM_Init+0xae>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4a2a      	ldr	r2, [pc, #168]	@ (80017b8 <LL_TIM_Init+0x10c>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d023      	beq.n	800175a <LL_TIM_Init+0xae>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4a29      	ldr	r2, [pc, #164]	@ (80017bc <LL_TIM_Init+0x110>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d01f      	beq.n	800175a <LL_TIM_Init+0xae>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4a28      	ldr	r2, [pc, #160]	@ (80017c0 <LL_TIM_Init+0x114>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d01b      	beq.n	800175a <LL_TIM_Init+0xae>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4a27      	ldr	r2, [pc, #156]	@ (80017c4 <LL_TIM_Init+0x118>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d017      	beq.n	800175a <LL_TIM_Init+0xae>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4a26      	ldr	r2, [pc, #152]	@ (80017c8 <LL_TIM_Init+0x11c>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d013      	beq.n	800175a <LL_TIM_Init+0xae>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4a25      	ldr	r2, [pc, #148]	@ (80017cc <LL_TIM_Init+0x120>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d00f      	beq.n	800175a <LL_TIM_Init+0xae>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4a24      	ldr	r2, [pc, #144]	@ (80017d0 <LL_TIM_Init+0x124>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d00b      	beq.n	800175a <LL_TIM_Init+0xae>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	4a23      	ldr	r2, [pc, #140]	@ (80017d4 <LL_TIM_Init+0x128>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d007      	beq.n	800175a <LL_TIM_Init+0xae>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4a22      	ldr	r2, [pc, #136]	@ (80017d8 <LL_TIM_Init+0x12c>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d003      	beq.n	800175a <LL_TIM_Init+0xae>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	4a21      	ldr	r2, [pc, #132]	@ (80017dc <LL_TIM_Init+0x130>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d106      	bne.n	8001768 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	4313      	orrs	r3, r2
 8001766:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	68fa      	ldr	r2, [r7, #12]
 800176c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	4619      	mov	r1, r3
 8001774:	6878      	ldr	r0, [r7, #4]
 8001776:	f7ff ff35 	bl	80015e4 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	881b      	ldrh	r3, [r3, #0]
 800177e:	4619      	mov	r1, r3
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	f7ff ff21 	bl	80015c8 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4a0a      	ldr	r2, [pc, #40]	@ (80017b4 <LL_TIM_Init+0x108>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d003      	beq.n	8001796 <LL_TIM_Init+0xea>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4a0c      	ldr	r2, [pc, #48]	@ (80017c4 <LL_TIM_Init+0x118>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d105      	bne.n	80017a2 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	691b      	ldr	r3, [r3, #16]
 800179a:	4619      	mov	r1, r3
 800179c:	6878      	ldr	r0, [r7, #4]
 800179e:	f7ff ff2f 	bl	8001600 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80017a2:	6878      	ldr	r0, [r7, #4]
 80017a4:	f7ff ff72 	bl	800168c <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80017a8:	2300      	movs	r3, #0
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3710      	adds	r7, #16
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	40010000 	.word	0x40010000
 80017b8:	40000400 	.word	0x40000400
 80017bc:	40000800 	.word	0x40000800
 80017c0:	40000c00 	.word	0x40000c00
 80017c4:	40010400 	.word	0x40010400
 80017c8:	40014000 	.word	0x40014000
 80017cc:	40014400 	.word	0x40014400
 80017d0:	40014800 	.word	0x40014800
 80017d4:	40001800 	.word	0x40001800
 80017d8:	40001c00 	.word	0x40001c00
 80017dc:	40002000 	.word	0x40002000

080017e0 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b086      	sub	sp, #24
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	60f8      	str	r0, [r7, #12]
 80017e8:	60b9      	str	r1, [r7, #8]
 80017ea:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80017f6:	d027      	beq.n	8001848 <LL_TIM_OC_Init+0x68>
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80017fe:	d82a      	bhi.n	8001856 <LL_TIM_OC_Init+0x76>
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001806:	d018      	beq.n	800183a <LL_TIM_OC_Init+0x5a>
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800180e:	d822      	bhi.n	8001856 <LL_TIM_OC_Init+0x76>
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	2b01      	cmp	r3, #1
 8001814:	d003      	beq.n	800181e <LL_TIM_OC_Init+0x3e>
 8001816:	68bb      	ldr	r3, [r7, #8]
 8001818:	2b10      	cmp	r3, #16
 800181a:	d007      	beq.n	800182c <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 800181c:	e01b      	b.n	8001856 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800181e:	6879      	ldr	r1, [r7, #4]
 8001820:	68f8      	ldr	r0, [r7, #12]
 8001822:	f000 f81f 	bl	8001864 <OC1Config>
 8001826:	4603      	mov	r3, r0
 8001828:	75fb      	strb	r3, [r7, #23]
      break;
 800182a:	e015      	b.n	8001858 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800182c:	6879      	ldr	r1, [r7, #4]
 800182e:	68f8      	ldr	r0, [r7, #12]
 8001830:	f000 f884 	bl	800193c <OC2Config>
 8001834:	4603      	mov	r3, r0
 8001836:	75fb      	strb	r3, [r7, #23]
      break;
 8001838:	e00e      	b.n	8001858 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800183a:	6879      	ldr	r1, [r7, #4]
 800183c:	68f8      	ldr	r0, [r7, #12]
 800183e:	f000 f8ed 	bl	8001a1c <OC3Config>
 8001842:	4603      	mov	r3, r0
 8001844:	75fb      	strb	r3, [r7, #23]
      break;
 8001846:	e007      	b.n	8001858 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8001848:	6879      	ldr	r1, [r7, #4]
 800184a:	68f8      	ldr	r0, [r7, #12]
 800184c:	f000 f956 	bl	8001afc <OC4Config>
 8001850:	4603      	mov	r3, r0
 8001852:	75fb      	strb	r3, [r7, #23]
      break;
 8001854:	e000      	b.n	8001858 <LL_TIM_OC_Init+0x78>
      break;
 8001856:	bf00      	nop
  }

  return result;
 8001858:	7dfb      	ldrb	r3, [r7, #23]
}
 800185a:	4618      	mov	r0, r3
 800185c:	3718      	adds	r7, #24
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
	...

08001864 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b086      	sub	sp, #24
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6a1b      	ldr	r3, [r3, #32]
 8001872:	f023 0201 	bic.w	r2, r3, #1
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6a1b      	ldr	r3, [r3, #32]
 800187e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	699b      	ldr	r3, [r3, #24]
 800188a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	f023 0303 	bic.w	r3, r3, #3
 8001892:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4313      	orrs	r3, r2
 80018a0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	f023 0202 	bic.w	r2, r3, #2
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	691b      	ldr	r3, [r3, #16]
 80018ac:	4313      	orrs	r3, r2
 80018ae:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	f023 0201 	bic.w	r2, r3, #1
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a1c      	ldr	r2, [pc, #112]	@ (8001934 <OC1Config+0xd0>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d003      	beq.n	80018ce <OC1Config+0x6a>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a1b      	ldr	r2, [pc, #108]	@ (8001938 <OC1Config+0xd4>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d11e      	bne.n	800190c <OC1Config+0xa8>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	f023 0208 	bic.w	r2, r3, #8
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	695b      	ldr	r3, [r3, #20]
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	4313      	orrs	r3, r2
 80018dc:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	f023 0204 	bic.w	r2, r3, #4
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	4313      	orrs	r3, r2
 80018ec:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	4313      	orrs	r3, r2
 80018fa:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	69db      	ldr	r3, [r3, #28]
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	4313      	orrs	r3, r2
 800190a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	693a      	ldr	r2, [r7, #16]
 8001910:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	68fa      	ldr	r2, [r7, #12]
 8001916:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	68db      	ldr	r3, [r3, #12]
 800191c:	4619      	mov	r1, r3
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f7ff fe7c 	bl	800161c <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	697a      	ldr	r2, [r7, #20]
 8001928:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800192a:	2300      	movs	r3, #0
}
 800192c:	4618      	mov	r0, r3
 800192e:	3718      	adds	r7, #24
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40010000 	.word	0x40010000
 8001938:	40010400 	.word	0x40010400

0800193c <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b086      	sub	sp, #24
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6a1b      	ldr	r3, [r3, #32]
 800194a:	f023 0210 	bic.w	r2, r3, #16
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6a1b      	ldr	r3, [r3, #32]
 8001956:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	699b      	ldr	r3, [r3, #24]
 8001962:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800196a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	021b      	lsls	r3, r3, #8
 8001978:	4313      	orrs	r3, r2
 800197a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	f023 0220 	bic.w	r2, r3, #32
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	691b      	ldr	r3, [r3, #16]
 8001986:	011b      	lsls	r3, r3, #4
 8001988:	4313      	orrs	r3, r2
 800198a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	f023 0210 	bic.w	r2, r3, #16
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	011b      	lsls	r3, r3, #4
 8001998:	4313      	orrs	r3, r2
 800199a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	4a1d      	ldr	r2, [pc, #116]	@ (8001a14 <OC2Config+0xd8>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d003      	beq.n	80019ac <OC2Config+0x70>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001a18 <OC2Config+0xdc>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d11f      	bne.n	80019ec <OC2Config+0xb0>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	695b      	ldr	r3, [r3, #20]
 80019b6:	019b      	lsls	r3, r3, #6
 80019b8:	4313      	orrs	r3, r2
 80019ba:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	019b      	lsls	r3, r3, #6
 80019c8:	4313      	orrs	r3, r2
 80019ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	699b      	ldr	r3, [r3, #24]
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	4313      	orrs	r3, r2
 80019da:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	69db      	ldr	r3, [r3, #28]
 80019e6:	00db      	lsls	r3, r3, #3
 80019e8:	4313      	orrs	r3, r2
 80019ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	693a      	ldr	r2, [r7, #16]
 80019f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	68fa      	ldr	r2, [r7, #12]
 80019f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	4619      	mov	r1, r3
 80019fe:	6878      	ldr	r0, [r7, #4]
 8001a00:	f7ff fe1a 	bl	8001638 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	697a      	ldr	r2, [r7, #20]
 8001a08:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3718      	adds	r7, #24
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40010000 	.word	0x40010000
 8001a18:	40010400 	.word	0x40010400

08001a1c <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b086      	sub	sp, #24
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6a1b      	ldr	r3, [r3, #32]
 8001a2a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6a1b      	ldr	r3, [r3, #32]
 8001a36:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	69db      	ldr	r3, [r3, #28]
 8001a42:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	f023 0303 	bic.w	r3, r3, #3
 8001a4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4313      	orrs	r3, r2
 8001a58:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	691b      	ldr	r3, [r3, #16]
 8001a64:	021b      	lsls	r3, r3, #8
 8001a66:	4313      	orrs	r3, r2
 8001a68:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	021b      	lsls	r3, r3, #8
 8001a76:	4313      	orrs	r3, r2
 8001a78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4a1d      	ldr	r2, [pc, #116]	@ (8001af4 <OC3Config+0xd8>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d003      	beq.n	8001a8a <OC3Config+0x6e>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4a1c      	ldr	r2, [pc, #112]	@ (8001af8 <OC3Config+0xdc>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d11f      	bne.n	8001aca <OC3Config+0xae>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	695b      	ldr	r3, [r3, #20]
 8001a94:	029b      	lsls	r3, r3, #10
 8001a96:	4313      	orrs	r3, r2
 8001a98:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	029b      	lsls	r3, r3, #10
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	699b      	ldr	r3, [r3, #24]
 8001ab4:	011b      	lsls	r3, r3, #4
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	69db      	ldr	r3, [r3, #28]
 8001ac4:	015b      	lsls	r3, r3, #5
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	693a      	ldr	r2, [r7, #16]
 8001ace:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	68fa      	ldr	r2, [r7, #12]
 8001ad4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	68db      	ldr	r3, [r3, #12]
 8001ada:	4619      	mov	r1, r3
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f7ff fdb9 	bl	8001654 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	697a      	ldr	r2, [r7, #20]
 8001ae6:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001ae8:	2300      	movs	r3, #0
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3718      	adds	r7, #24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40010000 	.word	0x40010000
 8001af8:	40010400 	.word	0x40010400

08001afc <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b086      	sub	sp, #24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
 8001b04:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6a1b      	ldr	r3, [r3, #32]
 8001b0a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6a1b      	ldr	r3, [r3, #32]
 8001b16:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	69db      	ldr	r3, [r3, #28]
 8001b22:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001b2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	021b      	lsls	r3, r3, #8
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	691b      	ldr	r3, [r3, #16]
 8001b46:	031b      	lsls	r3, r3, #12
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	031b      	lsls	r3, r3, #12
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	4a11      	ldr	r2, [pc, #68]	@ (8001ba4 <OC4Config+0xa8>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d003      	beq.n	8001b6c <OC4Config+0x70>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	4a10      	ldr	r2, [pc, #64]	@ (8001ba8 <OC4Config+0xac>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d107      	bne.n	8001b7c <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	699b      	ldr	r3, [r3, #24]
 8001b76:	019b      	lsls	r3, r3, #6
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	697a      	ldr	r2, [r7, #20]
 8001b80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	68fa      	ldr	r2, [r7, #12]
 8001b86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f7ff fd6e 	bl	8001670 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	693a      	ldr	r2, [r7, #16]
 8001b98:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8001b9a:	2300      	movs	r3, #0
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3718      	adds	r7, #24
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	40010000 	.word	0x40010000
 8001ba8:	40010400 	.word	0x40010400

08001bac <LL_USART_IsEnabled>:
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001bbc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001bc0:	bf0c      	ite	eq
 8001bc2:	2301      	moveq	r3, #1
 8001bc4:	2300      	movne	r3, #0
 8001bc6:	b2db      	uxtb	r3, r3
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <LL_USART_SetStopBitsLength>:
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	691b      	ldr	r3, [r3, #16]
 8001be2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	431a      	orrs	r2, r3
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	611a      	str	r2, [r3, #16]
}
 8001bee:	bf00      	nop
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <LL_USART_SetHWFlowCtrl>:
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	b083      	sub	sp, #12
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
 8001c02:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	695b      	ldr	r3, [r3, #20]
 8001c08:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	431a      	orrs	r2, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	615a      	str	r2, [r3, #20]
}
 8001c14:	bf00      	nop
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <LL_USART_SetBaudRate>:
{
 8001c20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c24:	b0c0      	sub	sp, #256	@ 0x100
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8001c2c:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8001c30:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001c34:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001c3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001c40:	f040 810c 	bne.w	8001e5c <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8001c44:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001c4e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001c52:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001c56:	4622      	mov	r2, r4
 8001c58:	462b      	mov	r3, r5
 8001c5a:	1891      	adds	r1, r2, r2
 8001c5c:	6639      	str	r1, [r7, #96]	@ 0x60
 8001c5e:	415b      	adcs	r3, r3
 8001c60:	667b      	str	r3, [r7, #100]	@ 0x64
 8001c62:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001c66:	4621      	mov	r1, r4
 8001c68:	eb12 0801 	adds.w	r8, r2, r1
 8001c6c:	4629      	mov	r1, r5
 8001c6e:	eb43 0901 	adc.w	r9, r3, r1
 8001c72:	f04f 0200 	mov.w	r2, #0
 8001c76:	f04f 0300 	mov.w	r3, #0
 8001c7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c86:	4690      	mov	r8, r2
 8001c88:	4699      	mov	r9, r3
 8001c8a:	4623      	mov	r3, r4
 8001c8c:	eb18 0303 	adds.w	r3, r8, r3
 8001c90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001c94:	462b      	mov	r3, r5
 8001c96:	eb49 0303 	adc.w	r3, r9, r3
 8001c9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001c9e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	469a      	mov	sl, r3
 8001ca6:	4693      	mov	fp, r2
 8001ca8:	eb1a 030a 	adds.w	r3, sl, sl
 8001cac:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001cae:	eb4b 030b 	adc.w	r3, fp, fp
 8001cb2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001cb4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001cb8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001cbc:	f7fe faa2 	bl	8000204 <__aeabi_uldivmod>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	4b64      	ldr	r3, [pc, #400]	@ (8001e58 <LL_USART_SetBaudRate+0x238>)
 8001cc6:	fba3 2302 	umull	r2, r3, r3, r2
 8001cca:	095b      	lsrs	r3, r3, #5
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	011b      	lsls	r3, r3, #4
 8001cd0:	b29c      	uxth	r4, r3
 8001cd2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001cdc:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001ce0:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8001ce4:	4642      	mov	r2, r8
 8001ce6:	464b      	mov	r3, r9
 8001ce8:	1891      	adds	r1, r2, r2
 8001cea:	6539      	str	r1, [r7, #80]	@ 0x50
 8001cec:	415b      	adcs	r3, r3
 8001cee:	657b      	str	r3, [r7, #84]	@ 0x54
 8001cf0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001cf4:	4641      	mov	r1, r8
 8001cf6:	1851      	adds	r1, r2, r1
 8001cf8:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001cfa:	4649      	mov	r1, r9
 8001cfc:	414b      	adcs	r3, r1
 8001cfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001d00:	f04f 0200 	mov.w	r2, #0
 8001d04:	f04f 0300 	mov.w	r3, #0
 8001d08:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 8001d0c:	4659      	mov	r1, fp
 8001d0e:	00cb      	lsls	r3, r1, #3
 8001d10:	4651      	mov	r1, sl
 8001d12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001d16:	4651      	mov	r1, sl
 8001d18:	00ca      	lsls	r2, r1, #3
 8001d1a:	4610      	mov	r0, r2
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	4603      	mov	r3, r0
 8001d20:	4642      	mov	r2, r8
 8001d22:	189b      	adds	r3, r3, r2
 8001d24:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001d28:	464b      	mov	r3, r9
 8001d2a:	460a      	mov	r2, r1
 8001d2c:	eb42 0303 	adc.w	r3, r2, r3
 8001d30:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001d34:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001d38:	2200      	movs	r2, #0
 8001d3a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001d3e:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001d42:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8001d46:	460b      	mov	r3, r1
 8001d48:	18db      	adds	r3, r3, r3
 8001d4a:	643b      	str	r3, [r7, #64]	@ 0x40
 8001d4c:	4613      	mov	r3, r2
 8001d4e:	eb42 0303 	adc.w	r3, r2, r3
 8001d52:	647b      	str	r3, [r7, #68]	@ 0x44
 8001d54:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001d58:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8001d5c:	f7fe fa52 	bl	8000204 <__aeabi_uldivmod>
 8001d60:	4602      	mov	r2, r0
 8001d62:	460b      	mov	r3, r1
 8001d64:	4611      	mov	r1, r2
 8001d66:	4b3c      	ldr	r3, [pc, #240]	@ (8001e58 <LL_USART_SetBaudRate+0x238>)
 8001d68:	fba3 2301 	umull	r2, r3, r3, r1
 8001d6c:	095b      	lsrs	r3, r3, #5
 8001d6e:	2264      	movs	r2, #100	@ 0x64
 8001d70:	fb02 f303 	mul.w	r3, r2, r3
 8001d74:	1acb      	subs	r3, r1, r3
 8001d76:	00db      	lsls	r3, r3, #3
 8001d78:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8001d7c:	4b36      	ldr	r3, [pc, #216]	@ (8001e58 <LL_USART_SetBaudRate+0x238>)
 8001d7e:	fba3 2302 	umull	r2, r3, r3, r2
 8001d82:	095b      	lsrs	r3, r3, #5
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	005b      	lsls	r3, r3, #1
 8001d88:	b29b      	uxth	r3, r3
 8001d8a:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	4423      	add	r3, r4
 8001d92:	b29c      	uxth	r4, r3
 8001d94:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001d98:	2200      	movs	r2, #0
 8001d9a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001d9e:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001da2:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8001da6:	4642      	mov	r2, r8
 8001da8:	464b      	mov	r3, r9
 8001daa:	1891      	adds	r1, r2, r2
 8001dac:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001dae:	415b      	adcs	r3, r3
 8001db0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001db2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001db6:	4641      	mov	r1, r8
 8001db8:	1851      	adds	r1, r2, r1
 8001dba:	6339      	str	r1, [r7, #48]	@ 0x30
 8001dbc:	4649      	mov	r1, r9
 8001dbe:	414b      	adcs	r3, r1
 8001dc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8001dc2:	f04f 0200 	mov.w	r2, #0
 8001dc6:	f04f 0300 	mov.w	r3, #0
 8001dca:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8001dce:	4659      	mov	r1, fp
 8001dd0:	00cb      	lsls	r3, r1, #3
 8001dd2:	4651      	mov	r1, sl
 8001dd4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001dd8:	4651      	mov	r1, sl
 8001dda:	00ca      	lsls	r2, r1, #3
 8001ddc:	4610      	mov	r0, r2
 8001dde:	4619      	mov	r1, r3
 8001de0:	4603      	mov	r3, r0
 8001de2:	4642      	mov	r2, r8
 8001de4:	189b      	adds	r3, r3, r2
 8001de6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001dea:	464b      	mov	r3, r9
 8001dec:	460a      	mov	r2, r1
 8001dee:	eb42 0303 	adc.w	r3, r2, r3
 8001df2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001df6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001e00:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001e04:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8001e08:	460b      	mov	r3, r1
 8001e0a:	18db      	adds	r3, r3, r3
 8001e0c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e0e:	4613      	mov	r3, r2
 8001e10:	eb42 0303 	adc.w	r3, r2, r3
 8001e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001e1a:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8001e1e:	f7fe f9f1 	bl	8000204 <__aeabi_uldivmod>
 8001e22:	4602      	mov	r2, r0
 8001e24:	460b      	mov	r3, r1
 8001e26:	4b0c      	ldr	r3, [pc, #48]	@ (8001e58 <LL_USART_SetBaudRate+0x238>)
 8001e28:	fba3 1302 	umull	r1, r3, r3, r2
 8001e2c:	095b      	lsrs	r3, r3, #5
 8001e2e:	2164      	movs	r1, #100	@ 0x64
 8001e30:	fb01 f303 	mul.w	r3, r1, r3
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	00db      	lsls	r3, r3, #3
 8001e38:	3332      	adds	r3, #50	@ 0x32
 8001e3a:	4a07      	ldr	r2, [pc, #28]	@ (8001e58 <LL_USART_SetBaudRate+0x238>)
 8001e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e40:	095b      	lsrs	r3, r3, #5
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	f003 0307 	and.w	r3, r3, #7
 8001e48:	b29b      	uxth	r3, r3
 8001e4a:	4423      	add	r3, r4
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	461a      	mov	r2, r3
 8001e50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001e54:	609a      	str	r2, [r3, #8]
}
 8001e56:	e108      	b.n	800206a <LL_USART_SetBaudRate+0x44a>
 8001e58:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001e5c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001e60:	2200      	movs	r2, #0
 8001e62:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001e66:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001e6a:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8001e6e:	4642      	mov	r2, r8
 8001e70:	464b      	mov	r3, r9
 8001e72:	1891      	adds	r1, r2, r2
 8001e74:	6239      	str	r1, [r7, #32]
 8001e76:	415b      	adcs	r3, r3
 8001e78:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e7a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e7e:	4641      	mov	r1, r8
 8001e80:	1854      	adds	r4, r2, r1
 8001e82:	4649      	mov	r1, r9
 8001e84:	eb43 0501 	adc.w	r5, r3, r1
 8001e88:	f04f 0200 	mov.w	r2, #0
 8001e8c:	f04f 0300 	mov.w	r3, #0
 8001e90:	00eb      	lsls	r3, r5, #3
 8001e92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e96:	00e2      	lsls	r2, r4, #3
 8001e98:	4614      	mov	r4, r2
 8001e9a:	461d      	mov	r5, r3
 8001e9c:	4643      	mov	r3, r8
 8001e9e:	18e3      	adds	r3, r4, r3
 8001ea0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001ea4:	464b      	mov	r3, r9
 8001ea6:	eb45 0303 	adc.w	r3, r5, r3
 8001eaa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001eae:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001eb8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001ebc:	f04f 0200 	mov.w	r2, #0
 8001ec0:	f04f 0300 	mov.w	r3, #0
 8001ec4:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8001ec8:	4629      	mov	r1, r5
 8001eca:	008b      	lsls	r3, r1, #2
 8001ecc:	4621      	mov	r1, r4
 8001ece:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001ed2:	4621      	mov	r1, r4
 8001ed4:	008a      	lsls	r2, r1, #2
 8001ed6:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8001eda:	f7fe f993 	bl	8000204 <__aeabi_uldivmod>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	4b65      	ldr	r3, [pc, #404]	@ (8002078 <LL_USART_SetBaudRate+0x458>)
 8001ee4:	fba3 2302 	umull	r2, r3, r3, r2
 8001ee8:	095b      	lsrs	r3, r3, #5
 8001eea:	b29b      	uxth	r3, r3
 8001eec:	011b      	lsls	r3, r3, #4
 8001eee:	b29c      	uxth	r4, r3
 8001ef0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001efa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001efe:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8001f02:	4642      	mov	r2, r8
 8001f04:	464b      	mov	r3, r9
 8001f06:	1891      	adds	r1, r2, r2
 8001f08:	61b9      	str	r1, [r7, #24]
 8001f0a:	415b      	adcs	r3, r3
 8001f0c:	61fb      	str	r3, [r7, #28]
 8001f0e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f12:	4641      	mov	r1, r8
 8001f14:	1851      	adds	r1, r2, r1
 8001f16:	6139      	str	r1, [r7, #16]
 8001f18:	4649      	mov	r1, r9
 8001f1a:	414b      	adcs	r3, r1
 8001f1c:	617b      	str	r3, [r7, #20]
 8001f1e:	f04f 0200 	mov.w	r2, #0
 8001f22:	f04f 0300 	mov.w	r3, #0
 8001f26:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001f2a:	4659      	mov	r1, fp
 8001f2c:	00cb      	lsls	r3, r1, #3
 8001f2e:	4651      	mov	r1, sl
 8001f30:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001f34:	4651      	mov	r1, sl
 8001f36:	00ca      	lsls	r2, r1, #3
 8001f38:	4610      	mov	r0, r2
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	4642      	mov	r2, r8
 8001f40:	189b      	adds	r3, r3, r2
 8001f42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001f46:	464b      	mov	r3, r9
 8001f48:	460a      	mov	r2, r1
 8001f4a:	eb42 0303 	adc.w	r3, r2, r3
 8001f4e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001f52:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001f56:	2200      	movs	r2, #0
 8001f58:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001f5c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001f60:	f04f 0200 	mov.w	r2, #0
 8001f64:	f04f 0300 	mov.w	r3, #0
 8001f68:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8001f6c:	4649      	mov	r1, r9
 8001f6e:	008b      	lsls	r3, r1, #2
 8001f70:	4641      	mov	r1, r8
 8001f72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001f76:	4641      	mov	r1, r8
 8001f78:	008a      	lsls	r2, r1, #2
 8001f7a:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8001f7e:	f7fe f941 	bl	8000204 <__aeabi_uldivmod>
 8001f82:	4602      	mov	r2, r0
 8001f84:	460b      	mov	r3, r1
 8001f86:	4611      	mov	r1, r2
 8001f88:	4b3b      	ldr	r3, [pc, #236]	@ (8002078 <LL_USART_SetBaudRate+0x458>)
 8001f8a:	fba3 2301 	umull	r2, r3, r3, r1
 8001f8e:	095b      	lsrs	r3, r3, #5
 8001f90:	2264      	movs	r2, #100	@ 0x64
 8001f92:	fb02 f303 	mul.w	r3, r2, r3
 8001f96:	1acb      	subs	r3, r1, r3
 8001f98:	011b      	lsls	r3, r3, #4
 8001f9a:	3332      	adds	r3, #50	@ 0x32
 8001f9c:	4a36      	ldr	r2, [pc, #216]	@ (8002078 <LL_USART_SetBaudRate+0x458>)
 8001f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa2:	095b      	lsrs	r3, r3, #5
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	4423      	add	r3, r4
 8001fae:	b29c      	uxth	r4, r3
 8001fb0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001fb8:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001fba:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8001fbe:	4642      	mov	r2, r8
 8001fc0:	464b      	mov	r3, r9
 8001fc2:	1891      	adds	r1, r2, r2
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	415b      	adcs	r3, r3
 8001fc8:	60fb      	str	r3, [r7, #12]
 8001fca:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fce:	4641      	mov	r1, r8
 8001fd0:	1851      	adds	r1, r2, r1
 8001fd2:	6039      	str	r1, [r7, #0]
 8001fd4:	4649      	mov	r1, r9
 8001fd6:	414b      	adcs	r3, r1
 8001fd8:	607b      	str	r3, [r7, #4]
 8001fda:	f04f 0200 	mov.w	r2, #0
 8001fde:	f04f 0300 	mov.w	r3, #0
 8001fe2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8001fe6:	4659      	mov	r1, fp
 8001fe8:	00cb      	lsls	r3, r1, #3
 8001fea:	4651      	mov	r1, sl
 8001fec:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001ff0:	4651      	mov	r1, sl
 8001ff2:	00ca      	lsls	r2, r1, #3
 8001ff4:	4610      	mov	r0, r2
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	4642      	mov	r2, r8
 8001ffc:	189b      	adds	r3, r3, r2
 8001ffe:	673b      	str	r3, [r7, #112]	@ 0x70
 8002000:	464b      	mov	r3, r9
 8002002:	460a      	mov	r2, r1
 8002004:	eb42 0303 	adc.w	r3, r2, r3
 8002008:	677b      	str	r3, [r7, #116]	@ 0x74
 800200a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800200e:	2200      	movs	r2, #0
 8002010:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002012:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002014:	f04f 0200 	mov.w	r2, #0
 8002018:	f04f 0300 	mov.w	r3, #0
 800201c:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8002020:	4649      	mov	r1, r9
 8002022:	008b      	lsls	r3, r1, #2
 8002024:	4641      	mov	r1, r8
 8002026:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800202a:	4641      	mov	r1, r8
 800202c:	008a      	lsls	r2, r1, #2
 800202e:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002032:	f7fe f8e7 	bl	8000204 <__aeabi_uldivmod>
 8002036:	4602      	mov	r2, r0
 8002038:	460b      	mov	r3, r1
 800203a:	4b0f      	ldr	r3, [pc, #60]	@ (8002078 <LL_USART_SetBaudRate+0x458>)
 800203c:	fba3 1302 	umull	r1, r3, r3, r2
 8002040:	095b      	lsrs	r3, r3, #5
 8002042:	2164      	movs	r1, #100	@ 0x64
 8002044:	fb01 f303 	mul.w	r3, r1, r3
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	011b      	lsls	r3, r3, #4
 800204c:	3332      	adds	r3, #50	@ 0x32
 800204e:	4a0a      	ldr	r2, [pc, #40]	@ (8002078 <LL_USART_SetBaudRate+0x458>)
 8002050:	fba2 2303 	umull	r2, r3, r2, r3
 8002054:	095b      	lsrs	r3, r3, #5
 8002056:	b29b      	uxth	r3, r3
 8002058:	f003 030f 	and.w	r3, r3, #15
 800205c:	b29b      	uxth	r3, r3
 800205e:	4423      	add	r3, r4
 8002060:	b29b      	uxth	r3, r3
 8002062:	461a      	mov	r2, r3
 8002064:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002068:	609a      	str	r2, [r3, #8]
}
 800206a:	bf00      	nop
 800206c:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002070:	46bd      	mov	sp, r7
 8002072:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002076:	bf00      	nop
 8002078:	51eb851f 	.word	0x51eb851f

0800207c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b088      	sub	sp, #32
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800208a:	2300      	movs	r3, #0
 800208c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f7ff fd8c 	bl	8001bac <LL_USART_IsEnabled>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d15e      	bne.n	8002158 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	68db      	ldr	r3, [r3, #12]
 800209e:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80020a2:	f023 030c 	bic.w	r3, r3, #12
 80020a6:	683a      	ldr	r2, [r7, #0]
 80020a8:	6851      	ldr	r1, [r2, #4]
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	68d2      	ldr	r2, [r2, #12]
 80020ae:	4311      	orrs	r1, r2
 80020b0:	683a      	ldr	r2, [r7, #0]
 80020b2:	6912      	ldr	r2, [r2, #16]
 80020b4:	4311      	orrs	r1, r2
 80020b6:	683a      	ldr	r2, [r7, #0]
 80020b8:	6992      	ldr	r2, [r2, #24]
 80020ba:	430a      	orrs	r2, r1
 80020bc:	431a      	orrs	r2, r3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	4619      	mov	r1, r3
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f7ff fd83 	bl	8001bd4 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	695b      	ldr	r3, [r3, #20]
 80020d2:	4619      	mov	r1, r3
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f7ff fd90 	bl	8001bfa <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80020da:	f107 0308 	add.w	r3, r7, #8
 80020de:	4618      	mov	r0, r3
 80020e0:	f7ff f978 	bl	80013d4 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	4a1f      	ldr	r2, [pc, #124]	@ (8002164 <LL_USART_Init+0xe8>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d102      	bne.n	80020f2 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	61bb      	str	r3, [r7, #24]
 80020f0:	e021      	b.n	8002136 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a1c      	ldr	r2, [pc, #112]	@ (8002168 <LL_USART_Init+0xec>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d102      	bne.n	8002100 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	61bb      	str	r3, [r7, #24]
 80020fe:	e01a      	b.n	8002136 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	4a1a      	ldr	r2, [pc, #104]	@ (800216c <LL_USART_Init+0xf0>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d102      	bne.n	800210e <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002108:	693b      	ldr	r3, [r7, #16]
 800210a:	61bb      	str	r3, [r7, #24]
 800210c:	e013      	b.n	8002136 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a17      	ldr	r2, [pc, #92]	@ (8002170 <LL_USART_Init+0xf4>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d102      	bne.n	800211c <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	61bb      	str	r3, [r7, #24]
 800211a:	e00c      	b.n	8002136 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	4a15      	ldr	r2, [pc, #84]	@ (8002174 <LL_USART_Init+0xf8>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d102      	bne.n	800212a <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	61bb      	str	r3, [r7, #24]
 8002128:	e005      	b.n	8002136 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a12      	ldr	r2, [pc, #72]	@ (8002178 <LL_USART_Init+0xfc>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d101      	bne.n	8002136 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002136:	69bb      	ldr	r3, [r7, #24]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d00d      	beq.n	8002158 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d009      	beq.n	8002158 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8002144:	2300      	movs	r3, #0
 8002146:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8002150:	69b9      	ldr	r1, [r7, #24]
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f7ff fd64 	bl	8001c20 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002158:	7ffb      	ldrb	r3, [r7, #31]
}
 800215a:	4618      	mov	r0, r3
 800215c:	3720      	adds	r7, #32
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	40011000 	.word	0x40011000
 8002168:	40004400 	.word	0x40004400
 800216c:	40004800 	.word	0x40004800
 8002170:	40011400 	.word	0x40011400
 8002174:	40004c00 	.word	0x40004c00
 8002178:	40005000 	.word	0x40005000

0800217c <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	fbb2 f3f3 	udiv	r3, r2, r3
 800218e:	4a07      	ldr	r2, [pc, #28]	@ (80021ac <LL_InitTick+0x30>)
 8002190:	3b01      	subs	r3, #1
 8002192:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002194:	4b05      	ldr	r3, [pc, #20]	@ (80021ac <LL_InitTick+0x30>)
 8002196:	2200      	movs	r2, #0
 8002198:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800219a:	4b04      	ldr	r3, [pc, #16]	@ (80021ac <LL_InitTick+0x30>)
 800219c:	2205      	movs	r2, #5
 800219e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80021a0:	bf00      	nop
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr
 80021ac:	e000e010 	.word	0xe000e010

080021b0 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 80021b8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f7ff ffdd 	bl	800217c <LL_InitTick>
}
 80021c2:	bf00      	nop
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
	...

080021cc <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b085      	sub	sp, #20
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 80021d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002214 <LL_mDelay+0x48>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 80021da:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if(Delay < LL_MAX_DELAY)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021e2:	d00c      	beq.n	80021fe <LL_mDelay+0x32>
  {
    Delay++;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	3301      	adds	r3, #1
 80021e8:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 80021ea:	e008      	b.n	80021fe <LL_mDelay+0x32>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 80021ec:	4b09      	ldr	r3, [pc, #36]	@ (8002214 <LL_mDelay+0x48>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d002      	beq.n	80021fe <LL_mDelay+0x32>
    {
      Delay--;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	3b01      	subs	r3, #1
 80021fc:	607b      	str	r3, [r7, #4]
  while (Delay)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d1f3      	bne.n	80021ec <LL_mDelay+0x20>
    }
  }
}
 8002204:	bf00      	nop
 8002206:	bf00      	nop
 8002208:	3714      	adds	r7, #20
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	e000e010 	.word	0xe000e010

08002218 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002220:	4a04      	ldr	r2, [pc, #16]	@ (8002234 <LL_SetSystemCoreClock+0x1c>)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6013      	str	r3, [r2, #0]
}
 8002226:	bf00      	nop
 8002228:	370c      	adds	r7, #12
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	20000000 	.word	0x20000000

08002238 <memset>:
 8002238:	4402      	add	r2, r0
 800223a:	4603      	mov	r3, r0
 800223c:	4293      	cmp	r3, r2
 800223e:	d100      	bne.n	8002242 <memset+0xa>
 8002240:	4770      	bx	lr
 8002242:	f803 1b01 	strb.w	r1, [r3], #1
 8002246:	e7f9      	b.n	800223c <memset+0x4>

08002248 <__libc_init_array>:
 8002248:	b570      	push	{r4, r5, r6, lr}
 800224a:	4d0d      	ldr	r5, [pc, #52]	@ (8002280 <__libc_init_array+0x38>)
 800224c:	4c0d      	ldr	r4, [pc, #52]	@ (8002284 <__libc_init_array+0x3c>)
 800224e:	1b64      	subs	r4, r4, r5
 8002250:	10a4      	asrs	r4, r4, #2
 8002252:	2600      	movs	r6, #0
 8002254:	42a6      	cmp	r6, r4
 8002256:	d109      	bne.n	800226c <__libc_init_array+0x24>
 8002258:	4d0b      	ldr	r5, [pc, #44]	@ (8002288 <__libc_init_array+0x40>)
 800225a:	4c0c      	ldr	r4, [pc, #48]	@ (800228c <__libc_init_array+0x44>)
 800225c:	f000 f818 	bl	8002290 <_init>
 8002260:	1b64      	subs	r4, r4, r5
 8002262:	10a4      	asrs	r4, r4, #2
 8002264:	2600      	movs	r6, #0
 8002266:	42a6      	cmp	r6, r4
 8002268:	d105      	bne.n	8002276 <__libc_init_array+0x2e>
 800226a:	bd70      	pop	{r4, r5, r6, pc}
 800226c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002270:	4798      	blx	r3
 8002272:	3601      	adds	r6, #1
 8002274:	e7ee      	b.n	8002254 <__libc_init_array+0xc>
 8002276:	f855 3b04 	ldr.w	r3, [r5], #4
 800227a:	4798      	blx	r3
 800227c:	3601      	adds	r6, #1
 800227e:	e7f2      	b.n	8002266 <__libc_init_array+0x1e>
 8002280:	080022d8 	.word	0x080022d8
 8002284:	080022d8 	.word	0x080022d8
 8002288:	080022d8 	.word	0x080022d8
 800228c:	080022dc 	.word	0x080022dc

08002290 <_init>:
 8002290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002292:	bf00      	nop
 8002294:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002296:	bc08      	pop	{r3}
 8002298:	469e      	mov	lr, r3
 800229a:	4770      	bx	lr

0800229c <_fini>:
 800229c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800229e:	bf00      	nop
 80022a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022a2:	bc08      	pop	{r3}
 80022a4:	469e      	mov	lr, r3
 80022a6:	4770      	bx	lr
