vhdl xil_defaultlib  \
"../../../../../src/bd/hdmi_out/ipshared/9097/src/axi_dynclk_S00_AXI.vhd" \
"../../../../../src/bd/hdmi_out/ipshared/9097/src/axi_dynclk.vhd" \
"../../../bd/hdmi_out/ip/hdmi_out_axi_dynclk_0_0/sim/hdmi_out_axi_dynclk_0_0.vhd" \
"../../../bd/hdmi_out/ip/hdmi_out_axi_gpio_btn_0/sim/hdmi_out_axi_gpio_btn_0.vhd" \
"../../../bd/hdmi_out/ip/hdmi_out_axi_gpio_hdmi_0/sim/hdmi_out_axi_gpio_hdmi_0.vhd" \
"../../../bd/hdmi_out/ip/hdmi_out_axi_gpio_led_0/sim/hdmi_out_axi_gpio_led_0.vhd" \
"../../../bd/hdmi_out/ip/hdmi_out_axi_gpio_sw_0/sim/hdmi_out_axi_gpio_sw_0.vhd" \
"../../../bd/hdmi_out/ip/hdmi_out_axi_vdma_0_0/sim/hdmi_out_axi_vdma_0_0.vhd" \
"../../../bd/hdmi_out/ip/hdmi_out_proc_sys_reset_0_0/sim/hdmi_out_proc_sys_reset_0_0.vhd" \
"../../../bd/hdmi_out/ip/hdmi_out_proc_sys_reset_1_0/sim/hdmi_out_proc_sys_reset_1_0.vhd" \
"../../../../../src/bd/hdmi_out/ipshared/20df/src/ClockGen.vhd" \
"../../../../../src/bd/hdmi_out/ipshared/20df/src/SyncAsync.vhd" \
"../../../../../src/bd/hdmi_out/ipshared/20df/src/SyncAsyncReset.vhd" \
"../../../../../src/bd/hdmi_out/ipshared/20df/src/DVI_Constants.vhd" \
"../../../../../src/bd/hdmi_out/ipshared/20df/src/OutputSERDES.vhd" \
"../../../../../src/bd/hdmi_out/ipshared/20df/src/TMDS_Encoder.vhd" \
"../../../../../src/bd/hdmi_out/ipshared/20df/src/rgb2dvi.vhd" \
"../../../bd/hdmi_out/ip/hdmi_out_rgb2dvi_0_0/sim/hdmi_out_rgb2dvi_0_0.vhd" \
"../../../bd/hdmi_out/ip/hdmi_out_v_tc_0_0/sim/hdmi_out_v_tc_0_0.vhd" \
"../../../bd/hdmi_out/sim/hdmi_out.vhd" \

nosort
