// Seed: 3793622349
module module_0 (
    output uwire id_0,
    output tri id_1,
    output supply1 id_2,
    input tri0 id_3,
    output supply0 id_4
);
  wire id_6;
  module_2(
      id_6, id_6, id_6, id_6
  );
endmodule
module module_1 (
    inout wand id_0,
    input tri1 id_1,
    input tri id_2,
    output supply1 id_3
);
  assign id_3 = (1);
  module_0(
      id_3, id_0, id_3, id_2, id_3
  );
  wire id_5;
  assign id_3 = id_2;
  wire id_6, id_7, id_8;
  wire id_9, id_10, id_11;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_4(id_2, 1, 1, 1);
endmodule
