Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 21 23:54:59 2022
| Host         : LAPTOP-VLHMPBL0 running 64-bit major release  (build 9200)
| Command      : report_methodology -file zsys_wrapper_methodology_drc_routed.rpt -pb zsys_wrapper_methodology_drc_routed.pb -rpx zsys_wrapper_methodology_drc_routed.rpx
| Design       : zsys_wrapper
| Device       : xc7z015clg485-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 99
+-----------+----------+------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                      | Violations |
+-----------+----------+------------------------------------------------------------------+------------+
| CKBF-1    | Warning  | connects_I_driver_BUFR                                           | 1          |
| CKLD-2    | Warning  | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1          |
| LUTAR-1   | Warning  | LUT drives async reset alert                                     | 3          |
| TIMING-2  | Warning  | Invalid primary clock source pin                                 | 1          |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree               | 2          |
| TIMING-5  | Warning  | Invalid waveform redefinition on a clock tree                    | 1          |
| TIMING-6  | Warning  | No common primary clock between related clocks                   | 1          |
| TIMING-7  | Warning  | No common node between related clocks                            | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                                                | 1          |
| TIMING-17 | Warning  | Non-clocked sequential cell                                      | 14         |
| TIMING-18 | Warning  | Missing input or output delay                                    | 44         |
| TIMING-20 | Warning  | Non-clocked latch                                                | 1          |
| TIMING-24 | Warning  | Overridden Max delay datapath only                               | 2          |
| TIMING-30 | Warning  | Sub-optimal master source pin selection for generated clock      | 1          |
| TIMING-36 | Warning  | Invalid Generated Clock due to missing edge propagation          | 1          |
| XDCB-4    | Warning  | create_clock constraint set on both sides of diff pair port      | 3          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects                      | 3          |
| REQP-1959 | Advisory | connects_SERDES_RST_driver_not_FF                                | 18         |
+-----------+----------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CKBF-1#1 Warning
connects_I_driver_BUFR  
The BUFG cell zsys_i/data_clk_bufg/U0/USE_BUFG.GEN_BUFG[0].BUFG_U I pin is driven by a BUFR cell zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/bufr_ad_n. For 7-Series devices, this is not a recommended clock topology. Please analyze your clock network and remove the BUFR to BUFG cascade.
Related violations: <none>

CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net zsys_i/ADC/ADC_readout_buff_0/U0/o_Lclk_p is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): zsys_i/ADC/ADC_readout_buff_0/U0/zsys_i/ADC/ADC_readout_buff_0/U0/Lclk_IBUFDS_inst/O
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/FSM_sequential_sm_master[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/FSM_sequential_sm_master_reg[0]/CLR, zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/FSM_sequential_sm_master_reg[1]/CLR, zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC/spi_core/free_i_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell zsys_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) zsys_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gwakn.WR_ACK_reg/CLR, zsys_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-2#1 Warning
Invalid primary clock source pin  
A primary clock zsys_i/data_clk_bufg/U0/BUFG_O[0] is created on an inappropriate pin zsys_i/data_clk_bufg/U0/BUFG_O[0]. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock zsys_i/data_clk_bufg/U0/BUFG_O[0] is defined downstream of clock Lclk0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock zsys_i/data_clk_bufg/U0/BUFG_O[0] is defined downstream of clock data_clk and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-5#1 Warning
Invalid waveform redefinition on a clock tree  
Invalid inverted waveform on a clock tree. The generated clock data_clk is defined downstream of clock Lclk0 and has an inverted waveform definition compare to the incoming clock
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_fpga_1 and clk_fpga_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_1] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_fpga_1 and clk_fpga_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_1] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/drs4_trigs_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin zsys_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin zsys_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin zsys_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin zsys_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin zsys_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin zsys_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin zsys_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin zsys_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin zsys_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin zsys_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin zsys_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin zsys_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ADC_MISO relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on B0_ADC_CH_1_N relative to clock(s) Lclk0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on B0_ADC_CH_1_P relative to clock(s) Lclk0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on B0_ADC_CH_2_N relative to clock(s) Lclk0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on B0_ADC_CH_2_P relative to clock(s) Lclk0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on B0_ADC_CH_3_N relative to clock(s) Lclk0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on B0_ADC_CH_3_P relative to clock(s) Lclk0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on B0_ADC_CH_4_N relative to clock(s) Lclk0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on B0_ADC_CH_4_P relative to clock(s) Lclk0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on B0_ADC_CH_5_N relative to clock(s) Lclk0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on B0_ADC_CH_5_P relative to clock(s) Lclk0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on B0_ADC_CH_6_N relative to clock(s) Lclk0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on B0_ADC_CH_6_P relative to clock(s) Lclk0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on B0_ADC_CH_7_N relative to clock(s) Lclk0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on B0_ADC_CH_7_P relative to clock(s) Lclk0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on B0_ADC_CH_8_N relative to clock(s) Lclk0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on B0_ADC_CH_8_P relative to clock(s) Lclk0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on B0_AD_clk_N relative to clock(s) Lclk0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on B0_AD_clk_P relative to clock(s) Lclk0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on B0_DRS_SROUT relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on I2C_0_scl_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on I2C_0_sda_io relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on ADC_MOSI relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on ADC_SCLK relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on B0_ADC_nCS relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on B0_DRS_A0[0] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on B0_DRS_A0[1] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on B0_DRS_A0[2] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on B0_DRS_A0[3] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on B0_DRS_DWRITE relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on B0_DRS_RSLOAD relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on B0_DRS_SRCLK relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on B0_DRS_SRIN relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on B1_DRS_DENABLE relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on B1_DRS_nRESET relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on DAC_nCLR[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on GAIN_CTRL[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on GAIN_CTRL[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on MUX_CTRL[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on MUX_CTRL[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on TCal[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on TEST[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on TEST[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on nSHDN[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC cannot be properly analyzed as its control pin zsys_i/DRS4_firmware_1/U0/DRS4_firmware_v2_0_S00_AXI_inst/DRS4_firmware_comp/dwrite_o_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 22 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and data_clk_G overrides a set_max_delay -datapath_only (position 25). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 22 in the Timing Constraints window in Vivado IDE) between clocks data_clk_G and clk_fpga_0 overrides a set_max_delay -datapath_only (position 27). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-30#1 Warning
Sub-optimal master source pin selection for generated clock  
The generated clock data_clk_G has a sub-optimal master source pin selection, timing can be pessimistic
Related violations: <none>

TIMING-36#1 Warning
Invalid Generated Clock due to missing edge propagation  
There is no rising/falling edge propagation between master clock Lclk0 to generated clock data_clk
Related violations: <none>

XDCB-4#1 Warning
create_clock constraint set on both sides of diff pair port  
Two clock definitions B0_ADC_CLK_P[0] and B0_ADC_CLK_N[0] found on differential ports B0_ADC_CLK_P[0] and B0_ADC_CLK_N[0]. It is recommended to only create a clock on port P.
create_clock -period 10.000 [get_ports {B0_ADC_CLK_P[0]}]
c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_1_1/zsys_util_ds_buf_1_1.xdc (Line: 4)
create_clock -period 10.000 [get_ports {B0_ADC_CLK_N[0]}]
c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_1_1/zsys_util_ds_buf_1_1.xdc (Line: 5)
Related violations: <none>

XDCB-4#2 Warning
create_clock constraint set on both sides of diff pair port  
Two clock definitions B0_DRS_REFCLK_P[0] and B0_DRS_REFCLK_N[0] found on differential ports B0_DRS_REFCLK_P[0] and B0_DRS_REFCLK_N[0]. It is recommended to only create a clock on port P.
create_clock -period 10.000 [get_ports {B0_DRS_REFCLK_P[0]}]
c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_2_0/zsys_util_ds_buf_2_0.xdc (Line: 4)
create_clock -period 10.000 [get_ports {B0_DRS_REFCLK_N[0]}]
c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_2_0/zsys_util_ds_buf_2_0.xdc (Line: 5)
Related violations: <none>

XDCB-4#3 Warning
create_clock constraint set on both sides of diff pair port  
Two clock definitions E_Link_TX_P[0] and E_Link_TX_N[0] found on differential ports E_Link_TX_P[0] and E_Link_TX_N[0]. It is recommended to only create a clock on port P.
create_clock -period 10.000 [get_ports {E_Link_TX_P[0]}]
c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_0_1/zsys_util_ds_buf_0_1.xdc (Line: 4)
create_clock -period 10.000 [get_ports {E_Link_TX_N[0]}]
c:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/sources_1/bd/zsys/ip/zsys_util_ds_buf_0_1/zsys_util_ds_buf_0_1.xdc (Line: 5)
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-source : [get_pins -hier -filter {NAME =~ */bufr_ad_n/O}]' of constraint 'create_generated_clock' uses inefficient query to find pin objects (see constraint position '21' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/constrs_1/new/timing.xdc (Line: 13)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {NAME =~ */bufr_ad_n/O}]' of constraint 'create_generated_clock' uses inefficient query to find pin objects (see constraint position '20' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/constrs_1/new/timing.xdc (Line: 11)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter {NAME =~ */data_clk_bufg/BUFG_O*}]' of constraint 'create_generated_clock' uses inefficient query to find pin objects (see constraint position '21' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: C:/Users/victo/Desktop/Vivados/verDAQ8_uart/verDAQ8_uart.srcs/constrs_1/new/timing.xdc (Line: 13)
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes0_even: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes0_odd: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes1_n: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes1_p: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes2_n: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes2_p: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#7 Advisory
connects_SERDES_RST_driver_not_FF  
zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes3_n: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#8 Advisory
connects_SERDES_RST_driver_not_FF  
zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes3_p: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#9 Advisory
connects_SERDES_RST_driver_not_FF  
zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes4_n: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#10 Advisory
connects_SERDES_RST_driver_not_FF  
zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes4_p: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#11 Advisory
connects_SERDES_RST_driver_not_FF  
zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes5_n: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#12 Advisory
connects_SERDES_RST_driver_not_FF  
zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes5_p: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#13 Advisory
connects_SERDES_RST_driver_not_FF  
zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes6_n: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#14 Advisory
connects_SERDES_RST_driver_not_FF  
zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes6_p: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#15 Advisory
connects_SERDES_RST_driver_not_FF  
zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes7_n: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#16 Advisory
connects_SERDES_RST_driver_not_FF  
zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes7_p: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#17 Advisory
connects_SERDES_RST_driver_not_FF  
zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_n_even: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#18 Advisory
connects_SERDES_RST_driver_not_FF  
zsys_i/ADC/AXI_ADC_v1_0_0/U0/AXI_ADC_v1_0_S00_AXI_ctrl_inst/Inst_ADC_readout_12bit/iserdes_frame_p_odd: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


