Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Jan 21 22:09:28 2025
| Host         : HPCR7Z3080Ti running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    14          
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (1)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: clk_div/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.891        0.000                      0                   50        0.252        0.000                      0                   50        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.891        0.000                      0                   50        0.252        0.000                      0                   50        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 0.828ns (20.340%)  route 3.243ns (79.660%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.620     5.141    clk_div/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  clk_div/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  clk_div/counter_reg[4]/Q
                         net (fo=2, routed)           0.820     6.417    clk_div/counter[4]
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.541 r  clk_div/counter[31]_i_7/O
                         net (fo=1, routed)           0.403     6.944    clk_div/counter[31]_i_7_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.068 r  clk_div/counter[31]_i_3/O
                         net (fo=32, routed)          2.020     9.088    clk_div/counter[31]_i_3_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I1_O)        0.124     9.212 r  clk_div/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.212    clk_div/counter_0[28]
    SLICE_X59Y28         FDCE                                         r  clk_div/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.506    14.847    clk_div/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  clk_div/counter_reg[28]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X59Y28         FDCE (Setup_fdce_C_D)        0.031    15.103    clk_div/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.828ns (21.177%)  route 3.082ns (78.823%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.620     5.141    clk_div/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  clk_div/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  clk_div/counter_reg[4]/Q
                         net (fo=2, routed)           0.820     6.417    clk_div/counter[4]
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.541 r  clk_div/counter[31]_i_7/O
                         net (fo=1, routed)           0.403     6.944    clk_div/counter[31]_i_7_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.068 r  clk_div/counter[31]_i_3/O
                         net (fo=32, routed)          1.859     8.927    clk_div/counter[31]_i_3_n_0
    SLICE_X59Y27         LUT5 (Prop_lut5_I1_O)        0.124     9.051 r  clk_div/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.051    clk_div/counter_0[23]
    SLICE_X59Y27         FDCE                                         r  clk_div/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.504    14.845    clk_div/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  clk_div/counter_reg[23]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y27         FDCE (Setup_fdce_C_D)        0.031    15.101    clk_div/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.828ns (21.393%)  route 3.042ns (78.607%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.623     5.144    clk_div/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  clk_div/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  clk_div/counter_reg[28]/Q
                         net (fo=2, routed)           0.820     6.420    clk_div/counter[28]
    SLICE_X59Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.544 r  clk_div/counter[31]_i_8/O
                         net (fo=1, routed)           0.403     6.947    clk_div/counter[31]_i_8_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.071 r  clk_div/counter[31]_i_4/O
                         net (fo=32, routed)          1.819     8.891    clk_div/counter[31]_i_4_n_0
    SLICE_X59Y23         LUT5 (Prop_lut5_I2_O)        0.124     9.015 r  clk_div/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.015    clk_div/counter_0[8]
    SLICE_X59Y23         FDCE                                         r  clk_div/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.503    14.844    clk_div/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  clk_div/counter_reg[8]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.031    15.100    clk_div/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.828ns (21.438%)  route 3.034ns (78.562%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.620     5.141    clk_div/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  clk_div/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  clk_div/counter_reg[4]/Q
                         net (fo=2, routed)           0.820     6.417    clk_div/counter[4]
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.541 r  clk_div/counter[31]_i_7/O
                         net (fo=1, routed)           0.403     6.944    clk_div/counter[31]_i_7_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.068 r  clk_div/counter[31]_i_3/O
                         net (fo=32, routed)          1.811     8.880    clk_div/counter[31]_i_3_n_0
    SLICE_X59Y29         LUT5 (Prop_lut5_I1_O)        0.124     9.004 r  clk_div/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.004    clk_div/counter_0[29]
    SLICE_X59Y29         FDCE                                         r  clk_div/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507    14.848    clk_div/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  clk_div/counter_reg[29]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X59Y29         FDCE (Setup_fdce_C_D)        0.029    15.102    clk_div/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.828ns (22.250%)  route 2.893ns (77.750%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.623     5.144    clk_div/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  clk_div/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  clk_div/counter_reg[28]/Q
                         net (fo=2, routed)           0.820     6.420    clk_div/counter[28]
    SLICE_X59Y29         LUT4 (Prop_lut4_I1_O)        0.124     6.544 r  clk_div/counter[31]_i_8/O
                         net (fo=1, routed)           0.403     6.947    clk_div/counter[31]_i_8_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.071 r  clk_div/counter[31]_i_4/O
                         net (fo=32, routed)          1.670     8.742    clk_div/counter[31]_i_4_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I2_O)        0.124     8.866 r  clk_div/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.866    clk_div/counter_0[10]
    SLICE_X59Y24         FDCE                                         r  clk_div/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.501    14.842    clk_div/clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  clk_div/counter_reg[10]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y24         FDCE (Setup_fdce_C_D)        0.031    15.098    clk_div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.828ns (21.993%)  route 2.937ns (78.007%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.620     5.141    clk_div/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  clk_div/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  clk_div/counter_reg[4]/Q
                         net (fo=2, routed)           0.820     6.417    clk_div/counter[4]
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.541 r  clk_div/counter[31]_i_7/O
                         net (fo=1, routed)           0.403     6.944    clk_div/counter[31]_i_7_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.068 r  clk_div/counter[31]_i_3/O
                         net (fo=32, routed)          1.714     8.782    clk_div/counter[31]_i_3_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I1_O)        0.124     8.906 r  clk_div/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     8.906    clk_div/counter_0[24]
    SLICE_X60Y27         FDCE                                         r  clk_div/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.504    14.845    clk_div/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  clk_div/counter_reg[24]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y27         FDCE (Setup_fdce_C_D)        0.077    15.147    clk_div/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.268ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.828ns (22.413%)  route 2.866ns (77.587%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.620     5.141    clk_div/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  clk_div/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  clk_div/counter_reg[4]/Q
                         net (fo=2, routed)           0.820     6.417    clk_div/counter[4]
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.541 r  clk_div/counter[31]_i_7/O
                         net (fo=1, routed)           0.403     6.944    clk_div/counter[31]_i_7_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.068 r  clk_div/counter[31]_i_3/O
                         net (fo=32, routed)          1.643     8.712    clk_div/counter[31]_i_3_n_0
    SLICE_X59Y29         LUT5 (Prop_lut5_I1_O)        0.124     8.836 r  clk_div/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     8.836    clk_div/counter_0[30]
    SLICE_X59Y29         FDCE                                         r  clk_div/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507    14.848    clk_div/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  clk_div/counter_reg[30]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X59Y29         FDCE (Setup_fdce_C_D)        0.031    15.104    clk_div/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  6.268    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.890ns (24.086%)  route 2.805ns (75.914%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.617     5.138    clk_div/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  clk_div/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.518     5.656 f  clk_div/counter_reg[15]/Q
                         net (fo=2, routed)           0.800     6.456    clk_div/counter[15]
    SLICE_X59Y25         LUT4 (Prop_lut4_I2_O)        0.124     6.580 r  clk_div/counter[31]_i_6/O
                         net (fo=1, routed)           0.430     7.011    clk_div/counter[31]_i_6_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.135 r  clk_div/counter[31]_i_2/O
                         net (fo=32, routed)          1.574     8.709    clk_div/counter[31]_i_2_n_0
    SLICE_X59Y29         LUT5 (Prop_lut5_I0_O)        0.124     8.833 r  clk_div/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     8.833    clk_div/counter_0[31]
    SLICE_X59Y29         FDCE                                         r  clk_div/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507    14.848    clk_div/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  clk_div/counter_reg[31]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y29         FDCE (Setup_fdce_C_D)        0.031    15.118    clk_div/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  6.285    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.828ns (22.278%)  route 2.889ns (77.722%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.620     5.141    clk_div/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  clk_div/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  clk_div/counter_reg[4]/Q
                         net (fo=2, routed)           0.820     6.417    clk_div/counter[4]
    SLICE_X59Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.541 r  clk_div/counter[31]_i_7/O
                         net (fo=1, routed)           0.403     6.944    clk_div/counter[31]_i_7_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.068 r  clk_div/counter[31]_i_3/O
                         net (fo=32, routed)          1.666     8.734    clk_div/counter[31]_i_3_n_0
    SLICE_X60Y28         LUT5 (Prop_lut5_I1_O)        0.124     8.858 r  clk_div/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     8.858    clk_div/counter_0[25]
    SLICE_X60Y28         FDCE                                         r  clk_div/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.506    14.847    clk_div/clk_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  clk_div/counter_reg[25]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)        0.077    15.149    clk_div/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.828ns (22.870%)  route 2.793ns (77.130%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.620     5.141    clk_div/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  clk_div/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  clk_div/counter_reg[21]/Q
                         net (fo=2, routed)           0.912     6.509    clk_div/counter[21]
    SLICE_X59Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.633 r  clk_div/counter[31]_i_9/O
                         net (fo=1, routed)           0.403     7.036    clk_div/counter[31]_i_9_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124     7.160 r  clk_div/counter[31]_i_5/O
                         net (fo=32, routed)          1.478     8.638    clk_div/counter[31]_i_5_n_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I3_O)        0.124     8.762 r  clk_div/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     8.762    clk_div/counter_0[3]
    SLICE_X59Y22         FDCE                                         r  clk_div/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.504    14.845    clk_div/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  clk_div/counter_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y22         FDCE (Setup_fdce_C_D)        0.031    15.101    clk_div/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  6.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  display_inst/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.715    display_inst/refresh_counter_reg_n_0_[11]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  display_inst/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    display_inst/refresh_counter_reg[8]_i_1_n_4
    SLICE_X63Y23         FDCE                                         r  display_inst/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.851     1.978    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  display_inst/refresh_counter_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.105     1.571    display_inst/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    display_inst/clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  display_inst/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  display_inst/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.717    display_inst/refresh_counter_reg_n_0_[3]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  display_inst/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    display_inst/refresh_counter_reg[0]_i_1_n_4
    SLICE_X63Y21         FDCE                                         r  display_inst/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.854     1.981    display_inst/clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  display_inst/refresh_counter_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.105     1.573    display_inst/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    display_inst/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  display_inst/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  display_inst/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.717    display_inst/refresh_counter_reg_n_0_[7]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  display_inst/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    display_inst/refresh_counter_reg[4]_i_1_n_4
    SLICE_X63Y22         FDCE                                         r  display_inst/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     1.980    display_inst/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  display_inst/refresh_counter_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.105     1.573    display_inst/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.465    display_inst/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  display_inst/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  display_inst/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.711    display_inst/refresh_counter_reg_n_0_[12]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.826 r  display_inst/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.826    display_inst/refresh_counter_reg[12]_i_1_n_7
    SLICE_X63Y24         FDCE                                         r  display_inst/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.850     1.977    display_inst/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  display_inst/refresh_counter_reg[12]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.105     1.570    display_inst/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    display_inst/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  display_inst/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  display_inst/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.714    display_inst/refresh_counter_reg_n_0_[4]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  display_inst/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    display_inst/refresh_counter_reg[4]_i_1_n_7
    SLICE_X63Y22         FDCE                                         r  display_inst/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     1.980    display_inst/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  display_inst/refresh_counter_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.105     1.573    display_inst/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  display_inst/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.712    display_inst/refresh_counter_reg_n_0_[8]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.827 r  display_inst/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.827    display_inst/refresh_counter_reg[8]_i_1_n_7
    SLICE_X63Y23         FDCE                                         r  display_inst/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.851     1.978    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  display_inst/refresh_counter_reg[8]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.105     1.571    display_inst/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.583     1.466    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  display_inst/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  display_inst/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.717    display_inst/refresh_counter_reg_n_0_[10]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  display_inst/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    display_inst/refresh_counter_reg[8]_i_1_n_5
    SLICE_X63Y23         FDCE                                         r  display_inst/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.851     1.978    display_inst/clk_IBUF_BUFG
    SLICE_X63Y23         FDCE                                         r  display_inst/refresh_counter_reg[10]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.105     1.571    display_inst/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.465    display_inst/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  display_inst/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  display_inst/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.716    display_inst/refresh_counter_reg_n_0_[14]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.827 r  display_inst/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    display_inst/refresh_counter_reg[12]_i_1_n_5
    SLICE_X63Y24         FDCE                                         r  display_inst/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.850     1.977    display_inst/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  display_inst/refresh_counter_reg[14]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.105     1.570    display_inst/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    display_inst/clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  display_inst/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  display_inst/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.719    display_inst/refresh_counter_reg_n_0_[2]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  display_inst/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    display_inst/refresh_counter_reg[0]_i_1_n_5
    SLICE_X63Y21         FDCE                                         r  display_inst/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.854     1.981    display_inst/clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  display_inst/refresh_counter_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.105     1.573    display_inst/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_inst/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_inst/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    display_inst/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  display_inst/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  display_inst/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.109     1.719    display_inst/refresh_counter_reg_n_0_[6]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  display_inst/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    display_inst/refresh_counter_reg[4]_i_1_n_5
    SLICE_X63Y22         FDCE                                         r  display_inst/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     1.980    display_inst/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  display_inst/refresh_counter_reg[6]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.105     1.573    display_inst/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   clk_div/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   clk_div/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   clk_div/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y25   clk_div/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y25   clk_div/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   clk_div/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   clk_div/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   clk_div/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y26   clk_div/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   clk_div/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   clk_div/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   clk_div/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   clk_div/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   clk_div/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   clk_div/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   clk_div/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   clk_div/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   clk_div/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   clk_div/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   clk_div/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   clk_div/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   clk_div/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   clk_div/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   clk_div/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   clk_div/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   clk_div/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   clk_div/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   clk_div/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   clk_div/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_inst/count_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.626ns  (logic 5.456ns (37.305%)  route 9.170ns (62.695%))
  Logic Levels:           9  (FDCE=1 LUT4=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  counter_inst/count_reg[13]/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter_inst/count_reg[13]/Q
                         net (fo=15, routed)          1.578     1.997    counter_inst/Q[13]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.296     2.293 r  counter_inst/seg_OBUF[6]_inst_i_56/O
                         net (fo=11, routed)          0.818     3.111    counter_inst/seg_OBUF[6]_inst_i_56_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.235 r  counter_inst/seg_OBUF[6]_inst_i_46/O
                         net (fo=12, routed)          0.691     3.927    counter_inst/seg_OBUF[6]_inst_i_46_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     4.051 r  counter_inst/seg_OBUF[6]_inst_i_48/O
                         net (fo=2, routed)           1.148     5.198    counter_inst/seg_OBUF[6]_inst_i_48_n_0
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.152     5.350 r  counter_inst/seg_OBUF[6]_inst_i_26/O
                         net (fo=4, routed)           1.026     6.376    counter_inst/seg_OBUF[6]_inst_i_26_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.326     6.702 f  counter_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.947     7.649    counter_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.773 f  counter_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.842     8.616    counter_inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.153     8.769 r  counter_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.119    10.888    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    14.626 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.626    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.308ns  (logic 5.193ns (36.296%)  route 9.115ns (63.704%))
  Logic Levels:           9  (FDCE=1 LUT4=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  counter_inst/count_reg[13]/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter_inst/count_reg[13]/Q
                         net (fo=15, routed)          1.578     1.997    counter_inst/Q[13]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.296     2.293 r  counter_inst/seg_OBUF[6]_inst_i_56/O
                         net (fo=11, routed)          0.818     3.111    counter_inst/seg_OBUF[6]_inst_i_56_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.235 r  counter_inst/seg_OBUF[6]_inst_i_46/O
                         net (fo=12, routed)          0.691     3.927    counter_inst/seg_OBUF[6]_inst_i_46_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     4.051 r  counter_inst/seg_OBUF[6]_inst_i_48/O
                         net (fo=2, routed)           1.148     5.198    counter_inst/seg_OBUF[6]_inst_i_48_n_0
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.152     5.350 r  counter_inst/seg_OBUF[6]_inst_i_26/O
                         net (fo=4, routed)           1.026     6.376    counter_inst/seg_OBUF[6]_inst_i_26_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.326     6.702 f  counter_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.947     7.649    counter_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.773 f  counter_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.842     8.616    counter_inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.124     8.740 r  counter_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.065    10.804    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.308 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.308    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.276ns  (logic 5.240ns (36.705%)  route 9.036ns (63.295%))
  Logic Levels:           9  (FDCE=1 LUT3=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  counter_inst/count_reg[13]/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter_inst/count_reg[13]/Q
                         net (fo=15, routed)          1.578     1.997    counter_inst/Q[13]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.296     2.293 r  counter_inst/seg_OBUF[6]_inst_i_56/O
                         net (fo=11, routed)          0.818     3.111    counter_inst/seg_OBUF[6]_inst_i_56_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.235 f  counter_inst/seg_OBUF[6]_inst_i_46/O
                         net (fo=12, routed)          1.051     4.286    counter_inst/seg_OBUF[6]_inst_i_46_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.410 r  counter_inst/seg_OBUF[6]_inst_i_37/O
                         net (fo=4, routed)           0.818     5.228    counter_inst/seg_OBUF[6]_inst_i_37_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I3_O)        0.124     5.352 r  counter_inst/seg_OBUF[6]_inst_i_24/O
                         net (fo=7, routed)           0.833     6.185    counter_inst/seg_OBUF[6]_inst_i_24_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.309 f  counter_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.946     7.254    counter_inst/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.378 r  counter_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.155     8.533    counter_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y25         LUT3 (Prop_lut3_I2_O)        0.152     8.685 r  counter_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.838    10.523    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.753    14.276 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.276    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.234ns  (logic 5.224ns (36.702%)  route 9.010ns (63.298%))
  Logic Levels:           9  (FDCE=1 LUT3=1 LUT4=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  counter_inst/count_reg[13]/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter_inst/count_reg[13]/Q
                         net (fo=15, routed)          1.578     1.997    counter_inst/Q[13]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.296     2.293 r  counter_inst/seg_OBUF[6]_inst_i_56/O
                         net (fo=11, routed)          0.818     3.111    counter_inst/seg_OBUF[6]_inst_i_56_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.235 r  counter_inst/seg_OBUF[6]_inst_i_46/O
                         net (fo=12, routed)          0.691     3.927    counter_inst/seg_OBUF[6]_inst_i_46_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.124     4.051 r  counter_inst/seg_OBUF[6]_inst_i_48/O
                         net (fo=2, routed)           1.148     5.198    counter_inst/seg_OBUF[6]_inst_i_48_n_0
    SLICE_X62Y29         LUT4 (Prop_lut4_I3_O)        0.152     5.350 r  counter_inst/seg_OBUF[6]_inst_i_26/O
                         net (fo=4, routed)           1.026     6.376    counter_inst/seg_OBUF[6]_inst_i_26_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.326     6.702 r  counter_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.947     7.649    counter_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I1_O)        0.124     7.773 r  counter_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.861     8.635    counter_inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.759 r  counter_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.940    10.699    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.234 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.234    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.182ns  (logic 5.221ns (36.811%)  route 8.961ns (63.189%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  counter_inst/count_reg[13]/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter_inst/count_reg[13]/Q
                         net (fo=15, routed)          1.578     1.997    counter_inst/Q[13]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.296     2.293 r  counter_inst/seg_OBUF[6]_inst_i_56/O
                         net (fo=11, routed)          0.818     3.111    counter_inst/seg_OBUF[6]_inst_i_56_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.235 f  counter_inst/seg_OBUF[6]_inst_i_46/O
                         net (fo=12, routed)          1.051     4.286    counter_inst/seg_OBUF[6]_inst_i_46_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.410 r  counter_inst/seg_OBUF[6]_inst_i_37/O
                         net (fo=4, routed)           0.818     5.228    counter_inst/seg_OBUF[6]_inst_i_37_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I3_O)        0.124     5.352 r  counter_inst/seg_OBUF[6]_inst_i_24/O
                         net (fo=7, routed)           0.833     6.185    counter_inst/seg_OBUF[6]_inst_i_24_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.309 f  counter_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.946     7.254    counter_inst/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.378 r  counter_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.163     8.541    counter_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.146     8.687 r  counter_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.755    10.442    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    14.182 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.182    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.077ns  (logic 4.979ns (35.368%)  route 9.098ns (64.632%))
  Logic Levels:           9  (FDCE=1 LUT3=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  counter_inst/count_reg[13]/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter_inst/count_reg[13]/Q
                         net (fo=15, routed)          1.578     1.997    counter_inst/Q[13]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.296     2.293 r  counter_inst/seg_OBUF[6]_inst_i_56/O
                         net (fo=11, routed)          0.818     3.111    counter_inst/seg_OBUF[6]_inst_i_56_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.235 f  counter_inst/seg_OBUF[6]_inst_i_46/O
                         net (fo=12, routed)          1.051     4.286    counter_inst/seg_OBUF[6]_inst_i_46_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.410 r  counter_inst/seg_OBUF[6]_inst_i_37/O
                         net (fo=4, routed)           0.818     5.228    counter_inst/seg_OBUF[6]_inst_i_37_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I3_O)        0.124     5.352 r  counter_inst/seg_OBUF[6]_inst_i_24/O
                         net (fo=7, routed)           0.833     6.185    counter_inst/seg_OBUF[6]_inst_i_24_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.309 r  counter_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.946     7.254    counter_inst/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.378 f  counter_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.155     8.533    counter_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y25         LUT3 (Prop_lut3_I2_O)        0.124     8.657 r  counter_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.900    10.557    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.077 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.077    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.883ns  (logic 4.970ns (35.796%)  route 8.914ns (64.204%))
  Logic Levels:           9  (FDCE=1 LUT4=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  counter_inst/count_reg[13]/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter_inst/count_reg[13]/Q
                         net (fo=15, routed)          1.578     1.997    counter_inst/Q[13]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.296     2.293 r  counter_inst/seg_OBUF[6]_inst_i_56/O
                         net (fo=11, routed)          0.818     3.111    counter_inst/seg_OBUF[6]_inst_i_56_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.235 f  counter_inst/seg_OBUF[6]_inst_i_46/O
                         net (fo=12, routed)          1.051     4.286    counter_inst/seg_OBUF[6]_inst_i_46_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.410 r  counter_inst/seg_OBUF[6]_inst_i_37/O
                         net (fo=4, routed)           0.818     5.228    counter_inst/seg_OBUF[6]_inst_i_37_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I3_O)        0.124     5.352 r  counter_inst/seg_OBUF[6]_inst_i_24/O
                         net (fo=7, routed)           0.833     6.185    counter_inst/seg_OBUF[6]_inst_i_24_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.309 f  counter_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.946     7.254    counter_inst/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.378 r  counter_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.163     8.541    counter_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.665 r  counter_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.707    10.373    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.883 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.883    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.445ns  (logic 4.108ns (48.650%)  route 4.336ns (51.350%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  counter_inst/count_reg[5]/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter_inst/count_reg[5]/Q
                         net (fo=10, routed)          4.336     4.755    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.689     8.445 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.445    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 4.124ns (50.283%)  route 4.077ns (49.717%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE                         0.000     0.000 r  counter_inst/count_reg[1]/C
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter_inst/count_reg[1]/Q
                         net (fo=7, routed)           4.077     4.496    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.705     8.201 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.201    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.168ns  (logic 3.961ns (48.494%)  route 4.207ns (51.506%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE                         0.000     0.000 r  counter_inst/count_reg[0]/C
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_inst/count_reg[0]/Q
                         net (fo=5, routed)           4.207     4.663    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.168 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.168    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.977%)  route 0.194ns (51.023%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE                         0.000     0.000 r  counter_inst/count_reg[0]/C
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_inst/count_reg[0]/Q
                         net (fo=5, routed)           0.194     0.335    counter_inst/Q[0]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.380 r  counter_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.380    counter_inst/count[0]
    SLICE_X61Y26         FDCE                                         r  counter_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.650ns  (logic 0.274ns (42.126%)  route 0.376ns (57.874%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE                         0.000     0.000 r  counter_inst/count_reg[6]/C
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_inst/count_reg[6]/Q
                         net (fo=10, routed)          0.081     0.222    counter_inst/Q[6]
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.267 r  counter_inst/count[13]_i_4/O
                         net (fo=1, routed)           0.054     0.321    counter_inst/count[13]_i_4_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.366 f  counter_inst/count[13]_i_2/O
                         net (fo=14, routed)          0.242     0.607    counter_inst/count[13]_i_2_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.043     0.650 r  counter_inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.650    counter_inst/count[7]
    SLICE_X61Y26         FDCE                                         r  counter_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.275ns (42.215%)  route 0.376ns (57.785%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE                         0.000     0.000 r  counter_inst/count_reg[6]/C
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_inst/count_reg[6]/Q
                         net (fo=10, routed)          0.081     0.222    counter_inst/Q[6]
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.267 f  counter_inst/count[13]_i_4/O
                         net (fo=1, routed)           0.054     0.321    counter_inst/count[13]_i_4_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.366 r  counter_inst/count[13]_i_2/O
                         net (fo=14, routed)          0.242     0.607    counter_inst/count[13]_i_2_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.044     0.651 r  counter_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.651    counter_inst/count[1]
    SLICE_X61Y26         FDCE                                         r  counter_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.276ns (42.304%)  route 0.376ns (57.696%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE                         0.000     0.000 r  counter_inst/count_reg[6]/C
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_inst/count_reg[6]/Q
                         net (fo=10, routed)          0.081     0.222    counter_inst/Q[6]
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.267 r  counter_inst/count[13]_i_4/O
                         net (fo=1, routed)           0.054     0.321    counter_inst/count[13]_i_4_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.366 f  counter_inst/count[13]_i_2/O
                         net (fo=14, routed)          0.242     0.607    counter_inst/count[13]_i_2_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.652 r  counter_inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.652    counter_inst/count[6]
    SLICE_X61Y26         FDCE                                         r  counter_inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.659ns  (logic 0.276ns (41.878%)  route 0.383ns (58.122%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE                         0.000     0.000 r  counter_inst/count_reg[6]/C
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_inst/count_reg[6]/Q
                         net (fo=10, routed)          0.081     0.222    counter_inst/Q[6]
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.267 f  counter_inst/count[13]_i_4/O
                         net (fo=1, routed)           0.054     0.321    counter_inst/count[13]_i_4_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.366 r  counter_inst/count[13]_i_2/O
                         net (fo=14, routed)          0.248     0.614    counter_inst/count[13]_i_2_n_0
    SLICE_X63Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.659 r  counter_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.659    counter_inst/count[2]
    SLICE_X63Y26         FDCE                                         r  counter_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.659ns  (logic 0.276ns (41.878%)  route 0.383ns (58.122%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE                         0.000     0.000 r  counter_inst/count_reg[6]/C
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_inst/count_reg[6]/Q
                         net (fo=10, routed)          0.081     0.222    counter_inst/Q[6]
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.267 f  counter_inst/count[13]_i_4/O
                         net (fo=1, routed)           0.054     0.321    counter_inst/count[13]_i_4_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.366 r  counter_inst/count[13]_i_2/O
                         net (fo=14, routed)          0.248     0.614    counter_inst/count[13]_i_2_n_0
    SLICE_X63Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.659 r  counter_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.659    counter_inst/count[3]
    SLICE_X63Y26         FDCE                                         r  counter_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.670ns  (logic 0.359ns (53.601%)  route 0.311ns (46.399%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  counter_inst/count_reg[12]/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_inst/count_reg[12]/Q
                         net (fo=15, routed)          0.086     0.227    counter_inst/Q[12]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.335 r  counter_inst/count0_carry__1/O[3]
                         net (fo=1, routed)           0.225     0.560    counter_inst/count0_carry__1_n_4
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.110     0.670 r  counter_inst/count[12]_i_1/O
                         net (fo=1, routed)           0.000     0.670    counter_inst/count[12]
    SLICE_X63Y26         FDCE                                         r  counter_inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.681ns  (logic 0.273ns (40.077%)  route 0.408ns (59.923%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE                         0.000     0.000 r  counter_inst/count_reg[6]/C
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_inst/count_reg[6]/Q
                         net (fo=10, routed)          0.081     0.222    counter_inst/Q[6]
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.267 f  counter_inst/count[13]_i_4/O
                         net (fo=1, routed)           0.054     0.321    counter_inst/count[13]_i_4_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.366 r  counter_inst/count[13]_i_2/O
                         net (fo=14, routed)          0.274     0.639    counter_inst/count[13]_i_2_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.042     0.681 r  counter_inst/count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.681    counter_inst/count[9]
    SLICE_X61Y26         FDCE                                         r  counter_inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.684ns  (logic 0.276ns (40.340%)  route 0.408ns (59.660%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE                         0.000     0.000 r  counter_inst/count_reg[6]/C
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_inst/count_reg[6]/Q
                         net (fo=10, routed)          0.081     0.222    counter_inst/Q[6]
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.267 f  counter_inst/count[13]_i_4/O
                         net (fo=1, routed)           0.054     0.321    counter_inst/count[13]_i_4_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.366 r  counter_inst/count[13]_i_2/O
                         net (fo=14, routed)          0.274     0.639    counter_inst/count[13]_i_2_n_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.684 r  counter_inst/count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.684    counter_inst/count[8]
    SLICE_X61Y26         FDCE                                         r  counter_inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.695ns  (logic 0.398ns (57.276%)  route 0.297ns (42.724%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE                         0.000     0.000 r  counter_inst/count_reg[11]/C
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  counter_inst/count_reg[11]/Q
                         net (fo=15, routed)          0.138     0.266    counter_inst/Q[11]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     0.431 r  counter_inst/count0_carry__1/O[2]
                         net (fo=1, routed)           0.159     0.590    counter_inst/count0_carry__1_n_5
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.105     0.695 r  counter_inst/count[11]_i_1/O
                         net (fo=1, routed)           0.000     0.695    counter_inst/count[11]
    SLICE_X63Y26         FDCE                                         r  counter_inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.003ns  (logic 4.839ns (48.375%)  route 5.164ns (51.625%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    display_inst/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  display_inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  display_inst/refresh_counter_reg[15]/Q
                         net (fo=11, routed)          1.738     7.333    counter_inst/display_select[0]
    SLICE_X65Y29         LUT4 (Prop_lut4_I3_O)        0.152     7.485 r  counter_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.433     7.919    counter_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.326     8.245 r  counter_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.155     9.400    counter_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y25         LUT3 (Prop_lut3_I2_O)        0.152     9.552 r  counter_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.838    11.389    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.753    15.143 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.143    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.909ns  (logic 4.820ns (48.638%)  route 5.089ns (51.362%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    display_inst/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  display_inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  display_inst/refresh_counter_reg[15]/Q
                         net (fo=11, routed)          1.738     7.333    counter_inst/display_select[0]
    SLICE_X65Y29         LUT4 (Prop_lut4_I3_O)        0.152     7.485 r  counter_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.433     7.919    counter_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.326     8.245 r  counter_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.163     9.408    counter_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.146     9.554 r  counter_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.755    11.309    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    15.048 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.048    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.878ns  (logic 4.595ns (46.524%)  route 5.282ns (53.476%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    display_inst/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  display_inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  display_inst/refresh_counter_reg[15]/Q
                         net (fo=11, routed)          1.738     7.333    counter_inst/display_select[0]
    SLICE_X65Y29         LUT5 (Prop_lut5_I1_O)        0.124     7.457 r  counter_inst/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.264     7.722    counter_inst/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.846 r  counter_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.160     9.006    counter_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.153     9.159 r  counter_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.119    11.278    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    15.017 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.017    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.804ns  (logic 4.578ns (46.693%)  route 5.226ns (53.307%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    display_inst/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  display_inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  display_inst/refresh_counter_reg[15]/Q
                         net (fo=11, routed)          1.738     7.333    counter_inst/display_select[0]
    SLICE_X65Y29         LUT4 (Prop_lut4_I3_O)        0.152     7.485 f  counter_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.433     7.919    counter_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.326     8.245 f  counter_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.155     9.400    counter_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y25         LUT3 (Prop_lut3_I2_O)        0.124     9.524 r  counter_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.900    11.424    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.944 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.944    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.675ns  (logic 4.593ns (47.475%)  route 5.082ns (52.525%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    display_inst/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  display_inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  display_inst/refresh_counter_reg[15]/Q
                         net (fo=11, routed)          1.738     7.333    counter_inst/display_select[0]
    SLICE_X65Y29         LUT4 (Prop_lut4_I3_O)        0.152     7.485 r  counter_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.433     7.919    counter_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.326     8.245 r  counter_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.970     9.215    counter_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y25         LUT3 (Prop_lut3_I2_O)        0.124     9.339 r  counter_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.940    11.279    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.814 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.814    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.610ns  (logic 4.569ns (47.540%)  route 5.042ns (52.460%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    display_inst/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  display_inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  display_inst/refresh_counter_reg[15]/Q
                         net (fo=11, routed)          1.738     7.333    counter_inst/display_select[0]
    SLICE_X65Y29         LUT4 (Prop_lut4_I3_O)        0.152     7.485 r  counter_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.433     7.919    counter_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.326     8.245 r  counter_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.163     9.408    counter_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     9.532 r  counter_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.707    11.239    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.750 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.750    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.560ns  (logic 4.332ns (45.320%)  route 5.227ns (54.680%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    display_inst/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  display_inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  display_inst/refresh_counter_reg[15]/Q
                         net (fo=11, routed)          1.738     7.333    counter_inst/display_select[0]
    SLICE_X65Y29         LUT5 (Prop_lut5_I1_O)        0.124     7.457 r  counter_inst/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.264     7.722    counter_inst/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.124     7.846 r  counter_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.160     9.006    counter_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.124     9.130 r  counter_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.065    11.194    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.699 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.699    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.317ns  (logic 4.311ns (58.919%)  route 3.006ns (41.081%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    display_inst/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  display_inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  display_inst/refresh_counter_reg[15]/Q
                         net (fo=11, routed)          1.198     6.794    display_inst/display_select[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.150     6.944 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.808     8.751    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.456 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.456    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.942ns  (logic 4.079ns (58.762%)  route 2.863ns (41.238%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    display_inst/clk_IBUF_BUFG
    SLICE_X63Y24         FDCE                                         r  display_inst/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  display_inst/refresh_counter_reg[15]/Q
                         net (fo=11, routed)          1.198     6.794    display_inst/display_select[0]
    SLICE_X65Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.918 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.582    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.081 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.081    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 4.318ns (64.881%)  route 2.337ns (35.119%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.618     5.139    display_inst/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  display_inst/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  display_inst/refresh_counter_reg[16]/Q
                         net (fo=11, routed)          0.660     6.255    display_inst/display_select[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.150     6.405 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.678     8.083    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    11.795 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.795    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.410ns (71.983%)  route 0.549ns (28.017%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.465    display_inst/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  display_inst/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  display_inst/refresh_counter_reg[16]/Q
                         net (fo=11, routed)          0.222     1.828    display_inst/display_select[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.873 r  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.200    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.424 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.424    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.456ns (72.607%)  route 0.549ns (27.393%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.465    display_inst/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  display_inst/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  display_inst/refresh_counter_reg[16]/Q
                         net (fo=11, routed)          0.222     1.828    display_inst/display_select[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.042     1.870 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.198    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     3.471 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.471    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.386ns (66.362%)  route 0.703ns (33.638%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.465    display_inst/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  display_inst/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  display_inst/refresh_counter_reg[16]/Q
                         net (fo=11, routed)          0.371     1.977    display_inst/display_select[1]
    SLICE_X65Y28         LUT2 (Prop_lut2_I0_O)        0.045     2.022 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.354    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.554 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.554    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.449ns (65.307%)  route 0.770ns (34.693%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.465    display_inst/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  display_inst/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  display_inst/refresh_counter_reg[16]/Q
                         net (fo=11, routed)          0.371     1.977    display_inst/display_select[1]
    SLICE_X65Y28         LUT2 (Prop_lut2_I0_O)        0.042     2.019 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.418    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.684 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.684    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.443ns (61.506%)  route 0.903ns (38.494%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.465    display_inst/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  display_inst/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  display_inst/refresh_counter_reg[16]/Q
                         net (fo=11, routed)          0.294     1.900    counter_inst/display_select[1]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.945 r  counter_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.251     2.196    counter_inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.045     2.241 r  counter_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.599    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.811 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.811    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.452ns (59.366%)  route 0.994ns (40.634%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.465    display_inst/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  display_inst/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  display_inst/refresh_counter_reg[16]/Q
                         net (fo=11, routed)          0.294     1.900    counter_inst/display_select[1]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.945 f  counter_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.251     2.196    counter_inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.045     2.241 r  counter_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.449     2.690    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.911 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.911    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.531ns (61.968%)  route 0.940ns (38.032%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.465    display_inst/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  display_inst/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  display_inst/refresh_counter_reg[16]/Q
                         net (fo=11, routed)          0.294     1.900    counter_inst/display_select[1]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.945 r  counter_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.251     2.196    counter_inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.043     2.239 r  counter_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.634    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.302     3.936 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.936    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.467ns (58.797%)  route 1.028ns (41.203%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.465    display_inst/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  display_inst/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  display_inst/refresh_counter_reg[16]/Q
                         net (fo=11, routed)          0.294     1.900    counter_inst/display_select[1]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.945 r  counter_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.282     2.227    counter_inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.045     2.272 r  counter_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.452     2.724    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.960 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.960    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.532ns (61.119%)  route 0.975ns (38.881%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.465    display_inst/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  display_inst/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  display_inst/refresh_counter_reg[16]/Q
                         net (fo=11, routed)          0.294     1.900    counter_inst/display_select[1]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.945 r  counter_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.251     2.196    counter_inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.043     2.239 r  counter_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.430     2.669    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.303     3.972 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.972    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.437ns (56.625%)  route 1.100ns (43.375%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.465    display_inst/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  display_inst/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  display_inst/refresh_counter_reg[16]/Q
                         net (fo=11, routed)          0.294     1.900    counter_inst/display_select[1]
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.945 f  counter_inst/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.313     2.258    counter_inst/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.045     2.303 r  counter_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.494     2.797    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.002 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.002    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/slow_clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.842ns  (logic 1.441ns (24.672%)  route 4.400ns (75.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=64, routed)          4.400     5.842    clk_div/AR[0]
    SLICE_X60Y26         FDCE                                         f  clk_div/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.503     4.844    clk_div/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  clk_div/slow_clk_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_inst/refresh_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.373ns  (logic 1.441ns (26.826%)  route 3.931ns (73.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.931     5.373    display_inst/AR[0]
    SLICE_X63Y25         FDCE                                         f  display_inst/refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.502     4.843    display_inst/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  display_inst/refresh_counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.364ns  (logic 1.441ns (26.869%)  route 3.923ns (73.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.923     5.364    clk_div/AR[0]
    SLICE_X60Y25         FDCE                                         f  clk_div/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.501     4.842    clk_div/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  clk_div/counter_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.364ns  (logic 1.441ns (26.869%)  route 3.923ns (73.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.923     5.364    clk_div/AR[0]
    SLICE_X60Y25         FDCE                                         f  clk_div/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.501     4.842    clk_div/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  clk_div/counter_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.364ns  (logic 1.441ns (26.869%)  route 3.923ns (73.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.923     5.364    clk_div/AR[0]
    SLICE_X60Y25         FDCE                                         f  clk_div/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.501     4.842    clk_div/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  clk_div/counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_inst/refresh_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.329ns  (logic 1.441ns (27.048%)  route 3.887ns (72.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.887     5.329    display_inst/AR[0]
    SLICE_X63Y21         FDCE                                         f  display_inst/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507     4.848    display_inst/clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  display_inst/refresh_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_inst/refresh_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.329ns  (logic 1.441ns (27.048%)  route 3.887ns (72.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.887     5.329    display_inst/AR[0]
    SLICE_X63Y21         FDCE                                         f  display_inst/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507     4.848    display_inst/clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  display_inst/refresh_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_inst/refresh_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.329ns  (logic 1.441ns (27.048%)  route 3.887ns (72.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.887     5.329    display_inst/AR[0]
    SLICE_X63Y21         FDCE                                         f  display_inst/refresh_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507     4.848    display_inst/clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  display_inst/refresh_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_inst/refresh_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.329ns  (logic 1.441ns (27.048%)  route 3.887ns (72.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.887     5.329    display_inst/AR[0]
    SLICE_X63Y21         FDCE                                         f  display_inst/refresh_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507     4.848    display_inst/clk_IBUF_BUFG
    SLICE_X63Y21         FDCE                                         r  display_inst/refresh_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.295ns  (logic 1.441ns (27.222%)  route 3.853ns (72.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=64, routed)          3.853     5.295    clk_div/AR[0]
    SLICE_X60Y27         FDCE                                         f  clk_div/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.504     4.845    clk_div/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  clk_div/counter_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.210ns (12.888%)  route 1.416ns (87.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=64, routed)          1.416     1.626    clk_div/AR[0]
    SLICE_X59Y25         FDCE                                         f  clk_div/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.848     1.975    clk_div/clk_IBUF_BUFG
    SLICE_X59Y25         FDCE                                         r  clk_div/counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.210ns (12.888%)  route 1.416ns (87.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=64, routed)          1.416     1.626    clk_div/AR[0]
    SLICE_X59Y25         FDCE                                         f  clk_div/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.848     1.975    clk_div/clk_IBUF_BUFG
    SLICE_X59Y25         FDCE                                         r  clk_div/counter_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.210ns (12.888%)  route 1.416ns (87.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=64, routed)          1.416     1.626    clk_div/AR[0]
    SLICE_X59Y25         FDCE                                         f  clk_div/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.848     1.975    clk_div/clk_IBUF_BUFG
    SLICE_X59Y25         FDCE                                         r  clk_div/counter_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.210ns (12.405%)  route 1.479ns (87.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=64, routed)          1.479     1.689    clk_div/AR[0]
    SLICE_X59Y26         FDCE                                         f  clk_div/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.849     1.976    clk_div/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  clk_div/counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.210ns (12.405%)  route 1.479ns (87.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=64, routed)          1.479     1.689    clk_div/AR[0]
    SLICE_X59Y26         FDCE                                         f  clk_div/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.849     1.976    clk_div/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  clk_div/counter_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.210ns (12.405%)  route 1.479ns (87.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=64, routed)          1.479     1.689    clk_div/AR[0]
    SLICE_X59Y26         FDCE                                         f  clk_div/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.849     1.976    clk_div/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  clk_div/counter_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.706ns  (logic 0.210ns (12.283%)  route 1.496ns (87.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=64, routed)          1.496     1.706    clk_div/AR[0]
    SLICE_X59Y24         FDCE                                         f  clk_div/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.848     1.975    clk_div/clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  clk_div/counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.706ns  (logic 0.210ns (12.283%)  route 1.496ns (87.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=64, routed)          1.496     1.706    clk_div/AR[0]
    SLICE_X59Y24         FDCE                                         f  clk_div/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.848     1.975    clk_div/clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  clk_div/counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.706ns  (logic 0.210ns (12.283%)  route 1.496ns (87.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=64, routed)          1.496     1.706    clk_div/AR[0]
    SLICE_X59Y24         FDCE                                         f  clk_div/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.848     1.975    clk_div/clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  clk_div/counter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.210ns (11.957%)  route 1.543ns (88.043%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=64, routed)          1.543     1.752    clk_div/AR[0]
    SLICE_X59Y27         FDCE                                         f  clk_div/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.851     1.978    clk_div/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  clk_div/counter_reg[21]/C





