@N|Running in 64-bit mode
@N:Top-level is not specified. Trying to extract automatically...
@N|Running in 64-bit mode
@N: CD720 :"C:\lscc\diamond\3.5\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram_tb.vhd":4:7:4:17|Top entity is set to hyperram_tb.
@N|Running in 64-bit mode
@N:: Running Verilog Compiler in System Verilog mode
@N:: Running Verilog Compiler in Multiple File Compilation Unit mode
@N:"C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram_tb.vhd":4:7:4:22|Top-level entity is set to work.hyperram_tb
@N: CD720 :"C:\lscc\diamond\3.5\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram_tb.vhd":4:7:4:17|Top entity is set to hyperram_tb.
@N: CD630 :"C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram_tb.vhd":4:7:4:17|Synthesizing work.hyperram_tb.behavior 
@N: CD630 :"C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram.vhd":10:7:10:20|Synthesizing work.hram_interface.arc 
@N: CD233 :"C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram.vhd":58:16:58:17|Using sequential encoding for type state_type
@N: CD630 :"C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\clk_div_2.vhd":8:7:8:15|Synthesizing work.clk_div_2.arc 
@N:: Running Verilog Compiler in System Verilog mode
@N:: Running Verilog Compiler in Multiple File Compilation Unit mode
@N: CG364 :"C:\Users\Damian\Desktop\Upwork\CamilaFPGA\W958D8NBYA_verilog_p\W958D8NBYA.modelsim.vp":59:7:59:16|Synthesizing module W958D8NBYA
@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram_tb.vhd":4:7:4:17|Selected library: work cell: hyperram_tb view behavior as top level
@N: NF107 :"C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram_tb.vhd":4:7:4:17|Selected library: work cell: hyperram_tb view behavior as top level
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 
@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_1[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_1[30] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_1[29] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_1[23] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_1[22] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_1[21] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_1[15] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_1[14] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_1[13] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_1[7] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_31[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_30[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_29[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_28[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_27[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_26[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_25[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_24[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_23[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_22[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_21[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_20[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_19[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_18[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_17[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_16[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_15[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_14[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_13[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_12[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_11[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_10[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_9[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_8[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_7[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_6[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_5[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_4[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_3[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_2[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance DQ_cl_1[31] of view:PrimLib.dffre(prim) in hierarchy view:work.hram_interface(arc) because there are no references to its outputs 
@N: BN362 :"c:\users\damian\desktop\upwork\camilafpga\project\hyperram.vhd":78:2:78:3|Removing sequential instance uut.state[0] in hierarchy view:work.hyperram_tb(behavior) because there are no references to its outputs 
@N: FX271 :"c:\users\damian\desktop\upwork\camilafpga\project\clk_div_2.vhd":23:2:23:3|Instance "uut.clk_62_5.clk_ram_i" with 2 loads replicated 1 times to improve timing 
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N|Running in 64-bit mode
@N:Top-level is not specified. Trying to extract automatically...
@N|Running in 64-bit mode
@N: CD720 :"C:\lscc\diamond\3.5\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram_tb.vhd":4:7:4:17|Top entity is set to hyperram_tb.
@N|Running in 64-bit mode
@N:: Running Verilog Compiler in System Verilog mode
@N:: Running Verilog Compiler in Multiple File Compilation Unit mode
@N:"C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram_tb.vhd":4:7:4:22|Top-level entity is set to work.hyperram_tb
@N: CD720 :"C:\lscc\diamond\3.5\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram_tb.vhd":4:7:4:17|Top entity is set to hyperram_tb.
@N: CD630 :"C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram_tb.vhd":4:7:4:17|Synthesizing work.hyperram_tb.behavior 
@N: CD630 :"C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram.vhd":10:7:10:20|Synthesizing work.hram_interface.arc 
@N: CD233 :"C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram.vhd":58:16:58:17|Using sequential encoding for type state_type
@N: CD630 :"C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\clk_div_2.vhd":8:7:8:15|Synthesizing work.clk_div_2.arc 
@N:: Running Verilog Compiler in System Verilog mode
@N:: Running Verilog Compiler in Multiple File Compilation Unit mode
@N: CG364 :"C:\Users\Damian\Desktop\Upwork\CamilaFPGA\W958D8NBYA_verilog_p\W958D8NBYA.modelsim.vp":59:7:59:16|Synthesizing module W958D8NBYA
@N|Running in 64-bit mode
@N:Top-level is not specified. Trying to extract automatically...
@N|Running in 64-bit mode
@N: CD720 :"C:\lscc\diamond\3.5\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram_tb.vhd":4:7:4:17|Top entity is set to hyperram_tb.
@N|Running in 64-bit mode
@N:: Running Verilog Compiler in System Verilog mode
@N:: Running Verilog Compiler in Multiple File Compilation Unit mode
@N|Running in 64-bit mode
@N:Top-level is not specified. Trying to extract automatically...
@N|Running in 64-bit mode
@N: CD720 :"C:\lscc\diamond\3.5\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram_tb.vhd":4:7:4:17|Top entity is set to hyperram_tb.
@N|Running in 64-bit mode
@N:: Running Verilog Compiler in System Verilog mode
@N:: Running Verilog Compiler in Multiple File Compilation Unit mode

