/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [12:0] _01_;
  wire [6:0] _02_;
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire [27:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [38:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_19z = ~(_00_ | celloutsig_0_2z);
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 13'h0000;
    else _01_ <= in_data[48:36];
  reg [6:0] _05_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _05_ <= 7'h00;
    else _05_ <= { _01_[2], celloutsig_0_5z, celloutsig_0_12z };
  assign { _02_[6], _00_, _02_[4:0] } = _05_;
  assign celloutsig_0_12z = celloutsig_0_11z[16:6] < celloutsig_0_11z[11:1];
  assign celloutsig_0_16z = { celloutsig_0_8z[9:1], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z } < { celloutsig_0_8z[12:0], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[99] & ~(in_data[187]);
  assign celloutsig_1_18z = celloutsig_1_12z[4] & ~(celloutsig_1_5z);
  assign celloutsig_1_19z = { celloutsig_1_2z[17], celloutsig_1_14z, celloutsig_1_15z } % { 1'h1, celloutsig_1_17z[5:2] };
  assign celloutsig_1_7z = in_data[139:135] * celloutsig_1_3z[4:0];
  assign celloutsig_1_17z = { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_5z } * { in_data[142:137], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_0_31z = celloutsig_0_6z[7:4] * _01_[9:6];
  assign celloutsig_0_26z = celloutsig_0_20z[0] ? { celloutsig_0_11z[15:13], celloutsig_0_7z } : { _01_[9:5], celloutsig_0_1z };
  assign celloutsig_1_2z = ~ { in_data[167:130], celloutsig_1_0z };
  assign celloutsig_1_3z = ~ { in_data[148:142], celloutsig_1_0z };
  assign celloutsig_1_6z = ~ { celloutsig_1_3z[1:0], celloutsig_1_0z };
  assign celloutsig_1_12z = ~ { celloutsig_1_7z[4:2], celloutsig_1_6z };
  assign celloutsig_0_41z = celloutsig_0_33z & celloutsig_0_11z[16];
  assign celloutsig_0_18z = celloutsig_0_6z[0] & celloutsig_0_7z[1];
  assign celloutsig_0_22z = _02_[0] & celloutsig_0_4z;
  assign celloutsig_0_28z = celloutsig_0_18z & celloutsig_0_7z[2];
  assign celloutsig_1_15z = | { celloutsig_1_7z[2:1], celloutsig_1_2z[38:34] };
  assign celloutsig_0_1z = | in_data[48:41];
  assign celloutsig_0_4z = | { in_data[67:58], in_data[48:41] };
  assign celloutsig_0_34z = ~^ { celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_1z };
  assign celloutsig_0_37z = ~^ { celloutsig_0_31z, celloutsig_0_28z, celloutsig_0_33z, celloutsig_0_8z };
  assign celloutsig_0_40z = ~^ { in_data[24:22], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_34z, celloutsig_0_37z };
  assign celloutsig_1_4z = ~^ celloutsig_1_2z[10:2];
  assign celloutsig_1_5z = ~^ { celloutsig_1_3z[6:1], celloutsig_1_4z };
  assign celloutsig_1_10z = ~^ { celloutsig_1_1z[12:6], celloutsig_1_0z };
  assign celloutsig_0_2z = ~^ in_data[31:16];
  assign celloutsig_0_0z = ^ in_data[23:21];
  assign celloutsig_0_33z = ^ { in_data[27], celloutsig_0_26z };
  assign celloutsig_0_5z = { celloutsig_0_3z[5], celloutsig_0_3z[1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } <<< in_data[83:79];
  assign celloutsig_1_1z = in_data[149:137] <<< { in_data[154:145], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = celloutsig_1_2z[26:24] <<< { celloutsig_1_6z[2:1], celloutsig_1_4z };
  assign celloutsig_1_16z = celloutsig_1_3z >>> { celloutsig_1_2z[19:13], celloutsig_1_0z };
  assign celloutsig_0_7z = in_data[64:62] >>> { celloutsig_0_5z[4:3], celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_3z[6:5], celloutsig_0_3z[6], celloutsig_0_7z, celloutsig_0_6z } >>> { celloutsig_0_3z[5], celloutsig_0_3z[6], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z[6:5], celloutsig_0_3z[6:5], celloutsig_0_3z[5], celloutsig_0_3z[1], celloutsig_0_3z[5] };
  assign celloutsig_0_6z = in_data[80:72] - { celloutsig_0_5z[4:2], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z[6:5], celloutsig_0_3z[6:5], celloutsig_0_3z[5], celloutsig_0_3z[1], celloutsig_0_3z[5] } - { _01_[11:6], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_20z = { celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_16z } - { celloutsig_0_3z[6:5], celloutsig_0_3z[5], celloutsig_0_3z[1] };
  assign { celloutsig_0_3z[5], celloutsig_0_3z[6], celloutsig_0_3z[1] } = ~ { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign _02_[5] = _00_;
  assign { celloutsig_0_3z[4:2], celloutsig_0_3z[0] } = { celloutsig_0_3z[6:5], celloutsig_0_3z[5], celloutsig_0_3z[5] };
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
