{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542711002873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542711002883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 11:50:02 2018 " "Processing started: Tue Nov 20 11:50:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542711002883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1542711002883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pruebaI2C_RW -c pruebaI2C_RW " "Command: quartus_sta pruebaI2C_RW -c pruebaI2C_RW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1542711002883 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1542711003269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1542711004310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1542711004310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542711004358 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542711004358 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1542711004853 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pruebaI2C_RW.sdc " "Synopsys Design Constraints File file not found: 'pruebaI2C_RW.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1542711004889 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1542711004890 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name masterI2C_RW:inst1\|scl2x masterI2C_RW:inst1\|scl2x " "create_clock -period 1.000 -name masterI2C_RW:inst1\|scl2x masterI2C_RW:inst1\|scl2x" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542711004890 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50 " "create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542711004890 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name masterI2C_RW:inst1\|ep.e0 masterI2C_RW:inst1\|ep.e0 " "create_clock -period 1.000 -name masterI2C_RW:inst1\|ep.e0 masterI2C_RW:inst1\|ep.e0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542711004890 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542711004890 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1542711004892 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542711004893 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1542711004894 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1542711004909 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542711004936 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542711004936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.048 " "Worst-case setup slack is -5.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711004940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711004940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.048             -43.162 masterI2C_RW:inst1\|scl2x  " "   -5.048             -43.162 masterI2C_RW:inst1\|scl2x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711004940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.907            -252.741 FPGA_CLK1_50  " "   -4.907            -252.741 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711004940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.975             -31.255 masterI2C_RW:inst1\|ep.e0  " "   -3.975             -31.255 masterI2C_RW:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711004940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542711004940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.034 " "Worst-case hold slack is -4.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711004947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711004947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.034             -94.483 FPGA_CLK1_50  " "   -4.034             -94.483 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711004947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.172              -1.172 masterI2C_RW:inst1\|scl2x  " "   -1.172              -1.172 masterI2C_RW:inst1\|scl2x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711004947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 masterI2C_RW:inst1\|ep.e0  " "    0.623               0.000 masterI2C_RW:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711004947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542711004947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542711004950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542711004956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711004961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711004961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -60.261 FPGA_CLK1_50  " "   -0.538             -60.261 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711004961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -8.035 masterI2C_RW:inst1\|scl2x  " "   -0.538              -8.035 masterI2C_RW:inst1\|scl2x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711004961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.775 masterI2C_RW:inst1\|ep.e0  " "   -0.538              -6.775 masterI2C_RW:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711004961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542711004961 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1542711004981 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1542711005013 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1542711006263 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542711006369 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542711006379 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542711006379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.337 " "Worst-case setup slack is -5.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711006384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711006384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.337             -45.679 masterI2C_RW:inst1\|scl2x  " "   -5.337             -45.679 masterI2C_RW:inst1\|scl2x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711006384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.849            -247.125 FPGA_CLK1_50  " "   -4.849            -247.125 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711006384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.779             -31.124 masterI2C_RW:inst1\|ep.e0  " "   -3.779             -31.124 masterI2C_RW:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711006384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542711006384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.137 " "Worst-case hold slack is -4.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711006392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711006392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.137            -120.281 FPGA_CLK1_50  " "   -4.137            -120.281 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711006392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.031              -1.031 masterI2C_RW:inst1\|scl2x  " "   -1.031              -1.031 masterI2C_RW:inst1\|scl2x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711006392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.723               0.000 masterI2C_RW:inst1\|ep.e0  " "    0.723               0.000 masterI2C_RW:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711006392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542711006392 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542711006398 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542711006403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711006408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711006408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -63.995 FPGA_CLK1_50  " "   -0.538             -63.995 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711006408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -7.917 masterI2C_RW:inst1\|scl2x  " "   -0.538              -7.917 masterI2C_RW:inst1\|scl2x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711006408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.580 masterI2C_RW:inst1\|ep.e0  " "   -0.538              -6.580 masterI2C_RW:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711006408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542711006408 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1542711006424 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1542711006643 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1542711007140 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542711007201 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542711007203 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542711007203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.525 " "Worst-case setup slack is -2.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.525            -109.866 FPGA_CLK1_50  " "   -2.525            -109.866 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.226             -18.666 masterI2C_RW:inst1\|scl2x  " "   -2.226             -18.666 masterI2C_RW:inst1\|scl2x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.033             -16.706 masterI2C_RW:inst1\|ep.e0  " "   -2.033             -16.706 masterI2C_RW:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542711007207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.196 " "Worst-case hold slack is -2.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.196             -61.129 FPGA_CLK1_50  " "   -2.196             -61.129 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.756              -0.756 masterI2C_RW:inst1\|scl2x  " "   -0.756              -0.756 masterI2C_RW:inst1\|scl2x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 masterI2C_RW:inst1\|ep.e0  " "    0.289               0.000 masterI2C_RW:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542711007214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542711007218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542711007223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.475 " "Worst-case minimum pulse width slack is -0.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.475              -7.192 FPGA_CLK1_50  " "   -0.475              -7.192 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.068              -0.406 masterI2C_RW:inst1\|ep.e0  " "   -0.068              -0.406 masterI2C_RW:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 masterI2C_RW:inst1\|scl2x  " "    0.071               0.000 masterI2C_RW:inst1\|scl2x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542711007228 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1542711007242 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542711007385 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542711007387 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542711007387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.058 " "Worst-case setup slack is -2.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.058             -17.472 masterI2C_RW:inst1\|scl2x  " "   -2.058             -17.472 masterI2C_RW:inst1\|scl2x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.940             -82.919 FPGA_CLK1_50  " "   -1.940             -82.919 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.655             -14.126 masterI2C_RW:inst1\|ep.e0  " "   -1.655             -14.126 masterI2C_RW:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542711007393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.124 " "Worst-case hold slack is -2.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.124             -70.885 FPGA_CLK1_50  " "   -2.124             -70.885 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.686              -0.686 masterI2C_RW:inst1\|scl2x  " "   -0.686              -0.686 masterI2C_RW:inst1\|scl2x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 masterI2C_RW:inst1\|ep.e0  " "    0.324               0.000 masterI2C_RW:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542711007400 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542711007404 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542711007409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.457 " "Worst-case minimum pulse width slack is -0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.457              -7.073 FPGA_CLK1_50  " "   -0.457              -7.073 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 masterI2C_RW:inst1\|ep.e0  " "    0.015               0.000 masterI2C_RW:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 masterI2C_RW:inst1\|scl2x  " "    0.103               0.000 masterI2C_RW:inst1\|scl2x " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542711007415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542711007415 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542711008657 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542711008657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1013 " "Peak virtual memory: 1013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542711008743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 20 11:50:08 2018 " "Processing ended: Tue Nov 20 11:50:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542711008743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542711008743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542711008743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1542711008743 ""}
