git clone --depth 1 --no-tags https://github.com/NagaSubrahmanyam/git_sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744928728
git clone --depth 1 --no-tags https://github.com/nikul09/APB_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745464474
git clone --depth 1 --no-tags https://github.com/Mew463/ECE-111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742527240
git clone --depth 1 --no-tags https://github.com/jokerwyt/SpMM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745391570
git clone --depth 1 --no-tags https://github.com/tarush-s/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746930838
git clone --depth 1 --no-tags https://github.com/Fliegende-Rehe/fpga_tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733265708
git clone --depth 1 --no-tags https://github.com/roa-jaser/Advance_Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748302445
git clone --depth 1 --no-tags https://github.com/ninghaomiao2002/Verilog-Exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735627874
git clone --depth 1 --no-tags https://github.com/MyWurger/4.2.-RAM-Design-and-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748386916
git clone --depth 1 --no-tags https://github.com/Tan-YiFan/rvcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748075614
git clone --depth 1 --no-tags https://github.com/jona250210/tt05_systemc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748392312
git clone --depth 1 --no-tags https://github.com/PacktPublishing/Mastering-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745399504
git clone --depth 1 --no-tags https://github.com/Spirithead/Stream-Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742067366
git clone --depth 1 --no-tags https://github.com/flaviens/icarus-b2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744154534
git clone --depth 1 --no-tags https://github.com/Arvind-Kumar-Dv/all_gate_uvm_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744468634
git clone --depth 1 --no-tags https://github.com/bryanjangeesingh/Environmental-Noise-Cancellation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745365916
git clone --depth 1 --no-tags https://github.com/Shalu2613/AHB2APB-Bridge-IP-Core-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742862902
git clone --depth 1 --no-tags https://github.com/fedejone/3.1.-2.-Quolity-of-Service-QoS-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733645840
git clone --depth 1 --no-tags https://github.com/theashix/worldshardestgame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745691487
git clone --depth 1 --no-tags https://github.com/Skrollek/Logika-Cyfrowa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745551837
git clone --depth 1 --no-tags https://github.com/timotheeCloup/ascon128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744546368
git clone --depth 1 --no-tags https://github.com/flaviens/cxxrtl-b2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745967358
git clone --depth 1 --no-tags https://github.com/AmaanSingh/SHA-256-Bitcoin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735014843
git clone --depth 1 --no-tags https://github.com/husrev/SHA3-core-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736778272
git clone --depth 1 --no-tags https://github.com/Hira-Firdous/3-Stage-Pipeline-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737291898
git clone --depth 1 --no-tags https://github.com/Kader-Khafif/Programmable-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737404397
git clone --depth 1 --no-tags https://github.com/hicodev-rw/Simulation-sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738617516
git clone --depth 1 --no-tags https://github.com/leonardhamana/altera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738654247
git clone --depth 1 --no-tags https://github.com/78dfjl/sv_string.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741050686
git clone --depth 1 --no-tags https://github.com/StavPinhas/Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737223272
git clone --depth 1 --no-tags https://github.com/kodeyang284/uvm_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746556468
git clone --depth 1 --no-tags https://github.com/Hamzaweb49/sequentialmultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736661337
git clone --depth 1 --no-tags https://github.com/BAJANTRISIVA/-30daysofsystemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736535926
git clone --depth 1 --no-tags https://github.com/juinchuen/Chip-Design-2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745299827
git clone --depth 1 --no-tags https://github.com/nvchuyen/Verification_of_I2C_Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732970972
git clone --depth 1 --no-tags https://github.com/ZhengYuhe/NoC_characterization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733012570
git clone --depth 1 --no-tags https://github.com/TnnsBeast/AES-128-FPGA-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733640551
git clone --depth 1 --no-tags https://github.com/jfu4/CPEN-211-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736446543
git clone --depth 1 --no-tags https://github.com/By41k/Sapr1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736394667
git clone --depth 1 --no-tags https://github.com/kp-deepak/projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733108772
git clone --depth 1 --no-tags https://github.com/Ammara-Noor/three-stage-pipelined-proc-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737287264
git clone --depth 1 --no-tags https://github.com/aamirbutt011/CA_Semstr-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737350834
git clone --depth 1 --no-tags https://github.com/AneezaSabirButt/CA_3StagePipelining_2020CE42-Final-Project-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737323234
git clone --depth 1 --no-tags https://github.com/TnnsBeast/FPGA-8bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737429677
git clone --depth 1 --no-tags https://github.com/kchandrasek4/Audio_Equalizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738732036
git clone --depth 1 --no-tags https://github.com/jesseVernallis/legv8CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734474254
git clone --depth 1 --no-tags https://github.com/rishabh4749/D_latch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736879887
git clone --depth 1 --no-tags https://github.com/wa-kakalala/des_systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736990277
git clone --depth 1 --no-tags https://github.com/qil008/9bit-Mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743338043
git clone --depth 1 --no-tags https://github.com/SrikantDV/counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743918665
git clone --depth 1 --no-tags https://github.com/shrujanus/Pipelined-Multimedia-SIMD-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745033286
git clone --depth 1 --no-tags https://github.com/Slamy/fpga-color-pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743247262
git clone --depth 1 --no-tags https://github.com/DimanYLT/UIRS_TPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745515805
git clone --depth 1 --no-tags https://github.com/Vietngo2748/UART-IN-FPGA-DE-10-LITE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738348230
git clone --depth 1 --no-tags https://github.com/XeniaPhe/Space-Sim-With-VGA-and-PS2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745240463
git clone --depth 1 --no-tags https://github.com/MKrekker/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741663524
git clone --depth 1 --no-tags https://github.com/michaelgranberryii/fpga-guessing-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739579525
git clone --depth 1 --no-tags https://github.com/SZ425/eecs470-project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746884548
git clone --depth 1 --no-tags https://github.com/hsirrk/CPU-Design-with-FSM-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746992075
git clone --depth 1 --no-tags https://github.com/Gnel77/FullAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747371475
git clone --depth 1 --no-tags https://github.com/sidharthsudhir-03/RISC-V-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746888195
git clone --depth 1 --no-tags https://github.com/Didi7777777/EE387.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744676026
git clone --depth 1 --no-tags https://github.com/Sourishs500/DAV2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744883518
git clone --depth 1 --no-tags https://github.com/naithanianshul/Single-Core-5-stage-MIPS-pipeline-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733997541
git clone --depth 1 --no-tags https://github.com/Hitesh-K18/XOR-Verification-with-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743693169
git clone --depth 1 --no-tags https://github.com/Kyrithdagon/EE-CS120A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746030235
git clone --depth 1 --no-tags https://github.com/mitha-rao/J-K-flip-flop-Layered-testbench-system-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740503196
git clone --depth 1 --no-tags https://github.com/t1msi/fpga_lab_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739380018
git clone --depth 1 --no-tags https://github.com/D-girl-11t/UVM-based-verification-of-a-Simple-Calculator-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734040663
git clone --depth 1 --no-tags https://github.com/natelannan-osu/dldFinalProject_Spring24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743839509
git clone --depth 1 --no-tags https://github.com/Jiawey1227/SV_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747962559
git clone --depth 1 --no-tags https://github.com/tdloveless/iu-vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739767893
git clone --depth 1 --no-tags https://github.com/fyflxl/try.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733424599
git clone --depth 1 --no-tags https://github.com/Raghubabu7993/Systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734228861
git clone --depth 1 --no-tags https://github.com/punzik/lfsr-coundown.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736275265
git clone --depth 1 --no-tags https://github.com/AYYAZmayo/SystemVerilog_Functional_Coverage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736616125
git clone --depth 1 --no-tags https://github.com/shanmukhsai2k2/Cocotb-SDIO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736245641
git clone --depth 1 --no-tags https://github.com/kaleabmarkos/Vending-Machine-PR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737946282
git clone --depth 1 --no-tags https://github.com/Jonty16117/verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735688974
git clone --depth 1 --no-tags https://github.com/0rdhiman0/100rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739722775
git clone --depth 1 --no-tags https://github.com/Anunalla/SimpleAsPossibleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736403514
git clone --depth 1 --no-tags https://github.com/pveligeti2/RISC-V-Functional-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741406491
git clone --depth 1 --no-tags https://github.com/imanand816/Design-and-Verification-of-Synchronous-FIFO-using-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743050739
git clone --depth 1 --no-tags https://github.com/ananya343B/BCD-7seg_layered_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744109970
git clone --depth 1 --no-tags https://github.com/stefg2002/DE10-Lite-Code-Cracker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745147743
git clone --depth 1 --no-tags https://github.com/Leon-Shao/CSI_loopback.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739893139
git clone --depth 1 --no-tags https://github.com/shrey3000/Arithematic_Logic_Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746317477
git clone --depth 1 --no-tags https://github.com/Lols2002/Ascon128_Cipher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744968274
git clone --depth 1 --no-tags https://github.com/flaviens/cxxrtl-b6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747741955
git clone --depth 1 --no-tags https://github.com/feipenghhq/NRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734840751
git clone --depth 1 --no-tags https://github.com/tanitime/ee469.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748410956
git clone --depth 1 --no-tags https://github.com/Gorruy/priority_encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741809297
git clone --depth 1 --no-tags https://github.com/AlexWalburg/digital_audio_mixer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736050368
git clone --depth 1 --no-tags https://github.com/LucasDamo22/uart-module-for-32-bit-words.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733193611
git clone --depth 1 --no-tags https://github.com/shariethernet/custom_zynq_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746280339
git clone --depth 1 --no-tags https://github.com/Mi5sssss/ECSE-6700-Advanced-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745274142
git clone --depth 1 --no-tags https://github.com/NilsDunlop/DIT728-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743915429
git clone --depth 1 --no-tags https://github.com/adam2305/ASCON128-crypto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737076799
git clone --depth 1 --no-tags https://github.com/Fazail333/Booths_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735550976
