// Seed: 3651861460
module module_0 (
    inout tri id_0,
    input supply0 id_1
);
  wire id_3, id_4;
  assign module_1.type_16 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    output tri id_5,
    output supply1 id_6,
    input supply0 id_7
);
  assign id_5 = 1'h0;
  genvar id_9, id_10;
  assign id_10 = id_10;
  wire id_11, id_12;
  assign id_2 = 1;
  supply1 id_13;
  module_0 modCall_1 (
      id_13,
      id_4
  );
  assign id_9 = id_4;
  assign id_2 = id_13;
  wire id_14;
  wire id_15;
  assign id_11 = id_14;
endmodule
