============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Jul 08 2025  02:57:51 am
  Module:                 up_counter
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-320 ps) Late External Delay Assertion at pin count[0]
          Group: clk
     Startpoint: (R) count_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
      Output Delay:-    1000                  
     Required Time:=       0                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=    -320                  

Exceptions/Constraints:
  output_delay             1000            input_constraints.sd_line_6_3_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[0]/CK -       -     R     (arrival)      4    -   100     0       0    (-,-) 
  count_reg[0]/Q  -       CK->Q F     DFFQXL         2  1.7    46   320     320    (-,-) 
  count[0]        <<<     -     F     (port)         -    -     -     0     320    (-,-) 
#----------------------------------------------------------------------------------------

