<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p422" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_422{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_422{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_422{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_422{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t5_422{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_422{left:69px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-1.38px;}
#t7_422{left:69px;bottom:1037px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t8_422{left:69px;bottom:1020px;letter-spacing:-0.13px;word-spacing:-1.15px;}
#t9_422{left:69px;bottom:1004px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#ta_422{left:69px;bottom:987px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_422{left:69px;bottom:970px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tc_422{left:69px;bottom:947px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#td_422{left:69px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_422{left:69px;bottom:914px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_422{left:69px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_422{left:69px;bottom:874px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_422{left:69px;bottom:857px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_422{left:69px;bottom:840px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_422{left:69px;bottom:823px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_422{left:69px;bottom:807px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_422{left:69px;bottom:790px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_422{left:69px;bottom:773px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_422{left:69px;bottom:756px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#to_422{left:69px;bottom:733px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_422{left:69px;bottom:716px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#tq_422{left:338px;bottom:716px;}
#tr_422{left:351px;bottom:716px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#ts_422{left:417px;bottom:716px;}
#tt_422{left:430px;bottom:716px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#tu_422{left:69px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#tv_422{left:69px;bottom:683px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tw_422{left:69px;bottom:666px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tx_422{left:69px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_422{left:69px;bottom:626px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tz_422{left:69px;bottom:609px;letter-spacing:-0.14px;}
#t10_422{left:69px;bottom:587px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#t11_422{left:69px;bottom:570px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t12_422{left:277px;bottom:570px;letter-spacing:-0.17px;}
#t13_422{left:358px;bottom:570px;letter-spacing:-0.21px;word-spacing:-0.42px;}
#t14_422{left:69px;bottom:547px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#t15_422{left:69px;bottom:530px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t16_422{left:69px;bottom:513px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t17_422{left:340px;bottom:520px;}
#t18_422{left:355px;bottom:513px;letter-spacing:-0.16px;word-spacing:-0.82px;}
#t19_422{left:69px;bottom:496px;letter-spacing:-0.11px;}
#t1a_422{left:69px;bottom:474px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_422{left:69px;bottom:457px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1c_422{left:69px;bottom:440px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1d_422{left:69px;bottom:417px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1e_422{left:69px;bottom:400px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1f_422{left:69px;bottom:383px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1g_422{left:69px;bottom:360px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t1h_422{left:69px;bottom:344px;letter-spacing:-0.15px;word-spacing:-0.44px;}

.s1_422{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_422{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_422{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_422{font-size:15px;font-family:Symbol_b5z;color:#000;}
.s5_422{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_422{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts422" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg422Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg422" style="-webkit-user-select: none;"><object width="935" height="1210" data="422/422.svg" type="image/svg+xml" id="pdf422" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_422" class="t s1_422">18-2 </span><span id="t2_422" class="t s1_422">Vol. 1 </span>
<span id="t3_422" class="t s2_422">PROGRAMMING WITH INTEL® ADVANCED MATRIX EXTENSIONS </span>
<span id="t4_422" class="t s3_422">Figure 18-1 shows a conceptual diagram of the Intel AMX architecture. An Intel architecture host drives the algo- </span>
<span id="t5_422" class="t s3_422">rithm, the memory blocking, loop indices and pointer arithmetic. Tile loads and stores and accelerator commands </span>
<span id="t6_422" class="t s3_422">are sent to multi-cycle execution units. Status, if required, is reported back. Intel AMX instructions are synchronous </span>
<span id="t7_422" class="t s3_422">in the Intel architecture instruction stream and the memory loaded and stored by the tile instructions is coherent </span>
<span id="t8_422" class="t s3_422">with respect to the host’s memory accesses. There are no restrictions on interleaving of Intel architecture and Intel </span>
<span id="t9_422" class="t s3_422">AMX code or restrictions on the resources the host can use in parallel with Intel AMX (e.g., Intel AVX-512). There is </span>
<span id="ta_422" class="t s3_422">also no architectural requirement on the Intel architecture compute capability of the Intel architecture host other </span>
<span id="tb_422" class="t s3_422">than it supports 64-bit mode. </span>
<span id="tc_422" class="t s3_422">Intel AMX instructions use new registers and inherit basic behavior from Intel architecture in the same manner that </span>
<span id="td_422" class="t s3_422">Intel SSE and Intel AVX did. Tile instructions include loads and stores using the traditional Intel architecture </span>
<span id="te_422" class="t s3_422">register set as pointers. The TMUL instruction set (defined to be CPUID bits AMX-BF16 and AMX-INT8) only </span>
<span id="tf_422" class="t s3_422">supports reg-reg operations. </span>
<span id="tg_422" class="t s3_422">TILECFG is programmed using the LDTILECFG instruction. The selected palette defines the available storage and </span>
<span id="th_422" class="t s3_422">general configuration while the rest of the memory data specifies the number of rows and column bytes for each </span>
<span id="ti_422" class="t s3_422">tile. Consistency checks are performed to ensure the TILECFG matches the restrictions of the palette. A General </span>
<span id="tj_422" class="t s3_422">Protection fault (#GP) is reported if the LDTILECFG fails consistency checks. A successful load of </span>
<span id="tk_422" class="t s3_422">TILECFG with a palette_id other than 0 is represented in this document with TILES_CONFIGURED = 1. When the </span>
<span id="tl_422" class="t s3_422">TILECFG is initialized (palette_id = 0), it is represented in the document as TILES_CONFIGURED = 0. Nearly all </span>
<span id="tm_422" class="t s3_422">Intel AMX instructions will generate a #UD exception if TILES_CONFIGURED is not equal to 1; the exceptions are </span>
<span id="tn_422" class="t s3_422">those that do TILECFG maintenance: LDTILECFG, STTILECFG, and TILERELEASE. </span>
<span id="to_422" class="t s3_422">If a tile is configured to contain M rows by N column bytes, LDTILECFG will ensure that the metadata values are </span>
<span id="tp_422" class="t s3_422">appropriate to the palette (e.g., that M </span><span id="tq_422" class="t s4_422">≤ </span><span id="tr_422" class="t s3_422">16 and N </span><span id="ts_422" class="t s4_422">≤ </span><span id="tt_422" class="t s3_422">64 for palette 1). The four M and N values can all be different </span>
<span id="tu_422" class="t s3_422">as long as they adhere to the restrictions of the palette. Further dynamic checks are done in the tile and the TMUL </span>
<span id="tv_422" class="t s3_422">instruction set to deal with cases where a legally configured tile may be inappropriate for the instruction operation. </span>
<span id="tw_422" class="t s3_422">Tile registers can be set to ‘invalid’ by configuring the rows and colsb to ‘0’. </span>
<span id="tx_422" class="t s3_422">Tile loads and stores are strided accesses from the application memory to packed rows of data. Algorithms are </span>
<span id="ty_422" class="t s3_422">expressed assuming row major data layout. Column major users should translate the terms according to their </span>
<span id="tz_422" class="t s3_422">orientation. </span>
<span id="t10_422" class="t s3_422">TILELOAD* and TILESTORE* instructions are restartable and can handle (up to) 2*rows page faults per instruction. </span>
<span id="t11_422" class="t s3_422">Restartability is provided by a </span><span id="t12_422" class="t s5_422">start_row </span><span id="t13_422" class="t s3_422">parameter in the TILECFG register. </span>
<span id="t14_422" class="t s3_422">The TMUL unit is conceptually a grid of fused multiply-add units able to read and write tiles. The dimensions of the </span>
<span id="t15_422" class="t s3_422">TMUL unit (tmul_maxk and tmul_maxn) are enumerated similar to the maximum dimensions of the tiles (see </span>
<span id="t16_422" class="t s3_422">“CPUID—CPU Identification” in the Intel </span>
<span id="t17_422" class="t s6_422">® </span>
<span id="t18_422" class="t s3_422">64 and IA-32 Architectures Software Developer’s Manual, Volume 2A for </span>
<span id="t19_422" class="t s3_422">details). </span>
<span id="t1a_422" class="t s3_422">The matrix multiplications in the TMUL instruction set compute C[M][N] += A[M][K] * B[K][N]. The M, N, and K </span>
<span id="t1b_422" class="t s3_422">values will cause the TMUL instruction set to generate a #UD exception if the dimensions do not match for matrix </span>
<span id="t1c_422" class="t s3_422">multiply or do not match the palette. </span>
<span id="t1d_422" class="t s3_422">In Figure 18-2, the number of rows in tile B matches the K dimension in the matrix multiplication pseudocode. K </span>
<span id="t1e_422" class="t s3_422">dimensions smaller than that enumerated in the TMUL grid are also possible and any additional computation the </span>
<span id="t1f_422" class="t s3_422">TMUL unit can support will not affect the result. </span>
<span id="t1g_422" class="t s3_422">The number of elements specified by colsb of the B matrix is also less than or equal to tmul_maxn. Any remaining </span>
<span id="t1h_422" class="t s3_422">values beyond that specified by the metadata will be set to zero. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
