<dec f='llvm/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc' l='36199' type='const llvm::TargetRegisterClass'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp' l='835' u='m' c='_ZNK4llvm16AMDGPUAsmPrinter20analyzeResourceUsageERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1660' u='a' c='_ZNK4llvm25AMDGPUInstructionSelector20selectImageIntrinsicERNS_12MachineInstrEPKNS_6AMDGPU21ImageDimIntrinsicInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2357' u='a' c='_ZNK4llvm25AMDGPUInstructionSelector29selectG_AMDGPU_ATOMIC_CMPXCHGERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='94' u='a' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5004' u='a' c='_ZL14extractRsrcPtrRKN4llvm11SIInstrInfoERNS_12MachineInstrERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1018' u='a' c='_ZN12_GLOBAL__N_120SILoadStoreOptimizer14mergeRead2PairERNS0_11CombineInfoES2_RKN4llvm15SmallVectorImplIPNS3_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='1548' u='a' c='_ZN12_GLOBAL__N_120SILoadStoreOptimizer22getTargetRegisterClassERKNS0_11CombineInfoES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1751' u='a' c='_ZN4llvm14SIRegisterInfo23getVGPRClassForBitWidthEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1836' u='a' c='_ZNK4llvm14SIRegisterInfo15getPhysRegClassENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='234' u='a' c='_ZN12_GLOBAL__N_120SIShrinkInstructions10shrinkMIMGERN4llvm12MachineInstrE'/>
