
---------- Begin Simulation Statistics ----------
final_tick                               424897211200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 309621                       # Simulator instruction rate (inst/s)
host_mem_usage                               16977292                       # Number of bytes of host memory used
host_op_rate                                   309626                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    32.30                       # Real time elapsed on the host
host_tick_rate                               84021851                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000028                       # Number of instructions simulated
sim_ops                                      10000218                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002714                       # Number of seconds simulated
sim_ticks                                  2713715600                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   12                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  15                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  24                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 21                       # number of times the integer registers were written
system.cpu.num_load_insts                          10                       # Number of load instructions
system.cpu.num_mem_refs                            10                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        15     60.00%     60.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::MemRead                       10     40.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        15051                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         38421                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           4002906                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4011654                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000193                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.678426                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.678426                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    7454                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        21623                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1344026                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   116                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.567510                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5212007                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             703921                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          389903                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4899508                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           24                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       799025                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     11626282                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4508086                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        43923                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10634402                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             13                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20427                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            30                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          434                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6524                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15099                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11148305                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10599291                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.759396                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8465974                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.562335                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10614865                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         11239655                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8568310                       # number of integer regfile writes
system.switch_cpus.ipc                       1.474000                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.474000                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5424546     50.80%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            1      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4541362     42.53%     93.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       712417      6.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10678328                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4646413                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.435126                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          486748     10.48%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4139969     89.10%     99.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19696      0.42%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15324737                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     32866451                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10599291                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13252377                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           11626142                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10678328                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           24                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1625872                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        86599                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1547773                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      6776810                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.575716                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.202207                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1926382     28.43%     28.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1067187     15.75%     44.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1837128     27.11%     71.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1847567     27.26%     98.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        98546      1.45%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      6776810                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.573985                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              2                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           24                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           76                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      2018387                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       380625                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4899508                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       799025                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        23336183                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  6784264                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       215551                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           49                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       431449                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             49                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3153778                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3153784                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3153778                       # number of overall hits
system.cpu.dcache.overall_hits::total         3153784                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       362454                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         362458                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       362454                       # number of overall misses
system.cpu.dcache.overall_misses::total        362458                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   5009255200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5009255200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   5009255200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5009255200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           10                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3516232                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3516242                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           10                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3516232                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3516242                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.400000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.103080                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.103081                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.400000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.103080                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.103081                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 13820.388794                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13820.236276                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 13820.388794                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13820.236276                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          590                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4634                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                75                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              46                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.866667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   100.739130                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       215551                       # number of writebacks
system.cpu.dcache.writebacks::total            215551                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       146650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       146650                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       146650                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       146650                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       215804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       215804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       215804                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       215804                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2240144000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2240144000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2240144000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2240144000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.061374                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061373                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.061374                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061373                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10380.456340                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10380.456340                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10380.456340                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10380.456340                       # average overall mshr miss latency
system.cpu.dcache.replacements                 215551                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            6                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2500891                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2500897                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       357936                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        357940                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4935711200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4935711200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           10                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2858827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2858837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.125204                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.125205                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 13789.367932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13789.213835                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       146114                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       146114                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       211822                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       211822                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2172877600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2172877600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.074094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.074094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10258.035520                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10258.035520                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       652887                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         652887                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4518                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4518                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     73544000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     73544000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       657405                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       657405                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.006872                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006872                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 16277.999115                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16277.999115                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          536                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          536                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         3982                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3982                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     67266400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     67266400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.006057                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006057                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 16892.616775                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16892.616775                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.500329                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1421901                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            215551                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.596587                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      422183496400                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.454732                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   254.045597                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.005683                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.992366                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998048                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28345743                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28345743                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1407265                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1407288                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1407265                       # number of overall hits
system.cpu.icache.overall_hits::total         1407288                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          119                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            121                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          119                       # number of overall misses
system.cpu.icache.overall_misses::total           121                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7959599                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7959599                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7959599                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7959599                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1407384                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1407409                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1407384                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1407409                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000085                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000085                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 66887.386555                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65781.809917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 66887.386555                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65781.809917                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4317                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                38                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   113.605263                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           31                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           31                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           88                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           88                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           88                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      6605999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6605999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      6605999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6605999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75068.170455                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75068.170455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75068.170455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75068.170455                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1407265                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1407288                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          119                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           121                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7959599                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7959599                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1407384                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1407409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 66887.386555                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65781.809917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           31                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           88                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           88                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      6605999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6605999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75068.170455                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75068.170455                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            56.651497                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      422183496000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999999                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    54.651498                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.106741                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.110647                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.175781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11259362                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11259362                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 422183505600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2713705600                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       205245                       # number of demand (read+write) hits
system.l2.demand_hits::total                   205245                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       205245                       # number of overall hits
system.l2.overall_hits::total                  205245                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           88                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        10559                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10653                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           88                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        10559                       # number of overall misses
system.l2.overall_misses::total                 10653                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      6532800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    820243200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        826776000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      6532800                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    820243200                       # number of overall miss cycles
system.l2.overall_miss_latency::total       826776000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           88                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       215804                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               215898                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           88                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       215804                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              215898                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.048929                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.049343                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.048929                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.049343                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 74236.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77681.901695                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77609.687412                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 74236.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77681.901695                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77609.687412                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     12500                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 958                       # number of writebacks
system.l2.writebacks::total                       958                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  25                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 25                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        10534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10622                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        12791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        10534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23413                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      6100600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    767952200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    774052800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    818729529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      6100600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    767952200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1592782329                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.048813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.049199                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.048813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.108445                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        69325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72902.240365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72872.604029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 64008.250254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        69325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72902.240365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68029.826549                       # average overall mshr miss latency
system.l2.replacements                          15051                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        68080                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68080                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        68080                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68080                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       147471                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           147471                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       147471                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       147471                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        12791                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          12791                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    818729529                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    818729529                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 64008.250254                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 64008.250254                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         3442                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3442                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          540                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 540                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     43471200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      43471200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         3982                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3982                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.135610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.135610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80502.222222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80502.222222                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          540                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            540                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     40826400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     40826400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.135610                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.135610                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75604.444444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75604.444444                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           88                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               90                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      6532800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6532800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           88                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             90                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 74236.363636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72586.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           88                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           88                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      6100600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6100600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        69325                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        69325                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       201803                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            201803                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        10019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10023                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    776772000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    776772000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       211822                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        211826                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.047299                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047317                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 77529.893203                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77498.952409                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           25                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         9994                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9994                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    727125800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    727125800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.047181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047180                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72756.233740                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72756.233740                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   49369                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               49369                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  6839                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6161.460810                       # Cycle average of tags in use
system.l2.tags.total_refs                      425566                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    220321                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.931573                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              422187530000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    5847.709563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   313.751247                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.713832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.038300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.752131                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           242                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7730                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          713                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1958                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1648                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.029541                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.943604                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7131477                       # Number of tag accesses
system.l2.tags.data_accesses                  7131477                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     25478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     20318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000204980126                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          110                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          110                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               69032                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1781                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       23364                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        958                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46728                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1916                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    756                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.92                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46728                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1916                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     415.545455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    259.297276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1458.229444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           105     95.45%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            4      3.64%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            1      0.91%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           110                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.172727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.137571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.107598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               48     43.64%     43.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.73%     46.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               54     49.09%     95.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.82%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      2.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           110                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   48384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2990592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               122624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1102.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2713649600                       # Total gap between requests
system.mem_ctrls.avgGap                     111571.81                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1630592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        11264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1300352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       120896                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 600870629.184576272964                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 4150766.572591468226                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 479177700.124508261681                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 44549988.952416382730                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        25484                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          176                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        21068                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1916                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    777033232                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      5473880                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    734531958                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  30811777328                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     30491.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31101.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     34864.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16081303.41                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1630976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1348224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2991232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       122624                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       122624                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        12742                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           88                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        10533                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          23369                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          958                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           958                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        94336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       188671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    601012133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      4150767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    496818458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1102264364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        94336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      4150767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4245102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     45186754                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        45186754                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     45186754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        94336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       188671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    601012133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      4150767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    496818458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1147451118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                45972                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1889                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2765                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2555                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           62                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          111                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          132                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               742778646                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             172486944                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1517039070                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16157.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32999.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               39632                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1386                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.21                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.37                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         6828                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   448.309315                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   311.510186                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   365.038077                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           54      0.79%      0.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2736     40.07%     40.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1002     14.67%     55.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          471      6.90%     62.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          365      5.35%     67.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          252      3.69%     71.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          218      3.19%     74.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          173      2.53%     77.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1557     22.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         6828                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2942208                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             120896                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1084.199096                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               44.549989                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.62                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    35462883.456000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    17472913.920000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   152821811.520000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  3708942.048000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 224323795.584001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 1064023196.543999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 310118794.776001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1807932337.848001                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   666.220269                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    687040950                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     90480000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1936184650                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    36621801.216000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    18034543.296000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   151431920.640000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  5901745.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 224323795.584001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 1143357060.383999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 243250050.455999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1822920917.495999                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   671.743538                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    536538548                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     90480000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2086687052                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22829                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          958                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14093                       # Transaction distribution
system.membus.trans_dist::ReadExReq               540                       # Transaction distribution
system.membus.trans_dist::ReadExResp              540                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          22830                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        61790                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  61790                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3113856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3113856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23370                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23370    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23370                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            60385871                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          217121043                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1614318                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1601258                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        20068                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1068958                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1068596                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.966135                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             141                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            8                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            8                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            3                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1585580                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            2                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        20013                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      6367559                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.570492                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.824085                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      3226797     50.68%     50.68% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       722284     11.34%     62.02% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       122979      1.93%     63.95% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       150040      2.36%     66.31% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2145459     33.69%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      6367559                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000008                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000198                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4874764                       # Number of memory references committed
system.switch_cpus.commit.loads               4217358                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1312146                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8688162                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            25                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5125434     51.25%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     51.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4217358     42.17%     93.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       657406      6.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000198                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2145459                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           516293                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       4674359                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            860565                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        705160                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          20427                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       996796                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            60                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       11861175                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         67091                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        17470                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               12750404                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1614318                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1068737                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               6737361                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           40968                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                148                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles         1031                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          272                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1407392                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            81                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      6776810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.883658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.823768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          4238839     62.55%     62.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           205618      3.03%     65.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           168717      2.49%     68.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           378926      5.59%     73.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           528003      7.79%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           111504      1.65%     83.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           224353      3.31%     86.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           297088      4.38%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           623762      9.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      6776810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.237950                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.879409                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1649209                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          682109                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          434                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         141609                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             25                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2713715600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          20427                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           927220                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         3162987                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         6037                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1138223                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1521910                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       11663271                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         38414                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1087                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         540821                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           3448                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       954227                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     13814910                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            16808670                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         12369229                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               54                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      11948665                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1866138                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             633                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            7                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4176900                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 15807852                       # The number of ROB reads
system.switch_cpus.rob.writes                23581337                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000003                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000193                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            211915                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       147471                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           14093                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            15878                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3982                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3982                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            90                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       211826                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          180                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       647166                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                647346                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     55213824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               55225344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           30929                       # Total snoops (count)
system.tol2bus.snoopTraffic                    122624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           246827                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000199                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014088                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 246778     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     49      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             246827                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 424897211200                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          517458800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            176000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         431606000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            15.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               448682732400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 352306                       # Simulator instruction rate (inst/s)
host_mem_usage                               16978316                       # Number of bytes of host memory used
host_op_rate                                   352312                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   312.23                       # Real time elapsed on the host
host_tick_rate                               76179710                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   110000025                       # Number of instructions simulated
sim_ops                                     110002126                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023786                       # Number of seconds simulated
sim_ticks                                 23785521200                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       163177                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        326376                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          42536697                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         42633186                       # number of cc regfile writes
system.switch_cpus.committedInsts            99999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps             100001908                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.594638                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.594638                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    2863                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       166458                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         14386278                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  3848                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.758950                       # Inst execution rate
system.switch_cpus.iew.exec_refs             51276429                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6441256                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3416322                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      48641525                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          160                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7256456                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    114102756                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      44835173                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       359052                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     104593860                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            636                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         159624                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           956                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         3207                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        52638                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       113820                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         111410689                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             104308898                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.744627                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          82959446                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.754158                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              104431196                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        110204340                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        83605661                       # number of integer regfile writes
system.switch_cpus.ipc                       1.681695                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.681695                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      53328505     50.81%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           24      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           24      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            6      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           33      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     45111983     42.98%     93.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      6512337      6.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      104952912                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            47469279                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.452291                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4587771      9.66%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       42679587     89.91%     99.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        201921      0.43%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      152421784                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    317853308                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    104308677                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    128197971                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          114098748                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         104952912                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     14096980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1018117                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          147                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     14792512                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     59460940                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.765073                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.143783                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12340635     20.75%     20.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9606152     16.16%     36.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     18087507     30.42%     67.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     18534844     31.17%     98.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       891796      1.50%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            6      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     59460940                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.764988                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses            407                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads          852                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses          221                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes         1092                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     20055960                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2653413                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     48641525                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7256456                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       226963194                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             48                       # number of misc regfile writes
system.switch_cpus.numCycles                 59463803                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads              178                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes             136                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1895787                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3499                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3791620                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3499                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data     31958393                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31958393                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     31958393                       # number of overall hits
system.cpu.dcache.overall_hits::total        31958393                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data      3267332                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3267332                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3267332                       # number of overall misses
system.cpu.dcache.overall_misses::total       3267332                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  34845244400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34845244400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  34845244400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34845244400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data     35225725                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35225725                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     35225725                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35225725                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.092754                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.092754                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.092754                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.092754                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 10664.739427                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10664.739427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 10664.739427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10664.739427                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2356                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        65686                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               317                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             468                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.432177                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   140.354701                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1895788                       # number of writebacks
system.cpu.dcache.writebacks::total           1895788                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1371545                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1371545                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1371545                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1371545                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1895787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1895787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1895787                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1895787                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16985325200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16985325200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  16985325200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16985325200                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.053818                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.053818                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.053818                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.053818                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  8959.511380                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8959.511380                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  8959.511380                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8959.511380                       # average overall mshr miss latency
system.cpu.dcache.replacements                1895788                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     25893198                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25893198                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3209899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3209899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33973175600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33973175600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     29103097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29103097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.110294                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.110294                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 10583.876814                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10583.876814                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1360648                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1360648                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1849251                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1849251                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  16348256800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16348256800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.063541                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063541                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  8840.474765                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8840.474765                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6065195                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6065195                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        57433                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        57433                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    872068800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    872068800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6122628                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6122628                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.009380                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009380                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15184.106698                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15184.106698                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        10897                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10897                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46536                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46536                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    637068400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    637068400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.007601                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007601                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13689.797146                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13689.797146                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35801871                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1896044                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.882405                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.001576                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   255.998424                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000006                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         283701588                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        283701588                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst     12938476                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12938476                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     12938476                       # number of overall hits
system.cpu.icache.overall_hits::total        12938476                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst           81                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             81                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           81                       # number of overall misses
system.cpu.icache.overall_misses::total            81                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5908800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5908800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5908800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5908800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst     12938557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12938557                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     12938557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12938557                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72948.148148                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72948.148148                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72948.148148                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72948.148148                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1404                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           50                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          117                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           50                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           35                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3598800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3598800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3598800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3598800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78234.782609                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78234.782609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78234.782609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78234.782609                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     12938476                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12938476                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           81                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            81                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5908800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5908800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     12938557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12938557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72948.148148                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72948.148148                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3598800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3598800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78234.782609                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78234.782609                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           133.335384                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14345900                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               136                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          105484.558824                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   131.335384                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.256514                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.260421                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         103508502                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        103508502                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  23785521200                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data      1838416                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1838416                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1838416                       # number of overall hits
system.l2.overall_hits::total                 1838416                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        57371                       # number of demand (read+write) misses
system.l2.demand_misses::total                  57417                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           46                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        57371                       # number of overall misses
system.l2.overall_misses::total                 57417                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3561600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   4390614000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4394175600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3561600                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   4390614000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4394175600                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1895787                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1895833                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1895787                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1895833                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.030262                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.030286                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.030262                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.030286                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77426.086957                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76530.198184                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76530.915931                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77426.086957                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76530.198184                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76530.915931                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    106047                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               15247                       # number of writebacks
system.l2.writebacks::total                     15247                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data          232                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 232                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data          232                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                232                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        57139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57185                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       109512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        57139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           166697                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3336200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   4101393400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4104729600                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   6789364459                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3336200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   4101393400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10894094059                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.030140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.030164                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.030140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.087928                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72526.086957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71779.229598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71779.830375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 61996.534252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72526.086957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71779.229598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65352.670168                       # average overall mshr miss latency
system.l2.replacements                         163178                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       936963                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           936963                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       936963                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       936963                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       958824                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           958824                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       958824                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       958824                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       109512                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         109512                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   6789364459                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   6789364459                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 61996.534252                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 61996.534252                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        41989                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 41989                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4547                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4547                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    346932800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     346932800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        46536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             46536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.097709                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.097709                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76299.274247                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76299.274247                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data           66                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               66                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4481                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4481                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    322279400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    322279400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.096291                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.096291                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71921.312207                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71921.312207                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3561600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3561600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77426.086957                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77426.086957                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3336200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3336200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72526.086957                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72526.086957                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1796427                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1796427                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        52824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   4043681200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4043681200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1849251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1849251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.028565                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.028565                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76550.075723                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76550.075723                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data          166                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          166                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        52658                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52658                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   3779114000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3779114000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.028475                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.028475                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71767.138896                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71767.138896                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  426205                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              426205                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 48719                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7956.597398                       # Cycle average of tags in use
system.l2.tags.total_refs                     3848189                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2009708                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.914800                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7701.818131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   254.779268                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.940163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.031101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971264                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           144                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7804                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          582                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          887                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2230                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4105                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.017578                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.952637                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62667656                       # Number of tag accesses
system.l2.tags.data_accesses                 62667656                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     30479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    211898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        92.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    105041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000876121132                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1738                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1738                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              486396                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              28787                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      163199                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15247                       # Number of write requests accepted
system.mem_ctrls.readBursts                    326398                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    30494                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   9367                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                326398                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                30494                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  124565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  125111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    7290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    4852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     182.516110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    164.082654                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     87.851094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              1      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            40      2.30%      2.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           151      8.69%     11.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          324     18.64%     29.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          310     17.84%     47.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          286     16.46%     63.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          191     10.99%     74.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          135      7.77%     82.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           93      5.35%     88.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           57      3.28%     91.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           61      3.51%     94.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           33      1.90%     96.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           22      1.27%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           13      0.75%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            5      0.29%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            5      0.29%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.12%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            4      0.23%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      0.12%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            2      0.12%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1738                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.535673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.503846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.054171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              472     27.16%     27.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               43      2.47%     29.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1118     64.33%     93.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               42      2.42%     96.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      3.28%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.17%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.06%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1738                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  599488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                20889472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1951616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    878.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     82.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   23785450802                       # Total gap between requests
system.mem_ctrls.avgGap                     133292.15                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     13561472                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         5888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      6722624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1950528                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 570156604.346344947815                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 247545.553048465459                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 282635135.193085432053                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 82004845.872370451689                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       212028                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           92                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       114278                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        30494                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   6454750250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      3167404                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   3909369484                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 560501919240                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     30442.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     34428.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     34209.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18380727.99                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     13569792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      7313920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      20889600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1951616                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1951616                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       106014                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        57140                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         163200                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        15247                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         15247                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    570506397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       247546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    307494628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        878248571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       247546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       247546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     82050588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        82050588                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     82050588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    570506397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       247546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    307494628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       960299159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               317031                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               30477                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        19637                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        19399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        19975                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        20180                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        20437                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        19621                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        20220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        20384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        18789                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        19805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        20130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        18009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        19963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        20670                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        20883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1644                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2189                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2668                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2618                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2668                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          980                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1320                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5027851036                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1189500312                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10367287138                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15859.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32701.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              274684                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              22299                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.64                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.17                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        50539                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   440.101783                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   300.233001                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   368.727904                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1068      2.11%      2.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        21004     41.56%     43.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6851     13.56%     57.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3305      6.54%     63.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2364      4.68%     68.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1688      3.34%     71.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1412      2.79%     74.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1169      2.31%     76.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11678     23.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        50539                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              20289984                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1950528                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              853.039285                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               82.004846                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.48                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    267783751.871998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    132206515.055998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1058004793.439990                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  74234805.792000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1969279297.440083                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 10066172453.568117                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2096035274.591991                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  15663716891.759966                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   658.539990                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4622247453                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    794300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  18368973747                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    264538782.143998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    130610031.551998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   1040286993.983993                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  80823392.832000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1969279297.440083                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 9911123619.936100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 2226417248.327990                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  15623079366.215982                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   656.831492                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4917922871                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    794300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  18073298329                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             158719                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15247                       # Transaction distribution
system.membus.trans_dist::CleanEvict           147930                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4481                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4481                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         158718                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       489576                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 489576                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     22841216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                22841216                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            163199                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  163199    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              163199                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           565144439                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1517914668                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        16786145                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     16530662                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       156542                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     10237390                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        10236460                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.990916                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed            1138                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups          116                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits           35                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses           81                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            3                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     13728826                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           13                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       156465                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     55930565                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.788023                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.836173                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     24245343     43.35%     43.35% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      7483643     13.38%     56.73% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      1333989      2.39%     59.11% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1616866      2.89%     62.01% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     21250724     37.99%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     55930565                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted    100003204                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted      100005115                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs            48767432                       # Number of memory references committed
system.switch_cpus.commit.loads              42644805                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           14053654                       # Number of branches committed
system.switch_cpus.commit.vector                  108                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            85949224                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls           220                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     51237635     51.24%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd           18      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            6      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt           24      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     51.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead     42644805     42.64%     93.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      6122627      6.12%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total    100005115                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples     21250724                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          5077681                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      38954214                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           8065874                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles       7203547                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         159624                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      9682847                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            81                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts      115944214                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        595196                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       127221                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts              122725140                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches            16786145                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     10237633                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              59173415                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          319402                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          449                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles          154                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines          12938562                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            65                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     59460940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.064407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.888799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         34587076     58.17%     58.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          2631279      4.43%     62.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          1840184      3.09%     65.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          3377756      5.68%     71.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          4643773      7.81%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5          1100994      1.85%     81.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6          2838687      4.77%     85.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7          2335039      3.93%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          6106152     10.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     59460940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.282292                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.063863                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            15726651                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         5996708                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          276                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         3207                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        1133833                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          112                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            373                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  23785521200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         159624                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          9299362                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        22630230                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        18632                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles          10899124                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      16453968                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts      114433962                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts        354518                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          5250                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        7804846                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           9368                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents      8635534                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands    138239890                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups           167732324                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups        120839238                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups              598                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps     121583355                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         16656477                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             775                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing           57                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          43156993                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                148413184                       # The number of ROB reads
system.switch_cpus.rob.writes               231001144                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         99999997                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps          100001908                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp           1849298                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       952210                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       958824                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          147931                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           130600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            46536                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           46536                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            46                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1849251                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           92                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5687362                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               5687454                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    485321600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              485327488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          293778                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1951616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2189611                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001598                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039943                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2186112     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3499      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2189611                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  23785521200                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4549907200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             92000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3791576000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            15.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
