-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rotateSliceAllScales is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    xInStream_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    xInStream_V_V_empty_n : IN STD_LOGIC;
    xInStream_V_V_read : OUT STD_LOGIC;
    yInStream_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    yInStream_V_V_empty_n : IN STD_LOGIC;
    yInStream_V_V_read : OUT STD_LOGIC;
    tsInStream_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    tsInStream_V_empty_n : IN STD_LOGIC;
    tsInStream_V_read : OUT STD_LOGIC;
    xOutStream_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    xOutStream_V_V_full_n : IN STD_LOGIC;
    xOutStream_V_V_write : OUT STD_LOGIC;
    yOutStream_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    yOutStream_V_V_full_n : IN STD_LOGIC;
    yOutStream_V_V_write : OUT STD_LOGIC;
    idxStream_V_V_din : OUT STD_LOGIC_VECTOR (1 downto 0);
    idxStream_V_V_full_n : IN STD_LOGIC;
    idxStream_V_V_write : OUT STD_LOGIC;
    xOutStreamScale1_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    xOutStreamScale1_V_V_full_n : IN STD_LOGIC;
    xOutStreamScale1_V_V_write : OUT STD_LOGIC;
    yOutStreamScale1_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    yOutStreamScale1_V_V_full_n : IN STD_LOGIC;
    yOutStreamScale1_V_V_write : OUT STD_LOGIC;
    idxStreamScale1_V_V_din : OUT STD_LOGIC_VECTOR (1 downto 0);
    idxStreamScale1_V_V_full_n : IN STD_LOGIC;
    idxStreamScale1_V_V_write : OUT STD_LOGIC;
    xOutStreamScale2_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    xOutStreamScale2_V_V_full_n : IN STD_LOGIC;
    xOutStreamScale2_V_V_write : OUT STD_LOGIC;
    yOutStreamScale2_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    yOutStreamScale2_V_V_full_n : IN STD_LOGIC;
    yOutStreamScale2_V_V_write : OUT STD_LOGIC;
    idxStreamScale2_V_V_din : OUT STD_LOGIC_VECTOR (1 downto 0);
    idxStreamScale2_V_V_full_n : IN STD_LOGIC;
    idxStreamScale2_V_V_write : OUT STD_LOGIC;
    glConfig_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    glConfig_V_empty_n : IN STD_LOGIC;
    glConfig_V_read : OUT STD_LOGIC;
    deltaTsHWBak_V_out_din : OUT STD_LOGIC_VECTOR (8 downto 0);
    deltaTsHWBak_V_out_full_n : IN STD_LOGIC;
    deltaTsHWBak_V_out_write : OUT STD_LOGIC;
    glConfig_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    glConfig_V_out_full_n : IN STD_LOGIC;
    glConfig_V_out_write : OUT STD_LOGIC;
    glRotateFlg_V_out_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    glRotateFlg_V_out_full_n : IN STD_LOGIC;
    glRotateFlg_V_out_write : OUT STD_LOGIC;
    glSFASTAreaCntThrBak_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    glSFASTAreaCntThrBak_out_full_n : IN STD_LOGIC;
    glSFASTAreaCntThrBak_out_write : OUT STD_LOGIC );
end;


architecture behav of rotateSliceAllScales is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_493DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001001001001111011111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal glSFASTAreaCntThr : STD_LOGIC_VECTOR (15 downto 0) := "0000001010111100";
    signal areaCountExceeded_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal currentTsHW : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal glPLActiveSliceIdx_V : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal lastTsHW : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal areaEventRegs_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_0_ce0 : STD_LOGIC;
    signal areaEventRegs_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_0_ce1 : STD_LOGIC;
    signal areaEventRegs_0_we1 : STD_LOGIC;
    signal areaEventRegs_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_1_ce0 : STD_LOGIC;
    signal areaEventRegs_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_1_ce1 : STD_LOGIC;
    signal areaEventRegs_1_we1 : STD_LOGIC;
    signal areaEventRegs_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_2_ce0 : STD_LOGIC;
    signal areaEventRegs_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_2_ce1 : STD_LOGIC;
    signal areaEventRegs_2_we1 : STD_LOGIC;
    signal areaEventRegs_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_3_ce0 : STD_LOGIC;
    signal areaEventRegs_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_3_ce1 : STD_LOGIC;
    signal areaEventRegs_3_we1 : STD_LOGIC;
    signal areaEventRegs_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_4_ce0 : STD_LOGIC;
    signal areaEventRegs_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_4_ce1 : STD_LOGIC;
    signal areaEventRegs_4_we1 : STD_LOGIC;
    signal areaEventRegs_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_5_ce0 : STD_LOGIC;
    signal areaEventRegs_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_5_ce1 : STD_LOGIC;
    signal areaEventRegs_5_we1 : STD_LOGIC;
    signal areaEventRegs_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_6_ce0 : STD_LOGIC;
    signal areaEventRegs_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_6_ce1 : STD_LOGIC;
    signal areaEventRegs_6_we1 : STD_LOGIC;
    signal areaEventRegs_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_7_ce0 : STD_LOGIC;
    signal areaEventRegs_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_7_ce1 : STD_LOGIC;
    signal areaEventRegs_7_we1 : STD_LOGIC;
    signal areaEventRegs_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_8_ce0 : STD_LOGIC;
    signal areaEventRegs_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_8_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_8_ce1 : STD_LOGIC;
    signal areaEventRegs_8_we1 : STD_LOGIC;
    signal areaEventRegs_8_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_9_ce0 : STD_LOGIC;
    signal areaEventRegs_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_9_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_9_ce1 : STD_LOGIC;
    signal areaEventRegs_9_we1 : STD_LOGIC;
    signal areaEventRegs_9_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_10_ce0 : STD_LOGIC;
    signal areaEventRegs_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_10_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_10_ce1 : STD_LOGIC;
    signal areaEventRegs_10_we1 : STD_LOGIC;
    signal areaEventRegs_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_11_ce0 : STD_LOGIC;
    signal areaEventRegs_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_11_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_11_ce1 : STD_LOGIC;
    signal areaEventRegs_11_we1 : STD_LOGIC;
    signal areaEventRegs_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_12_ce0 : STD_LOGIC;
    signal areaEventRegs_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_12_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_12_ce1 : STD_LOGIC;
    signal areaEventRegs_12_we1 : STD_LOGIC;
    signal areaEventRegs_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_13_ce0 : STD_LOGIC;
    signal areaEventRegs_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_13_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_13_ce1 : STD_LOGIC;
    signal areaEventRegs_13_we1 : STD_LOGIC;
    signal areaEventRegs_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_14_ce0 : STD_LOGIC;
    signal areaEventRegs_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_14_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_14_ce1 : STD_LOGIC;
    signal areaEventRegs_14_we1 : STD_LOGIC;
    signal areaEventRegs_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_15_ce0 : STD_LOGIC;
    signal areaEventRegs_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_15_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_15_ce1 : STD_LOGIC;
    signal areaEventRegs_15_we1 : STD_LOGIC;
    signal areaEventRegs_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_16_ce0 : STD_LOGIC;
    signal areaEventRegs_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_16_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_16_ce1 : STD_LOGIC;
    signal areaEventRegs_16_we1 : STD_LOGIC;
    signal areaEventRegs_16_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_17_ce0 : STD_LOGIC;
    signal areaEventRegs_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_17_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_17_ce1 : STD_LOGIC;
    signal areaEventRegs_17_we1 : STD_LOGIC;
    signal areaEventRegs_17_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_18_ce0 : STD_LOGIC;
    signal areaEventRegs_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_18_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_18_ce1 : STD_LOGIC;
    signal areaEventRegs_18_we1 : STD_LOGIC;
    signal areaEventRegs_18_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_19_ce0 : STD_LOGIC;
    signal areaEventRegs_19_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_19_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_19_ce1 : STD_LOGIC;
    signal areaEventRegs_19_we1 : STD_LOGIC;
    signal areaEventRegs_19_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_20_ce0 : STD_LOGIC;
    signal areaEventRegs_20_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_20_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_20_ce1 : STD_LOGIC;
    signal areaEventRegs_20_we1 : STD_LOGIC;
    signal areaEventRegs_20_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_21_ce0 : STD_LOGIC;
    signal areaEventRegs_21_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_21_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_21_ce1 : STD_LOGIC;
    signal areaEventRegs_21_we1 : STD_LOGIC;
    signal areaEventRegs_21_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_22_ce0 : STD_LOGIC;
    signal areaEventRegs_22_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_22_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_22_ce1 : STD_LOGIC;
    signal areaEventRegs_22_we1 : STD_LOGIC;
    signal areaEventRegs_22_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_23_ce0 : STD_LOGIC;
    signal areaEventRegs_23_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_23_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_23_ce1 : STD_LOGIC;
    signal areaEventRegs_23_we1 : STD_LOGIC;
    signal areaEventRegs_23_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_24_ce0 : STD_LOGIC;
    signal areaEventRegs_24_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_24_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_24_ce1 : STD_LOGIC;
    signal areaEventRegs_24_we1 : STD_LOGIC;
    signal areaEventRegs_24_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_25_ce0 : STD_LOGIC;
    signal areaEventRegs_25_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_25_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_25_ce1 : STD_LOGIC;
    signal areaEventRegs_25_we1 : STD_LOGIC;
    signal areaEventRegs_25_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_26_ce0 : STD_LOGIC;
    signal areaEventRegs_26_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_26_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_26_ce1 : STD_LOGIC;
    signal areaEventRegs_26_we1 : STD_LOGIC;
    signal areaEventRegs_26_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_27_ce0 : STD_LOGIC;
    signal areaEventRegs_27_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_27_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_27_ce1 : STD_LOGIC;
    signal areaEventRegs_27_we1 : STD_LOGIC;
    signal areaEventRegs_27_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_28_ce0 : STD_LOGIC;
    signal areaEventRegs_28_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_28_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_28_ce1 : STD_LOGIC;
    signal areaEventRegs_28_we1 : STD_LOGIC;
    signal areaEventRegs_28_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_29_ce0 : STD_LOGIC;
    signal areaEventRegs_29_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_29_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_29_ce1 : STD_LOGIC;
    signal areaEventRegs_29_we1 : STD_LOGIC;
    signal areaEventRegs_29_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_30_ce0 : STD_LOGIC;
    signal areaEventRegs_30_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_30_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_30_ce1 : STD_LOGIC;
    signal areaEventRegs_30_we1 : STD_LOGIC;
    signal areaEventRegs_30_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_31_ce0 : STD_LOGIC;
    signal areaEventRegs_31_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_31_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_31_ce1 : STD_LOGIC;
    signal areaEventRegs_31_we1 : STD_LOGIC;
    signal areaEventRegs_31_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xInStream_V_V_blk_n : STD_LOGIC;
    signal yInStream_V_V_blk_n : STD_LOGIC;
    signal tsInStream_V_blk_n : STD_LOGIC;
    signal xOutStream_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal yOutStream_V_V_blk_n : STD_LOGIC;
    signal idxStream_V_V_blk_n : STD_LOGIC;
    signal xOutStreamScale1_V_V_blk_n : STD_LOGIC;
    signal yOutStreamScale1_V_V_blk_n : STD_LOGIC;
    signal idxStreamScale1_V_V_blk_n : STD_LOGIC;
    signal xOutStreamScale2_V_V_blk_n : STD_LOGIC;
    signal yOutStreamScale2_V_V_blk_n : STD_LOGIC;
    signal idxStreamScale2_V_V_blk_n : STD_LOGIC;
    signal glConfig_V_blk_n : STD_LOGIC;
    signal deltaTsHWBak_V_out_blk_n : STD_LOGIC;
    signal glConfig_V_out_blk_n : STD_LOGIC;
    signal glRotateFlg_V_out_blk_n : STD_LOGIC;
    signal glSFASTAreaCntThrBak_out_blk_n : STD_LOGIC;
    signal tmp_V_reg_1490 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_V_66_reg_1498 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_2518_reg_1506 : STD_LOGIC_VECTOR (31 downto 0);
    signal glSFASTAreaCntThr_lo_reg_1516 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal areaCountExceeded_V_s_load_fu_1222_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal areaCountExceeded_V_s_reg_1522 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1055_i_i_fu_1239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1055_i_i_reg_1536 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1056_i_i_fu_1245_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1056_i_i_reg_1540 : STD_LOGIC_VECTOR (1 downto 0);
    signal areaX_fu_1274_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal areaEventRegs_0_addr_1_reg_1553 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal areaEventRegs_1_addr_1_reg_1559 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_2_addr_1_reg_1565 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_3_addr_1_reg_1571 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_4_addr_1_reg_1577 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_5_addr_1_reg_1583 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_6_addr_1_reg_1589 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_7_addr_1_reg_1595 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_8_addr_1_reg_1601 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_9_addr_1_reg_1607 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_10_add_1_reg_1613 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_11_add_1_reg_1619 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_12_add_1_reg_1625 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_13_add_1_reg_1631 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_14_add_1_reg_1637 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_15_add_1_reg_1643 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_16_add_1_reg_1649 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_17_add_1_reg_1655 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_18_add_1_reg_1661 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_19_add_1_reg_1667 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_20_add_1_reg_1673 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_21_add_1_reg_1679 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_22_add_1_reg_1685 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_23_add_1_reg_1691 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_24_add_1_reg_1697 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_25_add_1_reg_1703 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_26_add_1_reg_1709 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_27_add_1_reg_1715 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_28_add_1_reg_1721 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_29_add_1_reg_1727 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_30_add_1_reg_1733 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_31_add_1_reg_1739 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2516_fu_1361_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_2516_reg_1745 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal r_V_t_i_i_reg_1750 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_1_fu_1444_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal c_1_reg_1754 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaX_i_i_reg_1150 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond1_i_i_fu_1268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal glRotateFlg_V_dc_reg_1161 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_50_reg_1176 : STD_LOGIC_VECTOR (1 downto 0);
    signal currentTsHW_load_2_i_reg_1189 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1059_i_i_fu_1280_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1058_i_i_fu_1325_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state6 : BOOLEAN;
    signal tmp_fu_1198_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_1454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_fu_1234_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_fu_1316_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_1374_p33 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_fu_1374_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ult_fu_1450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2517_fu_1470_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_1060_i_i_fu_1474_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);

    component EVABMOFStreamWithHfu IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        din13 : IN STD_LOGIC_VECTOR (15 downto 0);
        din14 : IN STD_LOGIC_VECTOR (15 downto 0);
        din15 : IN STD_LOGIC_VECTOR (15 downto 0);
        din16 : IN STD_LOGIC_VECTOR (15 downto 0);
        din17 : IN STD_LOGIC_VECTOR (15 downto 0);
        din18 : IN STD_LOGIC_VECTOR (15 downto 0);
        din19 : IN STD_LOGIC_VECTOR (15 downto 0);
        din20 : IN STD_LOGIC_VECTOR (15 downto 0);
        din21 : IN STD_LOGIC_VECTOR (15 downto 0);
        din22 : IN STD_LOGIC_VECTOR (15 downto 0);
        din23 : IN STD_LOGIC_VECTOR (15 downto 0);
        din24 : IN STD_LOGIC_VECTOR (15 downto 0);
        din25 : IN STD_LOGIC_VECTOR (15 downto 0);
        din26 : IN STD_LOGIC_VECTOR (15 downto 0);
        din27 : IN STD_LOGIC_VECTOR (15 downto 0);
        din28 : IN STD_LOGIC_VECTOR (15 downto 0);
        din29 : IN STD_LOGIC_VECTOR (15 downto 0);
        din30 : IN STD_LOGIC_VECTOR (15 downto 0);
        din31 : IN STD_LOGIC_VECTOR (15 downto 0);
        din32 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component rotateSliceAllScabkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    areaEventRegs_0_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_0_address0,
        ce0 => areaEventRegs_0_ce0,
        q0 => areaEventRegs_0_q0,
        address1 => areaEventRegs_0_address1,
        ce1 => areaEventRegs_0_ce1,
        we1 => areaEventRegs_0_we1,
        d1 => areaEventRegs_0_d1);

    areaEventRegs_1_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_1_address0,
        ce0 => areaEventRegs_1_ce0,
        q0 => areaEventRegs_1_q0,
        address1 => areaEventRegs_1_address1,
        ce1 => areaEventRegs_1_ce1,
        we1 => areaEventRegs_1_we1,
        d1 => areaEventRegs_1_d1);

    areaEventRegs_2_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_2_address0,
        ce0 => areaEventRegs_2_ce0,
        q0 => areaEventRegs_2_q0,
        address1 => areaEventRegs_2_address1,
        ce1 => areaEventRegs_2_ce1,
        we1 => areaEventRegs_2_we1,
        d1 => areaEventRegs_2_d1);

    areaEventRegs_3_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_3_address0,
        ce0 => areaEventRegs_3_ce0,
        q0 => areaEventRegs_3_q0,
        address1 => areaEventRegs_3_address1,
        ce1 => areaEventRegs_3_ce1,
        we1 => areaEventRegs_3_we1,
        d1 => areaEventRegs_3_d1);

    areaEventRegs_4_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_4_address0,
        ce0 => areaEventRegs_4_ce0,
        q0 => areaEventRegs_4_q0,
        address1 => areaEventRegs_4_address1,
        ce1 => areaEventRegs_4_ce1,
        we1 => areaEventRegs_4_we1,
        d1 => areaEventRegs_4_d1);

    areaEventRegs_5_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_5_address0,
        ce0 => areaEventRegs_5_ce0,
        q0 => areaEventRegs_5_q0,
        address1 => areaEventRegs_5_address1,
        ce1 => areaEventRegs_5_ce1,
        we1 => areaEventRegs_5_we1,
        d1 => areaEventRegs_5_d1);

    areaEventRegs_6_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_6_address0,
        ce0 => areaEventRegs_6_ce0,
        q0 => areaEventRegs_6_q0,
        address1 => areaEventRegs_6_address1,
        ce1 => areaEventRegs_6_ce1,
        we1 => areaEventRegs_6_we1,
        d1 => areaEventRegs_6_d1);

    areaEventRegs_7_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_7_address0,
        ce0 => areaEventRegs_7_ce0,
        q0 => areaEventRegs_7_q0,
        address1 => areaEventRegs_7_address1,
        ce1 => areaEventRegs_7_ce1,
        we1 => areaEventRegs_7_we1,
        d1 => areaEventRegs_7_d1);

    areaEventRegs_8_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_8_address0,
        ce0 => areaEventRegs_8_ce0,
        q0 => areaEventRegs_8_q0,
        address1 => areaEventRegs_8_address1,
        ce1 => areaEventRegs_8_ce1,
        we1 => areaEventRegs_8_we1,
        d1 => areaEventRegs_8_d1);

    areaEventRegs_9_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_9_address0,
        ce0 => areaEventRegs_9_ce0,
        q0 => areaEventRegs_9_q0,
        address1 => areaEventRegs_9_address1,
        ce1 => areaEventRegs_9_ce1,
        we1 => areaEventRegs_9_we1,
        d1 => areaEventRegs_9_d1);

    areaEventRegs_10_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_10_address0,
        ce0 => areaEventRegs_10_ce0,
        q0 => areaEventRegs_10_q0,
        address1 => areaEventRegs_10_address1,
        ce1 => areaEventRegs_10_ce1,
        we1 => areaEventRegs_10_we1,
        d1 => areaEventRegs_10_d1);

    areaEventRegs_11_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_11_address0,
        ce0 => areaEventRegs_11_ce0,
        q0 => areaEventRegs_11_q0,
        address1 => areaEventRegs_11_address1,
        ce1 => areaEventRegs_11_ce1,
        we1 => areaEventRegs_11_we1,
        d1 => areaEventRegs_11_d1);

    areaEventRegs_12_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_12_address0,
        ce0 => areaEventRegs_12_ce0,
        q0 => areaEventRegs_12_q0,
        address1 => areaEventRegs_12_address1,
        ce1 => areaEventRegs_12_ce1,
        we1 => areaEventRegs_12_we1,
        d1 => areaEventRegs_12_d1);

    areaEventRegs_13_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_13_address0,
        ce0 => areaEventRegs_13_ce0,
        q0 => areaEventRegs_13_q0,
        address1 => areaEventRegs_13_address1,
        ce1 => areaEventRegs_13_ce1,
        we1 => areaEventRegs_13_we1,
        d1 => areaEventRegs_13_d1);

    areaEventRegs_14_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_14_address0,
        ce0 => areaEventRegs_14_ce0,
        q0 => areaEventRegs_14_q0,
        address1 => areaEventRegs_14_address1,
        ce1 => areaEventRegs_14_ce1,
        we1 => areaEventRegs_14_we1,
        d1 => areaEventRegs_14_d1);

    areaEventRegs_15_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_15_address0,
        ce0 => areaEventRegs_15_ce0,
        q0 => areaEventRegs_15_q0,
        address1 => areaEventRegs_15_address1,
        ce1 => areaEventRegs_15_ce1,
        we1 => areaEventRegs_15_we1,
        d1 => areaEventRegs_15_d1);

    areaEventRegs_16_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_16_address0,
        ce0 => areaEventRegs_16_ce0,
        q0 => areaEventRegs_16_q0,
        address1 => areaEventRegs_16_address1,
        ce1 => areaEventRegs_16_ce1,
        we1 => areaEventRegs_16_we1,
        d1 => areaEventRegs_16_d1);

    areaEventRegs_17_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_17_address0,
        ce0 => areaEventRegs_17_ce0,
        q0 => areaEventRegs_17_q0,
        address1 => areaEventRegs_17_address1,
        ce1 => areaEventRegs_17_ce1,
        we1 => areaEventRegs_17_we1,
        d1 => areaEventRegs_17_d1);

    areaEventRegs_18_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_18_address0,
        ce0 => areaEventRegs_18_ce0,
        q0 => areaEventRegs_18_q0,
        address1 => areaEventRegs_18_address1,
        ce1 => areaEventRegs_18_ce1,
        we1 => areaEventRegs_18_we1,
        d1 => areaEventRegs_18_d1);

    areaEventRegs_19_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_19_address0,
        ce0 => areaEventRegs_19_ce0,
        q0 => areaEventRegs_19_q0,
        address1 => areaEventRegs_19_address1,
        ce1 => areaEventRegs_19_ce1,
        we1 => areaEventRegs_19_we1,
        d1 => areaEventRegs_19_d1);

    areaEventRegs_20_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_20_address0,
        ce0 => areaEventRegs_20_ce0,
        q0 => areaEventRegs_20_q0,
        address1 => areaEventRegs_20_address1,
        ce1 => areaEventRegs_20_ce1,
        we1 => areaEventRegs_20_we1,
        d1 => areaEventRegs_20_d1);

    areaEventRegs_21_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_21_address0,
        ce0 => areaEventRegs_21_ce0,
        q0 => areaEventRegs_21_q0,
        address1 => areaEventRegs_21_address1,
        ce1 => areaEventRegs_21_ce1,
        we1 => areaEventRegs_21_we1,
        d1 => areaEventRegs_21_d1);

    areaEventRegs_22_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_22_address0,
        ce0 => areaEventRegs_22_ce0,
        q0 => areaEventRegs_22_q0,
        address1 => areaEventRegs_22_address1,
        ce1 => areaEventRegs_22_ce1,
        we1 => areaEventRegs_22_we1,
        d1 => areaEventRegs_22_d1);

    areaEventRegs_23_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_23_address0,
        ce0 => areaEventRegs_23_ce0,
        q0 => areaEventRegs_23_q0,
        address1 => areaEventRegs_23_address1,
        ce1 => areaEventRegs_23_ce1,
        we1 => areaEventRegs_23_we1,
        d1 => areaEventRegs_23_d1);

    areaEventRegs_24_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_24_address0,
        ce0 => areaEventRegs_24_ce0,
        q0 => areaEventRegs_24_q0,
        address1 => areaEventRegs_24_address1,
        ce1 => areaEventRegs_24_ce1,
        we1 => areaEventRegs_24_we1,
        d1 => areaEventRegs_24_d1);

    areaEventRegs_25_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_25_address0,
        ce0 => areaEventRegs_25_ce0,
        q0 => areaEventRegs_25_q0,
        address1 => areaEventRegs_25_address1,
        ce1 => areaEventRegs_25_ce1,
        we1 => areaEventRegs_25_we1,
        d1 => areaEventRegs_25_d1);

    areaEventRegs_26_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_26_address0,
        ce0 => areaEventRegs_26_ce0,
        q0 => areaEventRegs_26_q0,
        address1 => areaEventRegs_26_address1,
        ce1 => areaEventRegs_26_ce1,
        we1 => areaEventRegs_26_we1,
        d1 => areaEventRegs_26_d1);

    areaEventRegs_27_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_27_address0,
        ce0 => areaEventRegs_27_ce0,
        q0 => areaEventRegs_27_q0,
        address1 => areaEventRegs_27_address1,
        ce1 => areaEventRegs_27_ce1,
        we1 => areaEventRegs_27_we1,
        d1 => areaEventRegs_27_d1);

    areaEventRegs_28_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_28_address0,
        ce0 => areaEventRegs_28_ce0,
        q0 => areaEventRegs_28_q0,
        address1 => areaEventRegs_28_address1,
        ce1 => areaEventRegs_28_ce1,
        we1 => areaEventRegs_28_we1,
        d1 => areaEventRegs_28_d1);

    areaEventRegs_29_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_29_address0,
        ce0 => areaEventRegs_29_ce0,
        q0 => areaEventRegs_29_q0,
        address1 => areaEventRegs_29_address1,
        ce1 => areaEventRegs_29_ce1,
        we1 => areaEventRegs_29_we1,
        d1 => areaEventRegs_29_d1);

    areaEventRegs_30_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_30_address0,
        ce0 => areaEventRegs_30_ce0,
        q0 => areaEventRegs_30_q0,
        address1 => areaEventRegs_30_address1,
        ce1 => areaEventRegs_30_ce1,
        we1 => areaEventRegs_30_we1,
        d1 => areaEventRegs_30_d1);

    areaEventRegs_31_U : component rotateSliceAllScabkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_31_address0,
        ce0 => areaEventRegs_31_ce0,
        q0 => areaEventRegs_31_q0,
        address1 => areaEventRegs_31_address1,
        ce1 => areaEventRegs_31_ce1,
        we1 => areaEventRegs_31_we1,
        d1 => areaEventRegs_31_d1);

    EVABMOFStreamWithHfu_U33 : component EVABMOFStreamWithHfu
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 16,
        din17_WIDTH => 16,
        din18_WIDTH => 16,
        din19_WIDTH => 16,
        din20_WIDTH => 16,
        din21_WIDTH => 16,
        din22_WIDTH => 16,
        din23_WIDTH => 16,
        din24_WIDTH => 16,
        din25_WIDTH => 16,
        din26_WIDTH => 16,
        din27_WIDTH => 16,
        din28_WIDTH => 16,
        din29_WIDTH => 16,
        din30_WIDTH => 16,
        din31_WIDTH => 16,
        din32_WIDTH => 5,
        dout_WIDTH => 16)
    port map (
        din0 => areaEventRegs_0_q0,
        din1 => areaEventRegs_1_q0,
        din2 => areaEventRegs_2_q0,
        din3 => areaEventRegs_3_q0,
        din4 => areaEventRegs_4_q0,
        din5 => areaEventRegs_5_q0,
        din6 => areaEventRegs_6_q0,
        din7 => areaEventRegs_7_q0,
        din8 => areaEventRegs_8_q0,
        din9 => areaEventRegs_9_q0,
        din10 => areaEventRegs_10_q0,
        din11 => areaEventRegs_11_q0,
        din12 => areaEventRegs_12_q0,
        din13 => areaEventRegs_13_q0,
        din14 => areaEventRegs_14_q0,
        din15 => areaEventRegs_15_q0,
        din16 => areaEventRegs_16_q0,
        din17 => areaEventRegs_17_q0,
        din18 => areaEventRegs_18_q0,
        din19 => areaEventRegs_19_q0,
        din20 => areaEventRegs_20_q0,
        din21 => areaEventRegs_21_q0,
        din22 => areaEventRegs_22_q0,
        din23 => areaEventRegs_23_q0,
        din24 => areaEventRegs_24_q0,
        din25 => areaEventRegs_25_q0,
        din26 => areaEventRegs_26_q0,
        din27 => areaEventRegs_27_q0,
        din28 => areaEventRegs_28_q0,
        din29 => areaEventRegs_29_q0,
        din30 => areaEventRegs_30_q0,
        din31 => areaEventRegs_31_q0,
        din32 => c_fu_1374_p33,
        dout => c_fu_1374_p34);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    areaX_i_i_reg_1150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and ((tmp_1055_i_i_fu_1239_p2 = ap_const_lv1_1) or (areaCountExceeded_V_s_load_fu_1222_p1 = ap_const_lv1_1)))) then 
                areaX_i_i_reg_1150 <= ap_const_lv6_0;
            elsif (((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                areaX_i_i_reg_1150 <= areaX_fu_1274_p2;
            end if; 
        end if;
    end process;

    currentTsHW_load_2_i_reg_1189_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((tmp_1055_i_i_reg_1536 = ap_const_lv1_1) or (areaCountExceeded_V_s_reg_1522 = ap_const_lv1_1)))) then 
                currentTsHW_load_2_i_reg_1189 <= tmp_2518_reg_1506;
            elsif (((tmp_1055_i_i_fu_1239_p2 = ap_const_lv1_0) and (areaCountExceeded_V_s_load_fu_1222_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                currentTsHW_load_2_i_reg_1189 <= currentTsHW;
            end if; 
        end if;
    end process;

    glRotateFlg_V_dc_reg_1161_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((tmp_1055_i_i_reg_1536 = ap_const_lv1_1) or (areaCountExceeded_V_s_reg_1522 = ap_const_lv1_1)))) then 
                glRotateFlg_V_dc_reg_1161 <= ap_const_lv1_1;
            elsif (((tmp_1055_i_i_fu_1239_p2 = ap_const_lv1_0) and (areaCountExceeded_V_s_load_fu_1222_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                glRotateFlg_V_dc_reg_1161 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    tmp_V_50_reg_1176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((tmp_1055_i_i_reg_1536 = ap_const_lv1_1) or (areaCountExceeded_V_s_reg_1522 = ap_const_lv1_1)))) then 
                tmp_V_50_reg_1176 <= tmp_1056_i_i_reg_1540;
            elsif (((tmp_1055_i_i_fu_1239_p2 = ap_const_lv1_0) and (areaCountExceeded_V_s_load_fu_1222_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_V_50_reg_1176 <= glPLActiveSliceIdx_V;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                areaCountExceeded_V <= rev_fu_1454_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                areaCountExceeded_V_s_reg_1522 <= areaCountExceeded_V;
                glSFASTAreaCntThr_lo_reg_1516 <= glSFASTAreaCntThr;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                areaEventRegs_0_addr_1_reg_1553 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_10_add_1_reg_1613 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_11_add_1_reg_1619 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_12_add_1_reg_1625 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_13_add_1_reg_1631 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_14_add_1_reg_1637 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_15_add_1_reg_1643 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_16_add_1_reg_1649 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_17_add_1_reg_1655 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_18_add_1_reg_1661 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_19_add_1_reg_1667 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_1_addr_1_reg_1559 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_20_add_1_reg_1673 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_21_add_1_reg_1679 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_22_add_1_reg_1685 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_23_add_1_reg_1691 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_24_add_1_reg_1697 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_25_add_1_reg_1703 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_26_add_1_reg_1709 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_27_add_1_reg_1715 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_28_add_1_reg_1721 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_29_add_1_reg_1727 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_2_addr_1_reg_1565 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_30_add_1_reg_1733 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_31_add_1_reg_1739 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_3_addr_1_reg_1571 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_4_addr_1_reg_1577 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_5_addr_1_reg_1583 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_6_addr_1_reg_1589 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_7_addr_1_reg_1595 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_8_addr_1_reg_1601 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
                areaEventRegs_9_addr_1_reg_1607 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                c_1_reg_1754 <= c_1_fu_1444_p2;
                r_V_t_i_i_reg_1750 <= tmp_V_66_reg_1498(8 downto 4);
                tmp_2516_reg_1745 <= tmp_2516_fu_1361_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and ((tmp_1055_i_i_fu_1239_p2 = ap_const_lv1_1) or (areaCountExceeded_V_s_load_fu_1222_p1 = ap_const_lv1_1)))) then
                currentTsHW <= tmp_2518_reg_1506;
                glPLActiveSliceIdx_V <= tmp_1056_i_i_fu_1245_p2;
                lastTsHW <= currentTsHW;
                tmp_1056_i_i_reg_1540 <= tmp_1056_i_i_fu_1245_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((glConfig_V_out_full_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (tsInStream_V_empty_n = ap_const_logic_0) or (yInStream_V_V_empty_n = ap_const_logic_0) or (xInStream_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_fu_1198_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                glSFASTAreaCntThr <= glConfig_V_dout(23 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((areaCountExceeded_V_s_load_fu_1222_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_1055_i_i_reg_1536 <= tmp_1055_i_i_fu_1239_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((glConfig_V_out_full_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (tsInStream_V_empty_n = ap_const_logic_0) or (yInStream_V_V_empty_n = ap_const_logic_0) or (xInStream_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_2518_reg_1506 <= tsInStream_V_dout;
                tmp_V_66_reg_1498 <= yInStream_V_V_dout;
                tmp_V_reg_1490 <= xInStream_V_V_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, xInStream_V_V_empty_n, yInStream_V_V_empty_n, tsInStream_V_empty_n, xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, glConfig_V_empty_n, deltaTsHWBak_V_out_full_n, glConfig_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state2, areaCountExceeded_V_s_load_fu_1222_p1, tmp_1055_i_i_fu_1239_p2, ap_CS_fsm_state3, exitcond1_i_i_fu_1268_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((glConfig_V_out_full_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (tsInStream_V_empty_n = ap_const_logic_0) or (yInStream_V_V_empty_n = ap_const_logic_0) or (xInStream_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and ((tmp_1055_i_i_fu_1239_p2 = ap_const_lv1_1) or (areaCountExceeded_V_s_load_fu_1222_p1 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if ((not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, xInStream_V_V_empty_n, yInStream_V_V_empty_n, tsInStream_V_empty_n, glConfig_V_empty_n, glConfig_V_out_full_n)
    begin
                ap_block_state1 <= ((glConfig_V_out_full_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (tsInStream_V_empty_n = ap_const_logic_0) or (yInStream_V_V_empty_n = ap_const_logic_0) or (xInStream_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state6_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n)
    begin
                ap_block_state6 <= ((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6)
    begin
        if ((not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6)
    begin
        if ((not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    areaCountExceeded_V_s_load_fu_1222_p1 <= areaCountExceeded_V;
    areaEventRegs_0_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_0_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_0_addr_1_reg_1553, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_0_address1 <= areaEventRegs_0_addr_1_reg_1553;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_0_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_0_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_0_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_0_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_0_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_0_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_0_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_0_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_0_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_0_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_0_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_0_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_10_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_10_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_10_add_1_reg_1613, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_10_address1 <= areaEventRegs_10_add_1_reg_1613;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_10_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_10_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_10_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_10_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_10_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_10_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_10_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_10_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_10_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_10_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_10_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_A) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_10_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_10_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_11_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_11_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_11_add_1_reg_1619, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_11_address1 <= areaEventRegs_11_add_1_reg_1619;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_11_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_11_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_11_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_11_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_11_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_11_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_11_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_11_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_11_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_11_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_11_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_B) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_11_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_11_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_12_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_12_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_12_add_1_reg_1625, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_12_address1 <= areaEventRegs_12_add_1_reg_1625;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_12_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_12_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_12_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_12_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_12_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_12_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_12_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_12_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_12_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_12_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_12_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_C) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_12_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_12_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_13_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_13_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_13_add_1_reg_1631, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_13_address1 <= areaEventRegs_13_add_1_reg_1631;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_13_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_13_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_13_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_13_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_13_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_13_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_13_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_13_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_13_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_13_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_13_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_D) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_13_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_13_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_14_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_14_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_14_add_1_reg_1637, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_14_address1 <= areaEventRegs_14_add_1_reg_1637;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_14_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_14_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_14_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_14_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_14_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_14_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_14_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_14_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_14_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_14_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_14_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_E) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_14_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_14_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_15_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_15_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_15_add_1_reg_1643, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_15_address1 <= areaEventRegs_15_add_1_reg_1643;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_15_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_15_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_15_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_15_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_15_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_15_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_15_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_15_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_15_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_15_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_15_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_F) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_15_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_16_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_16_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_16_add_1_reg_1649, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_16_address1 <= areaEventRegs_16_add_1_reg_1649;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_16_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_16_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_16_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_16_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_16_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_16_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_16_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_16_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_16_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_16_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_16_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_10) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_16_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_16_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_17_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_17_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_17_add_1_reg_1655, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_17_address1 <= areaEventRegs_17_add_1_reg_1655;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_17_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_17_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_17_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_17_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_17_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_17_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_17_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_17_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_17_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_17_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_17_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_11) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_17_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_17_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_18_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_18_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_18_add_1_reg_1661, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_18_address1 <= areaEventRegs_18_add_1_reg_1661;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_18_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_18_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_18_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_18_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_18_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_18_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_18_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_18_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_18_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_18_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_18_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_12) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_18_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_18_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_19_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_19_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_19_add_1_reg_1667, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_19_address1 <= areaEventRegs_19_add_1_reg_1667;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_19_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_19_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_19_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_19_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_19_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_19_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_19_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_19_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_19_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_19_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_19_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_13) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_19_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_19_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_1_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_1_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_1_addr_1_reg_1559, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_1_address1 <= areaEventRegs_1_addr_1_reg_1559;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_1_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_1_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_1_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_1_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_1_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_1_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_1_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_1_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_1_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_1_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_1_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_1) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_1_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_20_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_20_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_20_add_1_reg_1673, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_20_address1 <= areaEventRegs_20_add_1_reg_1673;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_20_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_20_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_20_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_20_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_20_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_20_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_20_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_20_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_20_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_20_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_20_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_14) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_20_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_20_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_21_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_21_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_21_add_1_reg_1679, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_21_address1 <= areaEventRegs_21_add_1_reg_1679;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_21_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_21_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_21_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_21_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_21_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_21_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_21_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_21_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_21_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_21_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_21_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_15) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_21_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_21_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_22_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_22_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_22_add_1_reg_1685, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_22_address1 <= areaEventRegs_22_add_1_reg_1685;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_22_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_22_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_22_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_22_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_22_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_22_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_22_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_22_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_22_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_22_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_22_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_16) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_22_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_22_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_23_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_23_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_23_add_1_reg_1691, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_23_address1 <= areaEventRegs_23_add_1_reg_1691;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_23_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_23_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_23_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_23_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_23_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_23_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_23_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_23_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_23_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_23_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_23_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_17) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_23_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_23_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_24_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_24_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_24_add_1_reg_1697, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_24_address1 <= areaEventRegs_24_add_1_reg_1697;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_24_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_24_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_24_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_24_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_24_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_24_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_24_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_24_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_24_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_24_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_24_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_18) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_24_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_24_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_25_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_25_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_25_add_1_reg_1703, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_25_address1 <= areaEventRegs_25_add_1_reg_1703;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_25_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_25_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_25_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_25_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_25_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_25_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_25_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_25_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_25_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_25_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_25_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_19) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_25_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_25_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_26_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_26_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_26_add_1_reg_1709, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_26_address1 <= areaEventRegs_26_add_1_reg_1709;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_26_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_26_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_26_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_26_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_26_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_26_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_26_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_26_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_26_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_26_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_26_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_1A) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_26_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_26_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_27_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_27_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_27_add_1_reg_1715, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_27_address1 <= areaEventRegs_27_add_1_reg_1715;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_27_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_27_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_27_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_27_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_27_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_27_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_27_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_27_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_27_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_27_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_27_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_1B) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_27_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_27_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_28_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_28_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_28_add_1_reg_1721, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_28_address1 <= areaEventRegs_28_add_1_reg_1721;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_28_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_28_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_28_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_28_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_28_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_28_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_28_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_28_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_28_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_28_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_28_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_1C) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_28_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_28_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_29_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_29_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_29_add_1_reg_1727, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_29_address1 <= areaEventRegs_29_add_1_reg_1727;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_29_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_29_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_29_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_29_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_29_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_29_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_29_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_29_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_29_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_29_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_29_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_1D) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_29_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_29_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_2_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_2_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_2_addr_1_reg_1565, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_2_address1 <= areaEventRegs_2_addr_1_reg_1565;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_2_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_2_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_2_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_2_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_2_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_2_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_2_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_2_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_2_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_2_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_2_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_2) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_2_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_30_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_30_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_30_add_1_reg_1733, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_30_address1 <= areaEventRegs_30_add_1_reg_1733;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_30_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_30_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_30_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_30_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_30_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_30_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_30_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_30_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_30_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_30_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_30_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_1E) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_30_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_30_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_31_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_31_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_31_add_1_reg_1739, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_31_address1 <= areaEventRegs_31_add_1_reg_1739;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_31_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_31_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_31_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_31_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_31_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_31_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_31_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_31_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_31_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_31_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_31_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_1F) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_31_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_31_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_3_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_3_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_3_addr_1_reg_1571, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_3_address1 <= areaEventRegs_3_addr_1_reg_1571;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_3_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_3_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_3_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_3_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_3_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_3_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_3_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_3_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_3_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_3_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_3_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_3) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_3_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_4_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_4_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_4_addr_1_reg_1577, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_4_address1 <= areaEventRegs_4_addr_1_reg_1577;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_4_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_4_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_4_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_4_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_4_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_4_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_4_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_4_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_4_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_4_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_4_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_4) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_4_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_5_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_5_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_5_addr_1_reg_1583, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_5_address1 <= areaEventRegs_5_addr_1_reg_1583;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_5_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_5_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_5_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_5_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_5_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_5_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_5_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_5_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_5_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_5_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_5_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_5) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_5_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_6_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_6_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_6_addr_1_reg_1589, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_6_address1 <= areaEventRegs_6_addr_1_reg_1589;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_6_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_6_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_6_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_6_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_6_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_6_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_6_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_6_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_6_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_6_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_6_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_6) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_6_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_7_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_7_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_7_addr_1_reg_1595, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_7_address1 <= areaEventRegs_7_addr_1_reg_1595;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_7_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_7_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_7_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_7_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_7_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_7_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_7_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_7_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_7_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_7_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_7_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_7) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_7_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_8_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_8_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_8_addr_1_reg_1601, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_8_address1 <= areaEventRegs_8_addr_1_reg_1601;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_8_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_8_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_8_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_8_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_8_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_8_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_8_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_8_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_8_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_8_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_8_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_8) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_8_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_9_address0 <= tmp_1058_i_i_fu_1325_p1(5 - 1 downto 0);

    areaEventRegs_9_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, areaEventRegs_9_addr_1_reg_1607, tmp_1059_i_i_fu_1280_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_9_address1 <= areaEventRegs_9_addr_1_reg_1607;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_9_address1 <= tmp_1059_i_i_fu_1280_p1(5 - 1 downto 0);
        else 
            areaEventRegs_9_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_9_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_9_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_9_ce1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_9_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_9_d1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state3, c_1_reg_1754)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            areaEventRegs_9_d1 <= c_1_reg_1754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            areaEventRegs_9_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_9_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_9_we1_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6, ap_CS_fsm_state3, r_V_t_i_i_reg_1750, exitcond1_i_i_fu_1268_p2)
    begin
        if ((((exitcond1_i_i_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (r_V_t_i_i_reg_1750 = ap_const_lv5_9) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            areaEventRegs_9_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaX_fu_1274_p2 <= std_logic_vector(unsigned(areaX_i_i_reg_1150) + unsigned(ap_const_lv6_1));
    c_1_fu_1444_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(c_fu_1374_p34));
    c_fu_1374_p33 <= tmp_V_66_reg_1498(8 downto 4);

    deltaTsHWBak_V_out_blk_n_assign_proc : process(deltaTsHWBak_V_out_full_n, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            deltaTsHWBak_V_out_blk_n <= deltaTsHWBak_V_out_full_n;
        else 
            deltaTsHWBak_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    deltaTsHWBak_V_out_din <= tmp_1060_i_i_fu_1474_p2(17 downto 9);

    deltaTsHWBak_V_out_write_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6)
    begin
        if ((not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            deltaTsHWBak_V_out_write <= ap_const_logic_1;
        else 
            deltaTsHWBak_V_out_write <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_i_i_fu_1268_p2 <= "1" when (areaX_i_i_reg_1150 = ap_const_lv6_20) else "0";

    glConfig_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, glConfig_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            glConfig_V_blk_n <= glConfig_V_empty_n;
        else 
            glConfig_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    glConfig_V_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, glConfig_V_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            glConfig_V_out_blk_n <= glConfig_V_out_full_n;
        else 
            glConfig_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    glConfig_V_out_din <= glConfig_V_dout;

    glConfig_V_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, xInStream_V_V_empty_n, yInStream_V_V_empty_n, tsInStream_V_empty_n, glConfig_V_empty_n, glConfig_V_out_full_n)
    begin
        if ((not(((glConfig_V_out_full_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (tsInStream_V_empty_n = ap_const_logic_0) or (yInStream_V_V_empty_n = ap_const_logic_0) or (xInStream_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            glConfig_V_out_write <= ap_const_logic_1;
        else 
            glConfig_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    glConfig_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, xInStream_V_V_empty_n, yInStream_V_V_empty_n, tsInStream_V_empty_n, glConfig_V_empty_n, glConfig_V_out_full_n)
    begin
        if ((not(((glConfig_V_out_full_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (tsInStream_V_empty_n = ap_const_logic_0) or (yInStream_V_V_empty_n = ap_const_logic_0) or (xInStream_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            glConfig_V_read <= ap_const_logic_1;
        else 
            glConfig_V_read <= ap_const_logic_0;
        end if; 
    end process;


    glRotateFlg_V_out_blk_n_assign_proc : process(glRotateFlg_V_out_full_n, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            glRotateFlg_V_out_blk_n <= glRotateFlg_V_out_full_n;
        else 
            glRotateFlg_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    glRotateFlg_V_out_din <= glRotateFlg_V_dc_reg_1161;

    glRotateFlg_V_out_write_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6)
    begin
        if ((not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            glRotateFlg_V_out_write <= ap_const_logic_1;
        else 
            glRotateFlg_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    glSFASTAreaCntThrBak_out_blk_n_assign_proc : process(glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            glSFASTAreaCntThrBak_out_blk_n <= glSFASTAreaCntThrBak_out_full_n;
        else 
            glSFASTAreaCntThrBak_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    glSFASTAreaCntThrBak_out_din <= glSFASTAreaCntThr_lo_reg_1516;

    glSFASTAreaCntThrBak_out_write_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6)
    begin
        if ((not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            glSFASTAreaCntThrBak_out_write <= ap_const_logic_1;
        else 
            glSFASTAreaCntThrBak_out_write <= ap_const_logic_0;
        end if; 
    end process;


    idxStreamScale1_V_V_blk_n_assign_proc : process(idxStreamScale1_V_V_full_n, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            idxStreamScale1_V_V_blk_n <= idxStreamScale1_V_V_full_n;
        else 
            idxStreamScale1_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    idxStreamScale1_V_V_din <= tmp_V_50_reg_1176;

    idxStreamScale1_V_V_write_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6)
    begin
        if ((not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            idxStreamScale1_V_V_write <= ap_const_logic_1;
        else 
            idxStreamScale1_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    idxStreamScale2_V_V_blk_n_assign_proc : process(idxStreamScale2_V_V_full_n, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            idxStreamScale2_V_V_blk_n <= idxStreamScale2_V_V_full_n;
        else 
            idxStreamScale2_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    idxStreamScale2_V_V_din <= tmp_V_50_reg_1176;

    idxStreamScale2_V_V_write_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6)
    begin
        if ((not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            idxStreamScale2_V_V_write <= ap_const_logic_1;
        else 
            idxStreamScale2_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    idxStream_V_V_blk_n_assign_proc : process(idxStream_V_V_full_n, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            idxStream_V_V_blk_n <= idxStream_V_V_full_n;
        else 
            idxStream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    idxStream_V_V_din <= tmp_V_50_reg_1176;

    idxStream_V_V_write_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6)
    begin
        if ((not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            idxStream_V_V_write <= ap_const_logic_1;
        else 
            idxStream_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    r_V_fu_1316_p4 <= tmp_V_reg_1490(9 downto 4);
    rev_fu_1454_p2 <= (ult_fu_1450_p2 xor ap_const_lv1_1);
    tmp_1055_i_i_fu_1239_p2 <= "1" when (unsigned(tmp_i_i_fu_1234_p2) > unsigned(ap_const_lv32_493DF)) else "0";
    tmp_1056_i_i_fu_1245_p2 <= std_logic_vector(unsigned(glPLActiveSliceIdx_V) + unsigned(ap_const_lv2_3));
    tmp_1058_i_i_fu_1325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_fu_1316_p4),64));
    tmp_1059_i_i_fu_1280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(areaX_i_i_reg_1150),64));
    tmp_1060_i_i_fu_1474_p2 <= std_logic_vector(unsigned(tmp_2516_reg_1745) - unsigned(tmp_2517_fu_1470_p1));
    tmp_2516_fu_1361_p1 <= currentTsHW_load_2_i_reg_1189(18 - 1 downto 0);
    tmp_2517_fu_1470_p1 <= lastTsHW(18 - 1 downto 0);
    tmp_fu_1198_p1 <= glConfig_V_dout(1 - 1 downto 0);
    tmp_i_i_fu_1234_p2 <= std_logic_vector(unsigned(tmp_2518_reg_1506) - unsigned(currentTsHW));

    tsInStream_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tsInStream_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            tsInStream_V_blk_n <= tsInStream_V_empty_n;
        else 
            tsInStream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tsInStream_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, xInStream_V_V_empty_n, yInStream_V_V_empty_n, tsInStream_V_empty_n, glConfig_V_empty_n, glConfig_V_out_full_n)
    begin
        if ((not(((glConfig_V_out_full_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (tsInStream_V_empty_n = ap_const_logic_0) or (yInStream_V_V_empty_n = ap_const_logic_0) or (xInStream_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            tsInStream_V_read <= ap_const_logic_1;
        else 
            tsInStream_V_read <= ap_const_logic_0;
        end if; 
    end process;

    ult_fu_1450_p2 <= "1" when (unsigned(c_1_reg_1754) < unsigned(glSFASTAreaCntThr_lo_reg_1516)) else "0";

    xInStream_V_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, xInStream_V_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xInStream_V_V_blk_n <= xInStream_V_V_empty_n;
        else 
            xInStream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    xInStream_V_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, xInStream_V_V_empty_n, yInStream_V_V_empty_n, tsInStream_V_empty_n, glConfig_V_empty_n, glConfig_V_out_full_n)
    begin
        if ((not(((glConfig_V_out_full_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (tsInStream_V_empty_n = ap_const_logic_0) or (yInStream_V_V_empty_n = ap_const_logic_0) or (xInStream_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xInStream_V_V_read <= ap_const_logic_1;
        else 
            xInStream_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    xOutStreamScale1_V_V_blk_n_assign_proc : process(xOutStreamScale1_V_V_full_n, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xOutStreamScale1_V_V_blk_n <= xOutStreamScale1_V_V_full_n;
        else 
            xOutStreamScale1_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    xOutStreamScale1_V_V_din <= tmp_V_reg_1490;

    xOutStreamScale1_V_V_write_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6)
    begin
        if ((not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xOutStreamScale1_V_V_write <= ap_const_logic_1;
        else 
            xOutStreamScale1_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    xOutStreamScale2_V_V_blk_n_assign_proc : process(xOutStreamScale2_V_V_full_n, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xOutStreamScale2_V_V_blk_n <= xOutStreamScale2_V_V_full_n;
        else 
            xOutStreamScale2_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    xOutStreamScale2_V_V_din <= tmp_V_reg_1490;

    xOutStreamScale2_V_V_write_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6)
    begin
        if ((not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xOutStreamScale2_V_V_write <= ap_const_logic_1;
        else 
            xOutStreamScale2_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    xOutStream_V_V_blk_n_assign_proc : process(xOutStream_V_V_full_n, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            xOutStream_V_V_blk_n <= xOutStream_V_V_full_n;
        else 
            xOutStream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    xOutStream_V_V_din <= tmp_V_reg_1490;

    xOutStream_V_V_write_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6)
    begin
        if ((not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            xOutStream_V_V_write <= ap_const_logic_1;
        else 
            xOutStream_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    yInStream_V_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, yInStream_V_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            yInStream_V_V_blk_n <= yInStream_V_V_empty_n;
        else 
            yInStream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    yInStream_V_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, xInStream_V_V_empty_n, yInStream_V_V_empty_n, tsInStream_V_empty_n, glConfig_V_empty_n, glConfig_V_out_full_n)
    begin
        if ((not(((glConfig_V_out_full_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (tsInStream_V_empty_n = ap_const_logic_0) or (yInStream_V_V_empty_n = ap_const_logic_0) or (xInStream_V_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            yInStream_V_V_read <= ap_const_logic_1;
        else 
            yInStream_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    yOutStreamScale1_V_V_blk_n_assign_proc : process(yOutStreamScale1_V_V_full_n, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            yOutStreamScale1_V_V_blk_n <= yOutStreamScale1_V_V_full_n;
        else 
            yOutStreamScale1_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    yOutStreamScale1_V_V_din <= tmp_V_66_reg_1498;

    yOutStreamScale1_V_V_write_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6)
    begin
        if ((not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            yOutStreamScale1_V_V_write <= ap_const_logic_1;
        else 
            yOutStreamScale1_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    yOutStreamScale2_V_V_blk_n_assign_proc : process(yOutStreamScale2_V_V_full_n, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            yOutStreamScale2_V_V_blk_n <= yOutStreamScale2_V_V_full_n;
        else 
            yOutStreamScale2_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    yOutStreamScale2_V_V_din <= tmp_V_66_reg_1498;

    yOutStreamScale2_V_V_write_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6)
    begin
        if ((not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            yOutStreamScale2_V_V_write <= ap_const_logic_1;
        else 
            yOutStreamScale2_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    yOutStream_V_V_blk_n_assign_proc : process(yOutStream_V_V_full_n, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            yOutStream_V_V_blk_n <= yOutStream_V_V_full_n;
        else 
            yOutStream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    yOutStream_V_V_din <= tmp_V_66_reg_1498;

    yOutStream_V_V_write_assign_proc : process(xOutStream_V_V_full_n, yOutStream_V_V_full_n, idxStream_V_V_full_n, xOutStreamScale1_V_V_full_n, yOutStreamScale1_V_V_full_n, idxStreamScale1_V_V_full_n, xOutStreamScale2_V_V_full_n, yOutStreamScale2_V_V_full_n, idxStreamScale2_V_V_full_n, deltaTsHWBak_V_out_full_n, glRotateFlg_V_out_full_n, glSFASTAreaCntThrBak_out_full_n, ap_CS_fsm_state6)
    begin
        if ((not(((glSFASTAreaCntThrBak_out_full_n = ap_const_logic_0) or (glRotateFlg_V_out_full_n = ap_const_logic_0) or (deltaTsHWBak_V_out_full_n = ap_const_logic_0) or (idxStreamScale2_V_V_full_n = ap_const_logic_0) or (yOutStreamScale2_V_V_full_n = ap_const_logic_0) or (xOutStreamScale2_V_V_full_n = ap_const_logic_0) or (idxStreamScale1_V_V_full_n = ap_const_logic_0) or (yOutStreamScale1_V_V_full_n = ap_const_logic_0) or (xOutStreamScale1_V_V_full_n = ap_const_logic_0) or (idxStream_V_V_full_n = ap_const_logic_0) or (yOutStream_V_V_full_n = ap_const_logic_0) or (xOutStream_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            yOutStream_V_V_write <= ap_const_logic_1;
        else 
            yOutStream_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
