

================================================================
== Vitis HLS Report for 'tasi_metaLoader'
================================================================
* Date:           Sat Mar 18 14:38:44 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.027 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.600 ns|  9.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %tasi_meta2pkgPushCmd, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %tasi_meta2pkgPushCmd, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %tasi_meta2pkgPushCmd, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txApp2stateTable_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txApp2stateTable_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txApp2stateTable_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %txApp2txSar_upd_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %txApp2txSar_upd_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %txApp2txSar_upd_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txAppStream2event_mergeEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txAppStream2event_mergeEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txAppStream2event_mergeEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %txSar2txApp_upd_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %txSar2txApp_upd_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %txSar2txApp_upd_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %tasi_meta2pkgPushCmd, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %txSar2txApp_upd_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %txApp2txSar_upd_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txAppStream2event_mergeEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txApp2stateTable_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m_axis_tx_data_rsp, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_tx_data_req_metadata, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:39]   --->   Operation 31 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tai_state_load = load i1 %tai_state"   --->   Operation 32 'load' 'tai_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%len_V = load i16 %tasi_writeMeta_length_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:89]   --->   Operation 33 'load' 'len_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tai_state_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:57]   --->   Operation 34 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %s_axis_tx_data_req_metadata, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 35 'nbreadreq' 'tmp_i' <Predicate = (!tai_state_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %tmp_i, void %._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:60]   --->   Operation 36 'br' 'br_ln60' <Predicate = (!tai_state_load)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%s_axis_tx_data_req_metadata_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %s_axis_tx_data_req_metadata" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 37 'read' 's_axis_tx_data_req_metadata_read' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i32 %s_axis_tx_data_req_metadata_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 38 'trunc' 'trunc_ln144' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln144_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %s_axis_tx_data_req_metadata_read, i32 16, i32 31" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 39 'partselect' 'trunc_ln144_s' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144_s, i16 %tasi_writeMeta_length_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 40 'store' 'store_ln144' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %tai_state"   --->   Operation 41 'store' 'store_ln0' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln70 = br void %tasi_metaLoader.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:70]   --->   Operation 42 'br' 'br_ln70' <Predicate = (!tai_state_load)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_i_298 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i70P0A, i70 %txSar2txApp_upd_rsp, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 43 'nbreadreq' 'tmp_i_298' <Predicate = (tai_state_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 70> <Depth = 64> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %tmp_i_298, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:72]   --->   Operation 44 'br' 'br_ln72' <Predicate = (tai_state_load)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_5_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %stateTable2txApp_rsp, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 45 'nbreadreq' 'tmp_5_i' <Predicate = (tai_state_load & tmp_i_298)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %tmp_5_i, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:72]   --->   Operation 46 'br' 'br_ln72' <Predicate = (tai_state_load & tmp_i_298)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.16ns)   --->   "%state_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %stateTable2txApp_rsp" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 47 'read' 'state_5' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (1.06ns)   --->   "%txSar2txApp_upd_rsp_read = read i70 @_ssdm_op_Read.ap_fifo.volatile.i70P0A, i70 %txSar2txApp_upd_rsp" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 48 'read' 'txSar2txApp_upd_rsp_read' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 70> <Depth = 64> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%writeSar_ackd_V = partselect i18 @_ssdm_op_PartSelect.i18.i70.i32.i32, i70 %txSar2txApp_upd_rsp_read, i32 16, i32 33" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 49 'partselect' 'writeSar_ackd_V' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%writeSar_mempt_V = partselect i18 @_ssdm_op_PartSelect.i18.i70.i32.i32, i70 %txSar2txApp_upd_rsp_read, i32 34, i32 51" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 50 'partselect' 'writeSar_mempt_V' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%writeSar_min_window_V = partselect i18 @_ssdm_op_PartSelect.i18.i70.i32.i32, i70 %txSar2txApp_upd_rsp_read, i32 52, i32 69" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 51 'partselect' 'writeSar_min_window_V' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%usedLength = sub i18 %writeSar_mempt_V, i18 %writeSar_ackd_V"   --->   Operation 52 'sub' 'usedLength' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln86 = icmp_eq  i32 %state_5, i32 3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:86]   --->   Operation 53 'icmp' 'icmp_ln86' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:86]   --->   Operation 54 'br' 'br_ln86' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %tai_state"   --->   Operation 56 'store' 'store_ln0' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln123 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:123]   --->   Operation 57 'br' 'br_ln123' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln124 = br void %tasi_metaLoader.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:124]   --->   Operation 58 'br' 'br_ln124' <Predicate = (tai_state_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144, i16 %tasi_writeMeta_sessionID_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 59 'store' 'store_ln144' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln229 = sub i18 %writeSar_ackd_V, i18 %writeSar_mempt_V"   --->   Operation 60 'sub' 'sub_ln229' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%maxWriteLength = add i18 %sub_ln229, i18 262143"   --->   Operation 61 'add' 'maxWriteLength' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.69ns)   --->   "%icmp_ln1080 = icmp_ugt  i18 %writeSar_min_window_V, i18 %usedLength"   --->   Operation 62 'icmp' 'icmp_ln1080' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.79ns)   --->   "%usableWindow_V = sub i18 %writeSar_min_window_V, i18 %usedLength"   --->   Operation 63 'sub' 'usableWindow_V' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.29ns)   --->   "%usableWindow_V_1 = select i1 %icmp_ln1080, i18 %usableWindow_V, i18 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:81]   --->   Operation 64 'select' 'usableWindow_V_1' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1080 = zext i16 %len_V"   --->   Operation 65 'zext' 'zext_ln1080' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.69ns)   --->   "%icmp_ln1080_2 = icmp_ugt  i18 %zext_ln1080, i18 %maxWriteLength"   --->   Operation 66 'icmp' 'icmp_ln1080_2' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.69ns)   --->   "%icmp_ln1072 = icmp_ult  i18 %usableWindow_V_1, i18 %zext_ln1080"   --->   Operation 67 'icmp' 'icmp_ln1072' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.12ns)   --->   "%or_ln100 = or i1 %icmp_ln1080_2, i1 %icmp_ln1072" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:100]   --->   Operation 68 'or' 'or_ln100' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %or_ln100, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:100]   --->   Operation 69 'br' 'br_ln100' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 70 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %txApp2stateTable_req, i16 %trunc_ln144" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 70 'write' 'write_ln173' <Predicate = (!tai_state_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i16 %trunc_ln144" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 71 'zext' 'zext_ln173' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.13ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i35P0A, i35 %txApp2txSar_upd_req, i35 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 72 'write' 'write_ln173' <Predicate = (!tai_state_load & tmp_i)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 35> <Depth = 64> <FIFO>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln69 = br void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:69]   --->   Operation 73 'br' 'br_ln69' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_Val2_s = load i16 %tasi_writeMeta_sessionID_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:89]   --->   Operation 74 'load' 'p_Val2_s' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i13.i18.i16.i16, i13 4096, i18 %maxWriteLength, i16 %len_V, i16 %p_Val2_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 75 'bitconcatenate' 'or_ln' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & !icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln173_6 = zext i63 %or_ln" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 76 'zext' 'zext_ln173_6' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & !icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %m_axis_tx_data_rsp, i64 %zext_ln173_6" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 77 'write' 'write_ln173' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & !icmp_ln86)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln232 = trunc i16 %p_Val2_s"   --->   Operation 78 'trunc' 'trunc_ln232' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_52_i = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i12.i18.i16.i16, i12 %trunc_ln232, i18 %writeSar_mempt_V, i16 0, i16 %len_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 79 'bitconcatenate' 'tmp_52_i' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln173 = or i62 %tmp_52_i, i62 3229614080" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 80 'or' 'or_ln173' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln173_7 = zext i62 %or_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 81 'zext' 'zext_ln173_7' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i72P0A, i72 %tasi_meta2pkgPushCmd, i72 %zext_ln173_7" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 82 'write' 'write_ln173' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 72> <Depth = 128> <FIFO>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_53_i = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i18.i16.i16, i18 %maxWriteLength, i16 %len_V, i16 %p_Val2_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 83 'bitconcatenate' 'tmp_53_i' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln173_8 = zext i50 %tmp_53_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 84 'zext' 'zext_ln173_8' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %m_axis_tx_data_rsp, i64 %zext_ln173_8" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 85 'write' 'write_ln173' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln173_s = bitconcatenate i82 @_ssdm_op_BitConcatenate.i82.i16.i18.i16.i32, i16 %len_V, i18 %writeSar_mempt_V, i16 %p_Val2_s, i32 0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 86 'bitconcatenate' 'or_ln173_s' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln173_9 = zext i82 %or_ln173_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 87 'zext' 'zext_ln173_9' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.06ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i85P0A, i85 %txAppStream2event_mergeEvent, i85 %zext_ln173_9" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 88 'write' 'write_ln173' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 64> <FIFO>
ST_3 : Operation 89 [1/1] (0.79ns)   --->   "%add_ln223 = add i18 %writeSar_mempt_V, i18 %zext_ln1080"   --->   Operation 89 'add' 'add_ln223' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%p_10 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i1.i18.i16, i1 1, i18 %add_ln223, i16 %p_Val2_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 90 'bitconcatenate' 'p_10' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.13ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i35P0A, i35 %txApp2txSar_upd_req, i35 %p_10" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 91 'write' 'write_ln173' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 35> <Depth = 64> <FIFO>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i14.i18.i16.i16, i14 8192, i18 %usableWindow_V_1, i16 %len_V, i16 %p_Val2_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 92 'bitconcatenate' 'p_s' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & or_ln100)> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %m_axis_tx_data_rsp, i64 %p_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 93 'write' 'write_ln173' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & or_ln100)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 94 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %m_axis_tx_data_rsp, i64 %zext_ln173_6" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 94 'write' 'write_ln173' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & !icmp_ln86)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln91 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:91]   --->   Operation 95 'br' 'br_ln91' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & !icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 96 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %m_axis_tx_data_rsp, i64 %zext_ln173_8" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 96 'write' 'write_ln173' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 97 'br' 'br_ln0' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_4 : Operation 98 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %m_axis_tx_data_rsp, i64 %p_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 98 'write' 'write_ln173' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & or_ln100)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln106 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:106]   --->   Operation 99 'br' 'br_ln106' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & or_ln100)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 100 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 2.03ns
The critical path consists of the following:
	fifo read operation ('state', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'stateTable2txApp_rsp' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [65]  (1.17 ns)
	'icmp' operation ('icmp_ln86', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:86) [76]  (0.859 ns)

 <State 2>: 1.91ns
The critical path consists of the following:
	'sub' operation ('usableWindow.V') [74]  (0.797 ns)
	'select' operation ('usableWindow.V', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:81) [75]  (0.293 ns)
	'icmp' operation ('icmp_ln1072') [87]  (0.699 ns)
	'or' operation ('or_ln100', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:100) [88]  (0.122 ns)

 <State 3>: 1.93ns
The critical path consists of the following:
	'add' operation ('add_ln223') [102]  (0.797 ns)
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'txApp2txSar_upd_req' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [104]  (1.13 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
