$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst_n $end
  $var wire 1 % load $end
  $var wire 8 & parallel_in [7:0] $end
  $var wire 1 ' serial_out $end
  $scope module piso_register $end
   $var wire 32 ) WIDTH [31:0] $end
   $var wire 1 # clk $end
   $var wire 1 $ rst_n $end
   $var wire 1 % load $end
   $var wire 8 & parallel_in [7:0] $end
   $var wire 1 ' serial_out $end
   $var wire 8 ( shift_reg [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
b00000000 &
0'
b00000000 (
b00000000000000000000000000001000 )
#1
1#
#2
0#
1$
#3
1#
#4
0#
1%
b10100101 &
#5
1#
1'
b10100101 (
#6
0#
0%
#7
1#
0'
b01010010 (
#8
0#
#9
1#
1'
b00101001 (
#10
0#
#11
1#
0'
b00010100 (
#12
0#
#13
1#
b00001010 (
#14
0#
#15
1#
1'
b00000101 (
#16
0#
#17
1#
0'
b00000010 (
#18
0#
#19
1#
1'
b00000001 (
#20
0#
#21
1#
0'
b00000000 (
