@W: BN137 :"c:\users\hiperwall\desktop\microsemilab\calit2boardtest\hdl\top.v":33:4:33:5|Found combinational loop during mapping at net led1
@W: MO162 :"c:\users\hiperwall\desktop\microsemilab\calit2boardtest\hdl\top.v":21:7:21:9|Net led1 (in view: work.top(verilog)) resulted in a combinational loop around inverter led1_1[0] (in view: work.top(verilog)) 
@W: MO162 :"c:\users\hiperwall\desktop\microsemilab\calit2boardtest\hdl\top.v":21:7:21:9|Net led1 (in view: work.top(verilog)) resulted in a combinational loop around inverter led1_1[0] (in view: work.top(verilog)) 
