ARM GAS  /tmp/cc0yUrgI.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_GPIO_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB68:
  26              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  /tmp/cc0yUrgI.s 			page 2


  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c ****         * Free pins are configured automatically as Analog (this feature is enabled through
  42:Core/Src/gpio.c ****         * the Code Generation settings)
  43:Core/Src/gpio.c **** */
  44:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  45:Core/Src/gpio.c **** {
  27              		.loc 1 45 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 28
  34              		.cfi_offset 4, -28
  35              		.cfi_offset 5, -24
  36              		.cfi_offset 6, -20
  37              		.cfi_offset 7, -16
  38              		.cfi_offset 8, -12
  39              		.cfi_offset 9, -8
  40              		.cfi_offset 14, -4
  41 0004 89B0     		sub	sp, sp, #36
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 64
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  44              		.loc 1 47 3 view .LVU1
  45              		.loc 1 47 20 is_stmt 0 view .LVU2
  46 0006 0024     		movs	r4, #0
  47 0008 0494     		str	r4, [sp, #16]
  48 000a 0594     		str	r4, [sp, #20]
  49 000c 0694     		str	r4, [sp, #24]
  50 000e 0794     		str	r4, [sp, #28]
  48:Core/Src/gpio.c **** 
  49:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  51              		.loc 1 50 3 is_stmt 1 view .LVU3
  52              	.LBB2:
  53              		.loc 1 50 3 view .LVU4
  54              		.loc 1 50 3 view .LVU5
  55 0010 3D4B     		ldr	r3, .L3
  56 0012 9A69     		ldr	r2, [r3, #24]
  57 0014 42F01002 		orr	r2, r2, #16
  58 0018 9A61     		str	r2, [r3, #24]
  59              		.loc 1 50 3 view .LVU6
  60 001a 9A69     		ldr	r2, [r3, #24]
  61 001c 02F01002 		and	r2, r2, #16
  62 0020 0092     		str	r2, [sp]
  63              		.loc 1 50 3 view .LVU7
  64 0022 009A     		ldr	r2, [sp]
  65              	.LBE2:
ARM GAS  /tmp/cc0yUrgI.s 			page 3


  66              		.loc 1 50 3 view .LVU8
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  67              		.loc 1 51 3 view .LVU9
  68              	.LBB3:
  69              		.loc 1 51 3 view .LVU10
  70              		.loc 1 51 3 view .LVU11
  71 0024 9A69     		ldr	r2, [r3, #24]
  72 0026 42F02002 		orr	r2, r2, #32
  73 002a 9A61     		str	r2, [r3, #24]
  74              		.loc 1 51 3 view .LVU12
  75 002c 9A69     		ldr	r2, [r3, #24]
  76 002e 02F02002 		and	r2, r2, #32
  77 0032 0192     		str	r2, [sp, #4]
  78              		.loc 1 51 3 view .LVU13
  79 0034 019A     		ldr	r2, [sp, #4]
  80              	.LBE3:
  81              		.loc 1 51 3 view .LVU14
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 52 3 view .LVU15
  83              	.LBB4:
  84              		.loc 1 52 3 view .LVU16
  85              		.loc 1 52 3 view .LVU17
  86 0036 9A69     		ldr	r2, [r3, #24]
  87 0038 42F00402 		orr	r2, r2, #4
  88 003c 9A61     		str	r2, [r3, #24]
  89              		.loc 1 52 3 view .LVU18
  90 003e 9A69     		ldr	r2, [r3, #24]
  91 0040 02F00402 		and	r2, r2, #4
  92 0044 0292     		str	r2, [sp, #8]
  93              		.loc 1 52 3 view .LVU19
  94 0046 029A     		ldr	r2, [sp, #8]
  95              	.LBE4:
  96              		.loc 1 52 3 view .LVU20
  53:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  97              		.loc 1 53 3 view .LVU21
  98              	.LBB5:
  99              		.loc 1 53 3 view .LVU22
 100              		.loc 1 53 3 view .LVU23
 101 0048 9A69     		ldr	r2, [r3, #24]
 102 004a 42F00802 		orr	r2, r2, #8
 103 004e 9A61     		str	r2, [r3, #24]
 104              		.loc 1 53 3 view .LVU24
 105 0050 9B69     		ldr	r3, [r3, #24]
 106 0052 03F00803 		and	r3, r3, #8
 107 0056 0393     		str	r3, [sp, #12]
 108              		.loc 1 53 3 view .LVU25
 109 0058 039B     		ldr	r3, [sp, #12]
 110              	.LBE5:
 111              		.loc 1 53 3 view .LVU26
  54:Core/Src/gpio.c **** 
  55:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  56:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 112              		.loc 1 56 3 view .LVU27
 113 005a 2C4D     		ldr	r5, .L3+4
 114 005c 2246     		mov	r2, r4
 115 005e 1821     		movs	r1, #24
 116 0060 2846     		mov	r0, r5
ARM GAS  /tmp/cc0yUrgI.s 			page 4


 117 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 118              	.LVL0:
  57:Core/Src/gpio.c **** 
  58:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  59:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, OLED_Res_Pin|OLED_CS_Pin|OLED_DC_Pin, GPIO_PIN_RESET);
 119              		.loc 1 59 3 view .LVU28
 120 0066 2A4F     		ldr	r7, .L3+8
 121 0068 2246     		mov	r2, r4
 122 006a 4FF49851 		mov	r1, #4864
 123 006e 3846     		mov	r0, r7
 124 0070 FFF7FEFF 		bl	HAL_GPIO_WritePin
 125              	.LVL1:
  60:Core/Src/gpio.c **** 
  61:Core/Src/gpio.c ****   /*Configure GPIO pin : PC13 */
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 126              		.loc 1 62 3 view .LVU29
 127              		.loc 1 62 23 is_stmt 0 view .LVU30
 128 0074 4FF40053 		mov	r3, #8192
 129 0078 0493     		str	r3, [sp, #16]
  63:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 130              		.loc 1 63 3 is_stmt 1 view .LVU31
 131              		.loc 1 63 24 is_stmt 0 view .LVU32
 132 007a 4FF00308 		mov	r8, #3
 133 007e CDF81480 		str	r8, [sp, #20]
  64:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 134              		.loc 1 64 3 is_stmt 1 view .LVU33
 135 0082 04A9     		add	r1, sp, #16
 136 0084 2348     		ldr	r0, .L3+12
 137 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 138              	.LVL2:
  65:Core/Src/gpio.c **** 
  66:Core/Src/gpio.c ****   /*Configure GPIO pins : PA0 PA1 PA8 PA9
  67:Core/Src/gpio.c ****                            PA10 PA11 PA12 PA15 */
  68:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_8|GPIO_PIN_9
 139              		.loc 1 68 3 view .LVU34
 140              		.loc 1 68 23 is_stmt 0 view .LVU35
 141 008a 49F60373 		movw	r3, #40707
 142 008e 0493     		str	r3, [sp, #16]
  69:Core/Src/gpio.c ****                           |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  70:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 143              		.loc 1 70 3 is_stmt 1 view .LVU36
 144              		.loc 1 70 24 is_stmt 0 view .LVU37
 145 0090 CDF81480 		str	r8, [sp, #20]
  71:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 146              		.loc 1 71 3 is_stmt 1 view .LVU38
 147 0094 04A9     		add	r1, sp, #16
 148 0096 2846     		mov	r0, r5
 149 0098 FFF7FEFF 		bl	HAL_GPIO_Init
 150              	.LVL3:
  72:Core/Src/gpio.c **** 
  73:Core/Src/gpio.c ****   /*Configure GPIO pin : PA2 */
  74:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2;
 151              		.loc 1 74 3 view .LVU39
 152              		.loc 1 74 23 is_stmt 0 view .LVU40
 153 009c 0423     		movs	r3, #4
 154 009e 0493     		str	r3, [sp, #16]
  75:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
ARM GAS  /tmp/cc0yUrgI.s 			page 5


 155              		.loc 1 75 3 is_stmt 1 view .LVU41
 156              		.loc 1 75 24 is_stmt 0 view .LVU42
 157 00a0 1D4B     		ldr	r3, .L3+16
 158 00a2 0593     		str	r3, [sp, #20]
  76:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 159              		.loc 1 76 3 is_stmt 1 view .LVU43
 160              		.loc 1 76 24 is_stmt 0 view .LVU44
 161 00a4 0694     		str	r4, [sp, #24]
  77:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 162              		.loc 1 77 3 is_stmt 1 view .LVU45
 163 00a6 04A9     		add	r1, sp, #16
 164 00a8 2846     		mov	r0, r5
 165 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 166              	.LVL4:
  78:Core/Src/gpio.c **** 
  79:Core/Src/gpio.c ****   /*Configure GPIO pins : PA3 PA4 */
  80:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 167              		.loc 1 80 3 view .LVU46
 168              		.loc 1 80 23 is_stmt 0 view .LVU47
 169 00ae 1823     		movs	r3, #24
 170 00b0 0493     		str	r3, [sp, #16]
  81:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 171              		.loc 1 81 3 is_stmt 1 view .LVU48
 172              		.loc 1 81 24 is_stmt 0 view .LVU49
 173 00b2 0126     		movs	r6, #1
 174 00b4 0596     		str	r6, [sp, #20]
  82:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 175              		.loc 1 82 3 is_stmt 1 view .LVU50
 176              		.loc 1 82 24 is_stmt 0 view .LVU51
 177 00b6 0694     		str	r4, [sp, #24]
  83:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 178              		.loc 1 83 3 is_stmt 1 view .LVU52
 179              		.loc 1 83 25 is_stmt 0 view .LVU53
 180 00b8 4FF00209 		mov	r9, #2
 181 00bc CDF81C90 		str	r9, [sp, #28]
  84:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 182              		.loc 1 84 3 is_stmt 1 view .LVU54
 183 00c0 04A9     		add	r1, sp, #16
 184 00c2 2846     		mov	r0, r5
 185 00c4 FFF7FEFF 		bl	HAL_GPIO_Init
 186              	.LVL5:
  85:Core/Src/gpio.c **** 
  86:Core/Src/gpio.c ****   /*Configure GPIO pins : PB0 PB1 PB2 PB10
  87:Core/Src/gpio.c ****                            PB11 PB14 PB3 PB6
  88:Core/Src/gpio.c ****                            PB7 */
  89:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 187              		.loc 1 89 3 view .LVU55
 188              		.loc 1 89 23 is_stmt 0 view .LVU56
 189 00c8 44F6CF43 		movw	r3, #19663
 190 00cc 0493     		str	r3, [sp, #16]
  90:Core/Src/gpio.c ****                           |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_3|GPIO_PIN_6
  91:Core/Src/gpio.c ****                           |GPIO_PIN_7;
  92:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 191              		.loc 1 92 3 is_stmt 1 view .LVU57
 192              		.loc 1 92 24 is_stmt 0 view .LVU58
 193 00ce CDF81480 		str	r8, [sp, #20]
  93:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  /tmp/cc0yUrgI.s 			page 6


 194              		.loc 1 93 3 is_stmt 1 view .LVU59
 195 00d2 04A9     		add	r1, sp, #16
 196 00d4 3846     		mov	r0, r7
 197 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.LVL6:
  94:Core/Src/gpio.c **** 
  95:Core/Src/gpio.c ****   /*Configure GPIO pins : PBPin PBPin PBPin */
  96:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = OLED_Res_Pin|OLED_CS_Pin|OLED_DC_Pin;
 199              		.loc 1 96 3 view .LVU60
 200              		.loc 1 96 23 is_stmt 0 view .LVU61
 201 00da 4FF49853 		mov	r3, #4864
 202 00de 0493     		str	r3, [sp, #16]
  97:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 203              		.loc 1 97 3 is_stmt 1 view .LVU62
 204              		.loc 1 97 24 is_stmt 0 view .LVU63
 205 00e0 0596     		str	r6, [sp, #20]
  98:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 206              		.loc 1 98 3 is_stmt 1 view .LVU64
 207              		.loc 1 98 24 is_stmt 0 view .LVU65
 208 00e2 0694     		str	r4, [sp, #24]
  99:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 209              		.loc 1 99 3 is_stmt 1 view .LVU66
 210              		.loc 1 99 25 is_stmt 0 view .LVU67
 211 00e4 CDF81C90 		str	r9, [sp, #28]
 100:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 212              		.loc 1 100 3 is_stmt 1 view .LVU68
 213 00e8 04A9     		add	r1, sp, #16
 214 00ea 3846     		mov	r0, r7
 215 00ec FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL7:
 101:Core/Src/gpio.c **** 
 102:Core/Src/gpio.c ****   /* EXTI interrupt init*/
 103:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI2_IRQn, 1, 0);
 217              		.loc 1 103 3 view .LVU69
 218 00f0 2246     		mov	r2, r4
 219 00f2 3146     		mov	r1, r6
 220 00f4 0820     		movs	r0, #8
 221 00f6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 222              	.LVL8:
 104:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 223              		.loc 1 104 3 view .LVU70
 224 00fa 0820     		movs	r0, #8
 225 00fc FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 226              	.LVL9:
 105:Core/Src/gpio.c **** 
 106:Core/Src/gpio.c **** }
 227              		.loc 1 106 1 is_stmt 0 view .LVU71
 228 0100 09B0     		add	sp, sp, #36
 229              	.LCFI2:
 230              		.cfi_def_cfa_offset 28
 231              		@ sp needed
 232 0102 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 233              	.L4:
 234 0106 00BF     		.align	2
 235              	.L3:
 236 0108 00100240 		.word	1073876992
 237 010c 00080140 		.word	1073809408
ARM GAS  /tmp/cc0yUrgI.s 			page 7


 238 0110 000C0140 		.word	1073810432
 239 0114 00100140 		.word	1073811456
 240 0118 00002110 		.word	270598144
 241              		.cfi_endproc
 242              	.LFE68:
 244              		.text
 245              	.Letext0:
 246              		.file 2 "/home/seradya/toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_de
 247              		.file 3 "/home/seradya/toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint
 248              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 249              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 250              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/cc0yUrgI.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/cc0yUrgI.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cc0yUrgI.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cc0yUrgI.s:236    .text.MX_GPIO_Init:0000000000000108 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
