

================================================================
== Vitis HLS Report for 'circular_shift_reg'
================================================================
* Date:           Wed Jun  5 00:10:06 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m1
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.750 us|  0.750 us|   76|   76|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.23>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%din_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %din" [../src/shift_reg.cpp:5]   --->   Operation 77 'read' 'din_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%regs_wptr_V_load = load i5 %regs_wptr_V"   --->   Operation 78 'load' 'regs_wptr_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i5 %regs_wptr_V_load"   --->   Operation 79 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%regs_mem_V_addr = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587" [../src/./circular_shift.h:36]   --->   Operation 80 'getelementptr' 'regs_mem_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.23ns)   --->   "%store_ln36 = store i8 %din_read, i4 %regs_mem_V_addr" [../src/./circular_shift.h:36]   --->   Operation 81 'store' 'store_ln36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 2 <SV = 1> <Delay = 4.38>
ST_2 : Operation 82 [1/1] (0.78ns)   --->   "%add_ln885 = add i5 %regs_wptr_V_load, i5 1"   --->   Operation 82 'add' 'add_ln885' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.75ns)   --->   "%icmp_ln1064 = icmp_eq  i5 %add_ln885, i5 9"   --->   Operation 83 'icmp' 'icmp_ln1064' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.41ns)   --->   "%select_ln38 = select i1 %icmp_ln1064, i5 0, i5 %add_ln885" [../src/./circular_shift.h:38]   --->   Operation 84 'select' 'select_ln38' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%empty = trunc i5 %select_ln38" [../src/./circular_shift.h:38]   --->   Operation 85 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln38 = store i5 %select_ln38, i5 %regs_wptr_V" [../src/./circular_shift.h:38]   --->   Operation 86 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.78ns)   --->   "%add_ln70 = add i5 %select_ln38, i5 31"   --->   Operation 87 'add' 'add_ln70' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.79ns)   --->   "%add_ln1072 = add i4 %empty, i4 15"   --->   Operation 88 'add' 'add_ln1072' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln70, i32 4"   --->   Operation 89 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.35ns)   --->   "%xor_ln70 = xor i4 %empty, i4 8"   --->   Operation 90 'xor' 'xor_ln70' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.39ns)   --->   "%select_ln43 = select i1 %tmp, i4 %xor_ln70, i4 %add_ln1072" [../src/./circular_shift.h:43]   --->   Operation 91 'select' 'select_ln43' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i4 %select_ln43"   --->   Operation 92 'zext' 'zext_ln587_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%regs_mem_V_addr_1 = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587_1" [../src/./circular_shift.h:44]   --->   Operation 93 'getelementptr' 'regs_mem_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (1.23ns)   --->   "%regs_mem_V_load = load i4 %regs_mem_V_addr_1" [../src/./circular_shift.h:44]   --->   Operation 94 'load' 'regs_mem_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 2.82>
ST_3 : Operation 95 [1/2] (1.23ns)   --->   "%regs_mem_V_load = load i4 %regs_mem_V_addr_1" [../src/./circular_shift.h:44]   --->   Operation 95 'load' 'regs_mem_V_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln70_1 = add i5 %select_ln38, i5 30"   --->   Operation 96 'add' 'add_ln70_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln70_1, i32 4"   --->   Operation 97 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln43)   --->   "%select_ln43_1 = select i1 %tmp_1, i4 7, i4 14" [../src/./circular_shift.h:43]   --->   Operation 98 'select' 'select_ln43_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln43 = add i4 %empty, i4 %select_ln43_1" [../src/./circular_shift.h:43]   --->   Operation 99 'add' 'add_ln43' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i4 %add_ln43"   --->   Operation 100 'zext' 'zext_ln587_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%regs_mem_V_addr_2 = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587_2" [../src/./circular_shift.h:44]   --->   Operation 101 'getelementptr' 'regs_mem_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (1.23ns)   --->   "%regs_mem_V_load_1 = load i4 %regs_mem_V_addr_2" [../src/./circular_shift.h:44]   --->   Operation 102 'load' 'regs_mem_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 103 [1/1] (0.78ns)   --->   "%add_ln70_2 = add i5 %select_ln38, i5 29"   --->   Operation 103 'add' 'add_ln70_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln43_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln70_2, i32 4"   --->   Operation 104 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln43_1)   --->   "%select_ln43_2 = select i1 %tmp_2, i4 6, i4 13" [../src/./circular_shift.h:43]   --->   Operation 105 'select' 'select_ln43_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln43_1 = add i4 %empty, i4 %select_ln43_2" [../src/./circular_shift.h:43]   --->   Operation 106 'add' 'add_ln43_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln587_3 = zext i4 %add_ln43_1"   --->   Operation 107 'zext' 'zext_ln587_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%regs_mem_V_addr_3 = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587_3" [../src/./circular_shift.h:44]   --->   Operation 108 'getelementptr' 'regs_mem_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [2/2] (1.23ns)   --->   "%regs_mem_V_load_2 = load i4 %regs_mem_V_addr_3" [../src/./circular_shift.h:44]   --->   Operation 109 'load' 'regs_mem_V_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 2.82>
ST_4 : Operation 110 [1/2] (1.23ns)   --->   "%regs_mem_V_load_1 = load i4 %regs_mem_V_addr_2" [../src/./circular_shift.h:44]   --->   Operation 110 'load' 'regs_mem_V_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 111 [1/2] (1.23ns)   --->   "%regs_mem_V_load_2 = load i4 %regs_mem_V_addr_3" [../src/./circular_shift.h:44]   --->   Operation 111 'load' 'regs_mem_V_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 112 [1/1] (0.78ns)   --->   "%add_ln70_3 = add i5 %select_ln38, i5 28"   --->   Operation 112 'add' 'add_ln70_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln43_2)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln70_3, i32 4"   --->   Operation 113 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln43_2)   --->   "%select_ln43_3 = select i1 %tmp_3, i4 5, i4 12" [../src/./circular_shift.h:43]   --->   Operation 114 'select' 'select_ln43_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln43_2 = add i4 %empty, i4 %select_ln43_3" [../src/./circular_shift.h:43]   --->   Operation 115 'add' 'add_ln43_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln587_4 = zext i4 %add_ln43_2"   --->   Operation 116 'zext' 'zext_ln587_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%regs_mem_V_addr_4 = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587_4" [../src/./circular_shift.h:44]   --->   Operation 117 'getelementptr' 'regs_mem_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [2/2] (1.23ns)   --->   "%regs_mem_V_load_3 = load i4 %regs_mem_V_addr_4" [../src/./circular_shift.h:44]   --->   Operation 118 'load' 'regs_mem_V_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 119 [1/1] (0.78ns)   --->   "%add_ln70_4 = add i5 %select_ln38, i5 27"   --->   Operation 119 'add' 'add_ln70_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln43_3)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln70_4, i32 4"   --->   Operation 120 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln43_3)   --->   "%select_ln43_4 = select i1 %tmp_4, i4 4, i4 11" [../src/./circular_shift.h:43]   --->   Operation 121 'select' 'select_ln43_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln43_3 = add i4 %empty, i4 %select_ln43_4" [../src/./circular_shift.h:43]   --->   Operation 122 'add' 'add_ln43_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln587_5 = zext i4 %add_ln43_3"   --->   Operation 123 'zext' 'zext_ln587_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%regs_mem_V_addr_5 = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587_5" [../src/./circular_shift.h:44]   --->   Operation 124 'getelementptr' 'regs_mem_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (1.23ns)   --->   "%regs_mem_V_load_4 = load i4 %regs_mem_V_addr_5" [../src/./circular_shift.h:44]   --->   Operation 125 'load' 'regs_mem_V_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 2.82>
ST_5 : Operation 126 [1/2] (1.23ns)   --->   "%regs_mem_V_load_3 = load i4 %regs_mem_V_addr_4" [../src/./circular_shift.h:44]   --->   Operation 126 'load' 'regs_mem_V_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 127 [1/2] (1.23ns)   --->   "%regs_mem_V_load_4 = load i4 %regs_mem_V_addr_5" [../src/./circular_shift.h:44]   --->   Operation 127 'load' 'regs_mem_V_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 128 [1/1] (0.78ns)   --->   "%add_ln70_5 = add i5 %select_ln38, i5 26"   --->   Operation 128 'add' 'add_ln70_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln43_4)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln70_5, i32 4"   --->   Operation 129 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln43_4)   --->   "%select_ln43_5 = select i1 %tmp_5, i4 3, i4 10" [../src/./circular_shift.h:43]   --->   Operation 130 'select' 'select_ln43_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln43_4 = add i4 %empty, i4 %select_ln43_5" [../src/./circular_shift.h:43]   --->   Operation 131 'add' 'add_ln43_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln587_6 = zext i4 %add_ln43_4"   --->   Operation 132 'zext' 'zext_ln587_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%regs_mem_V_addr_6 = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587_6" [../src/./circular_shift.h:44]   --->   Operation 133 'getelementptr' 'regs_mem_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [2/2] (1.23ns)   --->   "%regs_mem_V_load_5 = load i4 %regs_mem_V_addr_6" [../src/./circular_shift.h:44]   --->   Operation 134 'load' 'regs_mem_V_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 135 [1/1] (0.78ns)   --->   "%add_ln70_6 = add i5 %select_ln38, i5 25"   --->   Operation 135 'add' 'add_ln70_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln43_5)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln70_6, i32 4"   --->   Operation 136 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln43_5)   --->   "%select_ln43_6 = select i1 %tmp_6, i4 2, i4 9" [../src/./circular_shift.h:43]   --->   Operation 137 'select' 'select_ln43_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln43_5 = add i4 %empty, i4 %select_ln43_6" [../src/./circular_shift.h:43]   --->   Operation 138 'add' 'add_ln43_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln587_7 = zext i4 %add_ln43_5"   --->   Operation 139 'zext' 'zext_ln587_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%regs_mem_V_addr_7 = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587_7" [../src/./circular_shift.h:44]   --->   Operation 140 'getelementptr' 'regs_mem_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [2/2] (1.23ns)   --->   "%regs_mem_V_load_6 = load i4 %regs_mem_V_addr_7" [../src/./circular_shift.h:44]   --->   Operation 141 'load' 'regs_mem_V_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 142 [1/1] (0.78ns)   --->   "%add_ln70_7 = add i5 %select_ln38, i5 24"   --->   Operation 142 'add' 'add_ln70_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln70_7, i32 4"   --->   Operation 143 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.79ns)   --->   "%add_ln70_8 = add i4 %empty, i4 1"   --->   Operation 144 'add' 'add_ln70_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.39ns)   --->   "%select_ln43_7 = select i1 %tmp_7, i4 %add_ln70_8, i4 %xor_ln70" [../src/./circular_shift.h:43]   --->   Operation 145 'select' 'select_ln43_7' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.78ns)   --->   "%add_ln70_9 = add i5 %select_ln38, i5 23"   --->   Operation 146 'add' 'add_ln70_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.79ns)   --->   "%add_ln1072_1 = add i4 %empty, i4 7"   --->   Operation 147 'add' 'add_ln1072_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln70_9, i32 4"   --->   Operation 148 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.39ns)   --->   "%select_ln43_8 = select i1 %tmp_8, i4 %empty, i4 %add_ln1072_1" [../src/./circular_shift.h:43]   --->   Operation 149 'select' 'select_ln43_8' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 150 [1/1] (1.00ns)   --->   "%dout_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %dout" [../src/shift_reg.cpp:5]   --->   Operation 150 'read' 'dout_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 151 [1/2] (1.23ns)   --->   "%regs_mem_V_load_5 = load i4 %regs_mem_V_addr_6" [../src/./circular_shift.h:44]   --->   Operation 151 'load' 'regs_mem_V_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 152 [1/2] (1.23ns)   --->   "%regs_mem_V_load_6 = load i4 %regs_mem_V_addr_7" [../src/./circular_shift.h:44]   --->   Operation 152 'load' 'regs_mem_V_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln587_8 = zext i4 %select_ln43_7"   --->   Operation 153 'zext' 'zext_ln587_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%regs_mem_V_addr_8 = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587_8" [../src/./circular_shift.h:44]   --->   Operation 154 'getelementptr' 'regs_mem_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [2/2] (1.23ns)   --->   "%regs_mem_V_load_7 = load i4 %regs_mem_V_addr_8" [../src/./circular_shift.h:44]   --->   Operation 155 'load' 'regs_mem_V_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln587_9 = zext i4 %select_ln43_8"   --->   Operation 156 'zext' 'zext_ln587_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%regs_mem_V_addr_9 = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587_9" [../src/./circular_shift.h:44]   --->   Operation 157 'getelementptr' 'regs_mem_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [2/2] (1.23ns)   --->   "%regs_mem_V_load_8 = load i4 %regs_mem_V_addr_9" [../src/./circular_shift.h:44]   --->   Operation 158 'load' 'regs_mem_V_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %dout_read, i32 4, i32 63" [../src/shift_reg.cpp:13]   --->   Operation 159 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 160 [1/2] (1.23ns)   --->   "%regs_mem_V_load_7 = load i4 %regs_mem_V_addr_8" [../src/./circular_shift.h:44]   --->   Operation 160 'load' 'regs_mem_V_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 161 [1/2] (1.23ns)   --->   "%regs_mem_V_load_8 = load i4 %regs_mem_V_addr_9" [../src/./circular_shift.h:44]   --->   Operation 161 'load' 'regs_mem_V_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i60 %trunc_ln" [../src/shift_reg.cpp:13]   --->   Operation 162 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln13" [../src/shift_reg.cpp:13]   --->   Operation 163 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (7.30ns)   --->   "%empty_15 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr, i32 1" [../src/shift_reg.cpp:13]   --->   Operation 164 'writereq' 'empty_15' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%or_ln13_7 = bitconcatenate i72 @_ssdm_op_BitConcatenate.i72.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %regs_mem_V_load_8, i8 %regs_mem_V_load_7, i8 %regs_mem_V_load_6, i8 %regs_mem_V_load_5, i8 %regs_mem_V_load_4, i8 %regs_mem_V_load_3, i8 %regs_mem_V_load_2, i8 %regs_mem_V_load_1, i8 %regs_mem_V_load" [../src/shift_reg.cpp:13]   --->   Operation 165 'bitconcatenate' 'or_ln13_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i72 %or_ln13_7" [../src/shift_reg.cpp:13]   --->   Operation 166 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (7.30ns)   --->   "%write_ln13 = write void @_ssdm_op_Write.m_axi.p1i128, i128 %gmem_addr, i128 %zext_ln13, i16 511" [../src/shift_reg.cpp:13]   --->   Operation 167 'write' 'write_ln13' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 168 [68/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 168 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 169 [67/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 169 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 170 [66/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 170 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 171 [65/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 171 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 172 [64/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 172 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 173 [63/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 173 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 174 [62/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 174 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 175 [61/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 175 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 176 [60/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 176 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 177 [59/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 177 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 178 [58/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 178 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 179 [57/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 179 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 180 [56/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 180 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 181 [55/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 181 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 182 [54/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 182 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 183 [53/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 183 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 184 [52/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 184 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 185 [51/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 185 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 186 [50/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 186 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 187 [49/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 187 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 188 [48/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 188 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 189 [47/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 189 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 190 [46/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 190 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 191 [45/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 191 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 192 [44/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 192 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 193 [43/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 193 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 194 [42/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 194 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 195 [41/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 195 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 196 [40/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 196 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 197 [39/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 197 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 198 [38/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 198 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 199 [37/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 199 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 200 [36/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 200 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 201 [35/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 201 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 202 [34/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 202 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 203 [33/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 203 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 204 [32/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 204 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 205 [31/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 205 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 206 [30/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 206 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 207 [29/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 207 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 208 [28/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 208 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 209 [27/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 209 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 210 [26/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 210 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 211 [25/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 211 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 212 [24/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 212 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 213 [23/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 213 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 214 [22/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 214 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 215 [21/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 215 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 216 [20/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 216 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 217 [19/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 217 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 218 [18/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 218 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 219 [17/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 219 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 220 [16/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 220 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 221 [15/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 221 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 222 [14/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 222 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 223 [13/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 223 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 224 [12/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 224 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 225 [11/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 225 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 226 [10/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 226 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 227 [9/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 227 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 228 [8/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 228 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 229 [7/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 229 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 230 [6/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 230 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 231 [5/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 231 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 232 [4/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 232 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 233 [3/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 233 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 234 [2/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 234 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 235 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 235 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 238 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem"   --->   Operation 238 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 239 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %din"   --->   Operation 239 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %din, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %din, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dout, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 243 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dout, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8"   --->   Operation 243 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 245 [1/1] (0.00ns)   --->   "%specmemcore_ln7 = specmemcore void @_ssdm_op_SpecMemCore, i8 %regs_mem_V, i64 666, i64 210, i64 18446744073709551615" [../src/shift_reg.cpp:7]   --->   Operation 245 'specmemcore' 'specmemcore_ln7' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 246 [1/68] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr" [../src/shift_reg.cpp:13]   --->   Operation 246 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 247 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [../src/shift_reg.cpp:18]   --->   Operation 247 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.24ns
The critical path consists of the following:
	wire read operation ('din_read', ../src/shift_reg.cpp:5) on port 'din' (../src/shift_reg.cpp:5) [17]  (1 ns)
	'store' operation ('store_ln36', ../src/./circular_shift.h:36) of variable 'din_read', ../src/shift_reg.cpp:5 on array 'regs_mem_V' [22]  (1.24 ns)

 <State 2>: 4.38ns
The critical path consists of the following:
	'add' operation ('add_ln885') [23]  (0.789 ns)
	'icmp' operation ('icmp_ln1064') [24]  (0.753 ns)
	'select' operation ('select_ln38', ../src/./circular_shift.h:38) [25]  (0.414 ns)
	'add' operation ('add_ln1072') [29]  (0.797 ns)
	'select' operation ('select_ln43', ../src/./circular_shift.h:43) [32]  (0.391 ns)
	'getelementptr' operation ('regs_mem_V_addr_1', ../src/./circular_shift.h:44) [34]  (0 ns)
	'load' operation ('regs_mem_V_load', ../src/./circular_shift.h:44) on array 'regs_mem_V' [35]  (1.24 ns)

 <State 3>: 2.82ns
The critical path consists of the following:
	'add' operation ('add_ln70_1') [36]  (0.789 ns)
	'select' operation ('select_ln43_1', ../src/./circular_shift.h:43) [38]  (0 ns)
	'add' operation ('add_ln43', ../src/./circular_shift.h:43) [39]  (0.797 ns)
	'getelementptr' operation ('regs_mem_V_addr_2', ../src/./circular_shift.h:44) [41]  (0 ns)
	'load' operation ('regs_mem_V_load_1', ../src/./circular_shift.h:44) on array 'regs_mem_V' [42]  (1.24 ns)

 <State 4>: 2.82ns
The critical path consists of the following:
	'add' operation ('add_ln70_3') [50]  (0.789 ns)
	'select' operation ('select_ln43_3', ../src/./circular_shift.h:43) [52]  (0 ns)
	'add' operation ('add_ln43_2', ../src/./circular_shift.h:43) [53]  (0.797 ns)
	'getelementptr' operation ('regs_mem_V_addr_4', ../src/./circular_shift.h:44) [55]  (0 ns)
	'load' operation ('regs_mem_V_load_3', ../src/./circular_shift.h:44) on array 'regs_mem_V' [56]  (1.24 ns)

 <State 5>: 2.82ns
The critical path consists of the following:
	'add' operation ('add_ln70_5') [64]  (0.789 ns)
	'select' operation ('select_ln43_5', ../src/./circular_shift.h:43) [66]  (0 ns)
	'add' operation ('add_ln43_4', ../src/./circular_shift.h:43) [67]  (0.797 ns)
	'getelementptr' operation ('regs_mem_V_addr_6', ../src/./circular_shift.h:44) [69]  (0 ns)
	'load' operation ('regs_mem_V_load_5', ../src/./circular_shift.h:44) on array 'regs_mem_V' [70]  (1.24 ns)

 <State 6>: 1.24ns
The critical path consists of the following:
	'load' operation ('regs_mem_V_load_5', ../src/./circular_shift.h:44) on array 'regs_mem_V' [70]  (1.24 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', ../src/shift_reg.cpp:13) [96]  (0 ns)
	bus request operation ('empty_15', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [97]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln13', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [98]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 73>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 75>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)

 <State 76>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_16', ../src/shift_reg.cpp:13) on port 'gmem' (../src/shift_reg.cpp:13) [99]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
