[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of CDCLVC1310RHBR production of TEXAS INSTRUMENTS from the text:CDCLVC1310\nwww.ti.com SCAS917E –JULY 2011 –REVISED JANUARY 2014\nTen-Output Low-Jitter Low-Power Clock Buffer andLevelTranslator\nCheck forSamples: CDCLVC1310\n1FEATURES APPLICATIONS\n•High-Performance Crystal Buffer With Ultralow •Wireless andWired Infrastructure\nNoise Floor of–169dBc/Hz •Networking andData Communications\n•Additive Phase Noise/Jitter Performance Is •Medical Imaging\n25fsRMS(Typ.)•Portable Test andMeasurement\n•Level Translation With 3.3-V or2.5-V Core and•High-End A/V3.3-V, 2.5-V, 1.8-V, or1.5-V Output Supply\n•Device inputs consist ofprimary, secondary, DESCRIPTION\nandcrystal inputs, andmanually selectableThe CDCLVC1310 isahighly versatile, low-jitter, low-\n(through pins) using theinput MUX. The power clock fanout buffer which candistribute toten\nprimary andsecondary inputs canaccept low-jitter LVCMOS clock outputs from one ofthree\nLVPECL, LVDS, HCSL, SSTL orLVCMOS inputs, whose primary and secondary inputs can\nfeature differential orsingle-ended signals andcrystal signals andcrystal input.\ninput. Such abuffer isgood foruse inavariety of–Crystal Frequencies Supported AreFrommobile and wired infrastructure, data communication,8MHz to50MHzcomputing, low-power medical imaging, and portable\n–Differential andSingle-Ended Input testandmeasurement applications. When theinput is\nFrequencies Supported Areupto200MHz anillegal level, theoutput isatadefined state. One\ncansetthecore to2.5Vor3.3V,and output to1.5 •10Single-Ended LVCMOS Outputs. The\nV,1.8V,2.5Vor3.3V.Pinprogramming easilyoutputs canoperate at1.5-V, 1.8-V, 2.5-V orconfigures the CDCLVC1310. The overall additive3.3-V Power-Supply Voltage.jitter performance is25 fsRMS (typical). The–LVCMOS Outputs Operate upto200MHzCDCLVC1310 comes inasmall 32-pin 5-mm ×5-mm\nQFN package. –Output Skew Is30ps(Typical)\n–Total Propagation Delay Is2ns(Typical)\n–Synchronous andGlitch-Free Output\nEnable IsAvailable\n•Offered inQFN-32 5-mm ×5-mm Package With\nIndustrial Temperature Range of–40°Cto85°C\n•Can Overdrive Crystal Input With LVCMOS\nSignal upto50MHz\n1\nPlease beaware thatanimportant notice concerning availability, standard warranty, anduseincritical applications of\nTexas Instruments semiconductor products anddisclaimers thereto appears attheendofthisdata sheet.\nPRODUCTION DATA information iscurrent asofpublication date. Copyright ©2011 –2014, Texas Instruments IncorporatedProducts conform tospecifications pertheterms oftheTexas\nInstruments standard warranty. Production processing does not\nnecessarily include testing ofallparameters.\nOutputInputXTALLVCMOS\nOSC\nOE Synch Control\nCDCLVC1310Differential/\nLVCMOSIN_SEL0/\nIN_SEL1\nvDD\nvDD\nCDCLVC1310\nSCAS917E –JULY 2011 –REVISED JANUARY 2014 www.ti.com\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\nBLOCK DIAGRAM\nFigure 1.High-Level Block Diagram ofCDCLVC1310\n2 Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated\nProduct Folder Links: CDCLVC1310\nP0048-18Y9 Y0\nGNDGND\n32\n931\n1030\n1129\n1228\n1327\n1426\n1525\n1624 1\n23 2\n22 3\n21 4\n20 5\n19 6\n18 7\n17 8VDDOOE\nY8IN_SEL0\nGNDIN_SEL1\nY7SEC_INP\nVDDOSEC_INN\nY6GND\nY5GND\nVDDO\nVDDY1\nXINGND\nXOUTY2\nPRI_INPVDDO\nPRI_INNY3\nGNDY4\nGNDThermal Pad\n CDCLVC1310\nwww.ti.com SCAS917E –JULY 2011 –REVISED JANUARY 2014\nPINOUT DIAGRAM\nCDCLVC1310\nRHB-32 Package\n(Top View)\nCopyright ©2011 –2014, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: CDCLVC1310\nCDCLVC1310\nSCAS917E –JULY 2011 –REVISED JANUARY 2014 www.ti.com\nPINFUNCTIONS\nPIN\nI/O TYPE DESCRIPTION\nNAME NO(s)\n4,9,15,\n16,21,GND PWR Analog Power-supply ground25,26,\n32\nIN_SEL0,30,29 I Digital Input-clock selection (pulldown of150kΩ)IN_SEL1\nOE 31 I Digital LVCMOS output enable (pulldown of150kΩ)\nInverting differential primary reference input, internally biased toVdd /2(pullup orPRI_INN 14 I Analogpulldown of150kΩ)\nPRI_INP 13 I Analog Non-inverting differential orsingle-ended primary reference input (pulldown of150kΩ)\nInverting differential secondary reference input, internally biased toVdd /2(pullup orSEC_INN 27 I Analogpulldown of150kΩ)\nSEC_INP 28 I Analog Non-inverting differential orsingle-ended secondary reference input (pulldown of150kΩ)\nVDD 10 PWR Analog Power-supply pins\n2,6,19,VDDO PWR Analog I/Opower-supply pins23\nXIN 11 I Analog Crystal-oscillator input orXTAL bypass mode\nXOUT 12 I Analog Crystal-oscillator output\nY0 1 O Analog LVCMOS output 0\nY1 3 O Analog LVCMOS output 1\nY2 5 O Analog LVCMOS output 2\nY3 7 O Analog LVCMOS output 3\nY4 8 O Analog LVCMOS output 4\nY5 17 O Analog LVCMOS output 5\nY6 18 O Analog LVCMOS output 6\nY7 20 O Analog LVCMOS output 7\nY8 22 O Analog LVCMOS output 8\nY9 24 O Analog LVCMOS output 9\nTable 1.Input Selection\nIN_SEL1 IN_SEL0 INPUT CHOSEN\n0 0 PRI_IN\n0 1 SEC_IN\n1 0 XTAL oroverdrive(1)\n1 1 XTAL bypass(2)\n(1) This mode isforXTAL input oroverdrive ofXTAL oscillator with\nLVCMOS input. Forcharacteristics; seeLVCMOS OUTPUT\nCHARACTERISTICS .\n(2) This mode isonly XTAL bypass. Forcharacteristics, seeLVCMOS\nOUTPUT CHARACTERISTICS .\nTable 2.INPUT/OUTPUT OPERATION(1)\nINPUT STATE OUTPUT STATE\nPRI_INx, SEC_INx open Logic LOW\nPRI_INP, SEC_INP =HIGH,Logic HIGHPRI_INN, SEC_INN =LOW\nPRI_INP, SEC_INP =LOW,Logic LOWPRI_INN, SEC_INN =HIGH\n(1) Device must have switching edge toobtain output states.\n4 Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated\nProduct Folder Links: CDCLVC1310\nCDCLVC1310\nwww.ti.com SCAS917E –JULY 2011 –REVISED JANUARY 2014\nTable 3.OEFunction\nOE Yx\n0 High-impedance\n1 Enabled\nABSOLUTE MAXIMUM RATINGS(1)\nover operating free-air temperature range (unless otherwise noted)\nVALUE UNIT\nVDD,Supply-voltage range –0.5to4.6 VVDDO\nVIN Input-voltage range –0.5toVDD +0.5 V\nVOUT Output-voltage range –0.5toVDDO +0.5 V\nIIN Input current ±20 V\nIOUT Output current ±50 V\nTstg Storage-temperature range –65to150 °C\nTJ Junction temperature 125 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\nRECOMMENDED OPERATING CONDITIONS\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\n3.135 3.3 3.465\n2.375 2.5 2.625\nVDDO Output supply voltage V\n1.6 1.8 2\n1.35 1.5 1.65\n3.135 3.3 3.465\nVDD Core supply voltage V\n2.375 2.5 2.625\nIOH High-level output current, LVCMOS –24 mA\nIOL Low-level output current, LVCMOS 24 mA\nTA Ambient temperature –40 85 °C\nCopyright ©2011 –2014, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: CDCLVC1310\nCDCLVC1310\nSCAS917E –JULY 2011 –REVISED JANUARY 2014 www.ti.com\nTHERMAL INFORMATION\nCDCLVC1310\nTHERMAL METRIC(1)RHB UNIT\n32PINS\nθJA Junction-to-ambient thermal resistance(2)41.7 °C/W\nθJCtop Junction-to-case (top) thermal resistance(3)34.1 °C/W\nθJB Junction-to-board thermal resistance(4)14.4 °C/W\nψJT Junction-to-top characterization parameter(5)0.9 °C/W\nψJB Junction-to-board characterization parameter(6)14.4 °C/W\nθJCbot Junction-to-case (bottom) thermal resistance(7)6.2 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n(2) Thejunction-to-ambient thermal resistance under natural convection isobtained inasimulation onaJEDEC-standard, high-K board, as\nspecified inJESD51-7, inanenvironment described inJESD51-2a.\n(3) Thejunction-to-case (top) thermal resistance isobtained bysimulating acold plate testonthepackage top.Nospecific JEDEC-\nstandard testexists, butaclose description canbefound intheANSI SEMI standard G30-88.\n(4) Thejunction-to-board thermal resistance isobtained bysimulating inanenvironment with aringcold plate fixture tocontrol thePCB\ntemperature, asdescribed inJESD51-8.\n(5) Thejunction-to-top characterization parameter, ψJT,estimates thejunction temperature ofadevice inarealsystem andisextracted\nfrom thesimulation data forobtaining θJA,using aprocedure described inJESD51-2a (sections 6and7).\n(6) Thejunction-to-board characterization parameter, ψJB,estimates thejunction temperature ofadevice inarealsystem andisextracted\nfrom thesimulation data forobtaining θJA,using aprocedure described inJESD51-2a (sections 6and7).\n(7) Thejunction-to-case (bottom) thermal resistance isobtained bysimulating acold plate testontheexposed (power) pad. Nospecific\nJEDEC standard testexists, butaclose description canbefound intheANSI SEMI standard G30-88.\nSpacer\nINPUT CHARACTERISTICS\nover recommended ranges ofsupply voltage (VDDO≤VDD), load andambient temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nDCCharacteristic (OE, IN_SEL0, IN_SEL1, PRI_IN, SEC_IN)\nIIH Input high current VDD =3.465 V,VIH=3.465 V 40 µA\nIIL Input lowcurrent VDD =3.465 V,VIL=0V –40 µA\nΔV/ΔT Input edge rate 20%–80% 2 V/ns\nRPullup/down Pullup orpulldown resistance 150 kΩ\nCIN Input capacitance 2 pF\nSingle-Ended DCCharacteristic (PRI_INP, SEC_INP)(1)\nVDD =3.3V±5% 2 VDD +0.3\nVIH Input high voltage V\nVDD =2.5V±5% 1.6 VDD +0.3\nVDD =3.3V±5% –0.3 1.3\nVIL Input lowvoltage V\nVDD =2.5V±5% –0.3 0.9\nSingle-Ended DCCharacteristic (OE, IN_SEL0, IN_SEL1)\nVIH Input high voltage 0.7×VDD V\nVIL Input lowvoltage 0.3×VDD V\nDifferential DCCharacteristic (PRI_IN, SEC_IN)\nVI,DIFF Differential input voltage swing(2)0.15 1.3 V\nVICM Input common-mode voltage(3)0.5 VDD –0.85 V\nACCharacteristic (PRI_IN, SEC_IN)\nfIN Input frequency DC 200 MHz\nidc Input duty cycle 40% 60%\n(1) PRI/SEC_INN biased toVDD /2\n(2) VILshould notbeless than –0.3V\n(3) Input common-mode voltage isdefined asVIH(see Figure 19).\n6 Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated\nProduct Folder Links: CDCLVC1310\nCDCLVC1310\nwww.ti.com SCAS917E –JULY 2011 –REVISED JANUARY 2014\nCRYSTAL CHARACTERISTICS\nover recommended ranges ofsupply voltage, load andambient temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nEquivalent series resistance (ESR) 50 Ω\nMaximum shunt capacitance 7 pF\nDrive level 100 µW\nCRYSTAL OSCILLATOR CHARACTERISTICS\nover recommended ranges ofsupply voltage, load andambient temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nMode ofoscillation Fundamental\nFrequency 8 50 MHz\nFrequency inoverdrive mode(1)50 MHz\nFrequency inbypass mode(2)50 MHz\nOn-chip load capacitance 12 pF\n(1) Input signal swing (max) =2V;input signal tr(max) =10ns;tf(max) =10ns;functional, butdevice may notmeed acparameters.\n(2) Input signal swing (max) =VDD;input signal tr(max) =10ns;tf(max) =10ns;functional, butdevice may notmeed acparameters.\nLVCMOS OUTPUT CHARACTERISTICS\nover recommended ranges ofsupply voltage (VDDO≤VDD), load (50ΩtoVDDO/2), andambient temperature (unless\notherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfOUT 200 MHz\n0.8*VDDO =3.135 Vto3.465 VVDDO\n0.8*VDDO =2.375 Vto2.625 VVDDO\nVOH Output high voltage V\n0.7*VDDO =1.6Vto2VVDDO\n0.7*VDDO =1.35 Vto1.65 VVDDO\n0.2*VDDO =3.135 Vto3.465 VVDDO\n0.2*VDDO =2.375 Vto2.625 VVDDO\nVOL Output lowvoltage V\n0.3*VDDO =1.6Vto2VVDDO\n0.3*VDDO =1.35 Vto1.65 VVDDO\nVDDO =3.3V 15\nVDDO =2.5V 20\nROUT Output impedance Ω\nVDDO =1.8V 25\nVDDO =1.5V 30\nVDDO=3.3V +/-5%,20% to80% 5.6 7.3 9.0\nVDDO=2.5V +/-5%,20% to80% 3.9 4.8 5.4\ntSLEW-RATE Output slew rate, rising andfalling V/ns\nVDDO=1.8V +/-200mV, 20% to80% 1.6 2.1 2.5\nVDDO=1.5V +/-150mV, 20% to80% 0.9 1.2 1.4\ntSK Output skew 30 50 ps\ntSK,PP Part-to-part skew(1)2 ns\n(1) Calculation forpart-to-part skew isthedifference between thefastest andtheslowest tpdacross multiple devices.\nCopyright ©2011 –2014, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: CDCLVC1310\nCDCLVC1310\nSCAS917E –JULY 2011 –REVISED JANUARY 2014 www.ti.com\nLVCMOS OUTPUT CHARACTERISTICS (continued)\nover recommended ranges ofsupply voltage (VDDO≤VDD), load (50ΩtoVDDO/2), andambient temperature (unless\notherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVDD =3.3V±5%,1.5 1.95 4.0VDDO =1.35 VtoVDD\ntDELAY Output frequency ns\nVDD =2.5V±5%,1.8 2.4 4.4VDDO =1.35 VtoVDD\nSingle-ended input, VDD =3.3V,25VDDO =3.3V\nSingle-ended input, VDD =2.5Vor\n3.3V,VDDO =1.5V,1.8V,or2.5V, 30\nfIN/OUT =125MHz\ntRJIT System-level additive jitter(2)fS,RMS\nDifferential input, VDD =3.3V,30VDDO =3.3V\nDifferential input, VDD =2.5Vor\n3.3V,VDDO =1.5V,1.8V,or2.5V, 30\nfIN/OUT =125MHz\n10-kHz offset(3)–145\n100-kHz offset(3)–156\n1-MHz offset(3)–163\n10-MHz offset(3)–164\n20-MHz offset(3)–164\nNF Noise floor dBc/Hz\n10-kHz offset(4)–145\n100-kHz offset(4)–155\n1-MHz offset(4)–160\n10-MHz offset(4)–161\n20-MHz offset(4)–162\nodc Output duty cycle fIN/OUT =125MHz, idc=50%(5)45% 55%\ntEN Output enable ordisable time 2 Cycle\nMUX ISOLATION MUX isolation(6)125MHz 55 dB\n(2) Integration range: 12kHz–20MHz; input source seetheSystem-Level Additive-Jitter Measurement section\n(3) Single-ended input, fIN/OUT =125MHz, VDD =VDDO =3.3V\n(4) Differential input, fIN/OUT =125MHz, VDD =VDDO =3.3V\n(5) Stable VIH,VIL,andVCM\n(6) See Figure 18.\n8 Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated\nProduct Folder Links: CDCLVC1310\nCDCLVC1310\nwww.ti.com SCAS917E –JULY 2011 –REVISED JANUARY 2014\nPHASE NOISE WITH XTAL(1)SELECTED\nVDD =VDDO =2.5Vor3.3V,fXTAL=25MHz, TA=25°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIB=12kHzto5MHz, VDD =VDDO =3.3V 80\nJrms RMS phase jitter fsrms\nIB=12kHzto5MHz, VDD =VDDO =2.5V 115\nfoffset =100Hz,VDD =VDDO =3.3V –92\nfoffset =1kHz, VDD =VDDO =3.3V –137\nfoffset =10kHz, VDD =VDDO =3.3V –163\nfoffset =100kHz, VDD =VDDO =3.3V –168\nfoffset =1MHz, VDD =VDDO =3.3V –168\nfoffset =5MHz, VDD =VDDO =3.3V –169\nPN Phase noise (see Figure 15) dBc/Hz\nfoffset =100Hz,VDD =VDDO =2.5V –91\nfoffset =1kHz, VDD =VDDO =2.5V –136\nfoffset =10kHz, VDD =VDDO =2.5V –159\nfoffset =100kHz, VDD =VDDO =2.5V –164\nfoffset =1MHz, VDD =VDDO =2.5V –165\nfoffset =5MHz, VDD =VDDO =2.5V –165\n(1) Crystal specification: CL=18pF;ESR =35Ω(max); C0=7pF;drive level =100µW(max)\nDEVICE CURRENT CONSUMPTION\nover recommended ranges ofsupply voltage, load andambient temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nOVERALL PARAMETERS FOR ALL VERSIONS\nOE=0VorVDD;\nRef. input (PRI/SEC) =0VorVDD; 14\nIO=0mA; VDD/VDDO=3.3V\nIDD Static device current(1)mA\nOE=0VorVDD;\nRef. input (PRI/SEC) =0VorVDD; 8\nIO=0mA; VDD/VDDO=2.5V\nDevice current with XTALIDD,XTAL 20 mAinput(1)\nVDDO =3.465 V;f=100MHz 8.8\nVDDO =2.625 V;f=100MHz 7.7 Power dissipation capacitanceCPD pFperoutput(2)VDDO =2V;f=100MHz 7.3\nVDDO =1.65 V;f=100MHz 6.9\n(1) IDDandIDD,XTAL isthecurrent through VDD;outputs enabled orinthehigh-impedance state; noload.\n(2) This istheformula forthepower dissipation calculation (see thePower Considerations section)\nIDD,Total =IDD+IDD,Cload +IDD,dyn [mA]\nIDD,dyn =CPD×VDDO×f×n[mA]\nIDD,Cload =Cload×VDDO×f×n[mA]\nn=Number ofswitching output pins\nCopyright ©2011 –2014, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: CDCLVC1310\nVDDVDD\nVDD\nR = 125 /c87\nZ = 50o/c87\nZ = 50o/c87\nR = 84 /c87 R = 84 /c87R = 125 /c87\nLVPECL\noutputx_INP\nx_INN\nVDDVDD\nZo\nClock generator:VDD\nRs\nZ + R = 50o s/c87R = 1 k /c87\nR = 1 k /c87R = 100 /c87\nR = 100 /c87 C = 0.1 F /c109x_INP\nx_INNZ = 50o/c87\nLVCMOS\noutput\nR=50 from\nmeasurement\nequipment/c87+ VDDO/2\n– VDDO/2Z = 50O /c87\nCDCLVC1310\nSCAS917E –JULY 2011 –REVISED JANUARY 2014 www.ti.com\nTEST CONFIGURATIONS\nFigure 2through Figure 8illustrate how tosetupthedevice foravariety oftestconfigurations.\nFigure 2.LVCMOS Output DCConfiguration; Test Load Circuit\nFigure 3.LVCMOS Input DCConfiguration During Device Test\nFigure 4.LVPECL Input Configuration During Device Test\n10 Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated\nProduct Folder Links: CDCLVC1310\nVDD VDD\nZ = 50o/c87\nZ = 50o/c87R = 100 /c87LVD\noutputx_INP\nx_INN\nVDD VDD\nZ = 50o/c87\nZ = 50o/c87\nR = 50 /c87 R = 50 /c87HCSL\noutputR = 33 /c87\nR = 33 /c87x_INP\nx_INN\nVDD VDD\nZ = 50o/c87\nZ = 50o/c87\nR = 50 /c87 R = 50 /c87LVPECL\noutput\nR = 50 /c87x_INP\nx_INN\n CDCLVC1310\nwww.ti.com SCAS917E –JULY 2011 –REVISED JANUARY 2014\nFigure 5.LVPECL Input Configuration During Device Test\nFigure 6.HCSL Input Configuration During Device Test\nFigure 7.LVDS Input Configuration During Device Test\nCopyright ©2011 –2014, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: CDCLVC1310\nVDDVDD\nVDD\nR = 120 /c87\nZ = 60o/c87\nZ = 60o/c87\nR = 120 /c87 R = 120 /c87R = 120 /c87\nSSTL\noutputx_INP\nx_INN\nCDCLVC1310\nSCAS917E –JULY 2011 –REVISED JANUARY 2014 www.ti.com\nFigure 8.SSTL Input Configuration During Device Test\n12 Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated\nProduct Folder Links: CDCLVC1310\nDifferential\nLVCMOS\nLVCMOSLVCMOS\ntPD\ntSKPRI_IN/SEC_IN\nPRI_IN/SEC_IN (N)\nPRI_IN/SEC_IN (P)\nYx\nYy\nYx VOUT\ntR tF80%\n20%0V\nLVC1310\noutputVDDO\nZ = 50O /c87 LVCMOS\ninput\n10 pFR 35 , 30 , 20 , 10\n(V = 3.3 V, 2.5 V, 1.8 V, 1.5 V)S\nDDO/c187 /c87 /c87 /c87 /c87\n CDCLVC1310\nwww.ti.com SCAS917E –JULY 2011 –REVISED JANUARY 2014\nAPPLICATION INFORMATION\nTypical Application Load\nFigure 9.LVCMOS Output DCConfiguration: Typical Application Load\nParameter Measurement Information\nFigure 10.LVCMOS Output Voltage, andRise andFallTimes\nFigure 11.Differential andSingle-Ended Output Skew andPropagation Delay\nCrystal Oscillator Input\nThe crystal oscillator circuit ischaracterized with 18-pF parallel-resonant crystals. Choices ofC1andC2were to\nminimize theppm error. Optional resistor ROPTIONAL limits thedrive level oftheoscillator circuit.\nCopyright ©2011 –2014, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: CDCLVC1310\nVDD\nRINT\nClock Generator:VDD\nXIN\nXOUTRs\nR + R = 50INT s/c87R = 1001 /c87\nC = 0.1 F /c109Z = 50o/c87\nR = 1002 /c87\nCrystal C1\nC2XIN\nXOUTROPTIONAL\nCDCLVC1310\nSCAS917E –JULY 2011 –REVISED JANUARY 2014 www.ti.com\nFigure 12.Crystal Reference Input\nThe input XIN can accept single-ended LVCMOS signals intwoconfigurations. Itispossible tooverdrive the\noscillator stage ortouseapure LVCMOS input (see Table 1).Ifoverdriving theoscillator stage, itisnecessary\ntoac-couple theinput with acapacitor (see Figure 13).Otherwise, ifselecting thebypass, there isno\nrequirement foracoupling capacitor. Additional measurements andinformation about crystal oscillator input and\nlimiting thedrive level areavailable intheapplications report Crystal Oscillator Performance oftheCDCLVC1310\n(SCAA119 ).\nNOTE\nIfusing theoverdrive orbypass mode, thedevice isfunctional, butmay notmeet itsac\nparameters.\nFigure 13.Single-Ended Crystal Input\nPhase-Noise Performance\nThe CDCLVC1310 provides ultralow phase-noise outputs (noise floor =–170 dBc/Hz) ifithas anattached\ncrystal. Figure 14shows thephase-noise plotoftheCDCLVC1310 with a25-MHz crystal atVDD=VDDO=3.3V\nandroom temperature.\n14 Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated\nProduct Folder Links: CDCLVC1310\nCDCLVC1310\nwww.ti.com SCAS917E –JULY 2011 –REVISED JANUARY 2014\nFigure 14.Phase-Noise Profile With 25-MHz Crystal atNominal Conditions\nSystem-Level Additive-Jitter Measurement\nForhigh-performance devices, limitations oftheequipment influence phase-noise measurements. Thenoise floor\noftheequipment often exceeds thenoise floor ofthedevice. The realnoise floor ofthedevice isprobably lower\n(see LVCMOS Output Characteristics ).Phase noise isinfluenced bytheinput source and themeasurement\nequipment. Additional measurements and information about system-level additive jitter and noise floor are\navailable intheapplications report Phase Noise Performance ofCDCLVC1310 (SCAA115 ).\nCopyright ©2011 –2014, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: CDCLVC1310\nDifferential Input\nSE Input\nOutput Enable OE\nOutput Yx\nt1 t2X_INPX_INN\nX_INP\nCDCLVC1310\nSCAS917E –JULY 2011 –REVISED JANUARY 2014 www.ti.com\nFigure 15.Input Phase Noise (179.4 fs,Light Blue) andOutput Phase Noise (180 fs,Dark Blue)\nOutput Enable\nPulling OEtoLOW (t1),forces theoutputs tothehigh-impedance state after thenext falling edge oftheinput\nsignal (t2).Theoutputs remain inthehigh-impedance state aslong asOEisLOW (see Figure 16).\nFigure 16.OE:Disable Outputs\n16 Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated\nProduct Folder Links: CDCLVC1310\nMUX isolationYx, if MUX selects active input signal\nYx, if MUX selects static input signal\nFrequency [MHz] fcarrierAmplitude [dB]\nDifferential input\nSE input\nOutput enable OE\nOutput Yx\nt3 t4orX_INP\nX_INN\nX_INP\n CDCLVC1310\nwww.ti.com SCAS917E –JULY 2011 –REVISED JANUARY 2014\nIftheoutputs areinthehigh-impedance state, pulling OEtoHIGH forces alloutputs LOW asynchronously (t3).\nWithin twoclock cycles (maximum), theoutputs start switching again (t4),after afalling edge oftheinput signal\n(see Figure 17).\nFigure 17.OE:Enable Outputs\nIftheoutputs are inthehigh-impedance state and theinput isstatic (no clock signal), OE works fully\nasynchronously. Atransition ofOEfrom LOW toHIGH forces theoutputs toLOW. Atransition from HIGH to\nLOW does notforce tothehigh-impedance state again. Therefore, astate change requires afalling edge ofthe\ninput signal (see Figure 16).\nMUX Isolation\nThe definition ofMUX isolation isthedifference inoutput amplitude (dB) between anactive and astatic input\nsignal.\nFigure 18.Output Spectrum ofanActive andaStatic Input Signal\nCopyright ©2011 –2014, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: CDCLVC1310\nVI,DIFF\nVICM= VIH\nVCMVDD\nX_INN\nX_INP\nGND\nCDCLVC1310\nSCAS917E –JULY 2011 –REVISED JANUARY 2014 www.ti.com\nDifferential Input Level\nNOTE: Thecalculation forVCM is:VCM=VDD–VICM–VI,DIFF /2\nFigure 19.Differential Input Level\nPower Considerations\nThe following power consideration refers tothedevice-consumed power consumption only. The device power\nconsumption isthesum ofstatic power and dynamic power. The dynamic power usage consists oftwo\ncomponents:\n•Power used bythedevice asitswitches states\n•Power required tocharge anyoutput load\nThe output load can becapacitive-only orcapacitive and resistive. Use thefollowing formula tocalculate the\npower consumption ofthedevice:\nPDev=Pstat+Pdyn+PCload (see Figure 20andFigure 21)\nPstat=IDD×VDD\nPdyn+PCload =(IDD,dyn +IDD,Cload )×VDDO\nwhere:\nIDD,dyn =CPD×VDDO×f×n[mA] (see Figure 22)\nIDD,Cload =Cload×VDDO×f×n[mA]\nExample forpower consumption oftheCDCLVC1310: 10outputs areswitching, f=100MHz, VDD=VDDO=3.3\nVandassuming Cload=2pFperoutput:\nPDev=46.2 mW +117.5 mW =163.7 mW\nPstat=14mA×3.3V=46.2 mW\nPdyn+PCload =(29mA+6.6mA) x3.3V=117.5 mW\nIDD,dyn =8.8pF×3.3V×100MHz ×10=29mA\nIDD,Cload =2pF×3.3Vx100MHz ×10=6.6mA\nNOTE\nFor dimensioning thepower supply, consider thetotal power consumption. The total\npower consumption isthesum ofdevice power consumption andthepower consumption\noftheload.\n18 Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated\nProduct Folder Links: CDCLVC1310\n0123456\n0 20 40 60 80 100 120 140 160 180 200\nf − Clock Frequency (MHz)Idyn − Dynamic Supply Current (mA)VDDO=3.465V\nVDDO=2.625V\nVDDO=2.0V\nVDDO=1.65V\n46810121416\n0 20 40 60 80 100 120 140 160 180 200Pstat + Pdyn + PCload2pF\nPstat + Pdyn + PCload8pF\nf − Clock Frequency (MHz)Device Power Consumption (mW)VDD=VDDO=2.625V\n CDCLVC1310\nwww.ti.com SCAS917E –JULY 2011 –REVISED JANUARY 2014\nFigure 20.Device Power Consumption versus Figure 21.Device Power Consumption versus\nClock Frequency (VDD =VDDO =3.465 V;Load Clock Frequency (VDD =VDDO =2.625 V;Load\n2pF,8pF;perOutput) 2pF,8pF;perOutput)\nFigure 22.Dynamic Supply Current versus Clock Frequency (per Output)\nCopyright ©2011 –2014, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: CDCLVC1310\n3.0 mm\n(min)\n0.7 mm\n(typ)0.3 mm\n(typ)\nCDCLVC1310\nSCAS917E –JULY 2011 –REVISED JANUARY 2014 www.ti.com\nThermal Management\nPower consumption oftheCDCLVC1310 canbehigh enough torequire attention tothermal management. For\nreliability andperformance reasons, limit thedietemperature toamaximum of125°C.That is,asanestimate, TA\n(ambient temperature) plus device power consumption timesθJAshould notexceed 125°C.\nThe device package hasanexposed pad that provides theprimary heat removal path aswell asanelectrical\ngrounding totheprinted circuit board (PCB). Tomaximize theremoval ofheat from thepackage, incorporate a\nthermal landing pattern including multiple vias toaground plane onthePCB within thefootprint ofthepackage.\nSolder theexposed pad down toensure adequate heat conduction outofthepackage. Figure 23shows a\nrecommended land andviapattern.\nFigure 23.Recommended PCB Layout forCDCLVC1310\n20 Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated\nProduct Folder Links: CDCLVC1310\nFerrite BeadBoard\nSupplyVDDChip\nSupply\nC\n1 µFC\n10 µF6 xC\n0.1 µF\n CDCLVC1310\nwww.ti.com SCAS917E –JULY 2011 –REVISED JANUARY 2014\nPower-Supply Filtering\nHigh-performance clock buffers aresensitive tonoise onthepower supply, which candramatically increase the\nadditive jitter ofthebuffer. Thus, itisessential toreduce noise from thesystem power supply, especially when\njitter orphase noise isvery critical toapplications.\nUse offilter capacitors eliminates thelow-frequency noise from power supply, where thebypass capacitors\nprovide thevery low-impedance path forhigh-frequency noise and guard thepower-supply system against\ninduced fluctuations. Thebypass capacitors also provide instantaneous current surges asrequired bythedevice,\nand should have lowESR. Tousethebypass capacitors properly, place them very close tothepower supply\npins and layouttraces with short loops tominimize inductance. TIrecommends toadding asmany high-\nfrequency (for example, 0.1-µF)bypass capacitors asthere are supply pins inthepackage. There isa\nrecommendation, butnotarequirement, toinsert aferrite bead between theboard power supply and thechip\npower supply toisolate thehigh-frequency switching noises generated bytheclock driver, preventing them from\nleaking into theboard supply. Choosing anappropriate ferrite bead with very lowdcresistance isimportant,\nbecause itisimperative toprovide adequate isolation between theboard supply and thechip supply, and to\nmaintain avoltage atthesupply pins thatisgreater than theminimum voltage required forproper operation.\nFigure 24.Power-Supply Decoupling\nCopyright ©2011 –2014, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: CDCLVC1310\nCDCLVC1310\nSCAS917E –JULY 2011 –REVISED JANUARY 2014 www.ti.com\nREVISION HISTORY\nChanges from Revision D(July 2013) toRevision E Page\n•Changed VOHinLVCMOS OUTPUT CHARACTERISTICS ................................................................................................. 7\n•Changed VOLinLVCMOS OUTPUT CHARACTERISTICS .................................................................................................. 7\n•Changed tSLEW-RATE inLVCMOS OUTPUT CHARACTERISTICS ......................................................................................... 7\nChanges from Revision C(October 2012) toRevision D Page\n•Changed tDELAY inLVCMOS OUTPUT CHARACTERISTICS .............................................................................................. 8\nChanges from Revision B(February 2012) toRevision C Page\n•Changed unitforphase jitter from picosecond tofemtosecond ........................................................................................... 9\n•Revised Figure 3................................................................................................................................................................. 10\n•Revised Figure 4................................................................................................................................................................. 10\n•Revised Figure 5................................................................................................................................................................. 11\n•Revised Figure 6................................................................................................................................................................. 11\n•Revised Figure 8................................................................................................................................................................. 12\n•Added reference toapplication report SCAA119 ................................................................................................................ 14\n22 Submit Documentation Feedback Copyright ©2011 –2014, Texas Instruments Incorporated\nProduct Folder Links: CDCLVC1310\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nCDCLVC1310RHBR ACTIVE VQFN RHB 323000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 CDCLVC\n1310\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nCDCLVC1310RHBR VQFN RHB 323000 330.0 12.4 5.35.31.18.012.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 5-May-2017\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nCDCLVC1310RHBR VQFN RHB 323000 367.0 367.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 5-May-2017\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RHB 32\nPLASTIC QUAD FLATPACK - NO LEAD 5 x 5, 0.5 mm pitch\n4224745/A\n\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES  TECHNICAL  AND  RELIABILITY  DATA  (INCLUDING  DATASHEETS),  DESIGN  RESOURCES  (INCLUDING  REFERENCE  \nDESIGNS),  APPLICATION  OR OTHER  DESIGN  ADVICE,  WEB  TOOLS,  SAFETY  INFORMATION,  AND  OTHER  RESOURCES  “AS IS” \nAND  WITH  ALL FAULTS,  AND  DISCLAIMS  ALL WARRANTIES,  EXPRESS  AND  IMPLIED,  INCLUDING  WITHOUT  LIMITATION  ANY \nIMPLIED  WARRANTIES  OF MERCHANTABILITY,  FITNESS  FOR  A PARTICULAR  PURPOSE  OR NON-INFRINGEMENT  OF THIRD  \nPARTY  INTELLECTUAL  PROPERTY  RIGHTS.\nThese  resources  are intended  for skilled  developers  designing  with TI products.  You are solely  responsible  for (1) selecting  the appropriate  \nTI products  for your application,  (2) designing,  validating  and testing  your application,  and (3) ensuring  your application  meets  applicable  \nstandards,  and any other  safety,  security,  or other  requirements.  These  resources  are subject  to change  without  notice.  TI grants  you \npermission  to use these  resources  only for development  of an application  that uses the TI products  described  in the resource.  Other  \nreproduction  and display  of these  resources  is prohibited.  No license  is granted  to any other  TI intellectual  property  right or to any third \nparty  intellectual  property  right.  TI disclaims  responsibility  for, and you will fully indemnify  TI and its representatives  against,  any claims,  \ndamages,  costs,  losses,  and liabilities  arising  out of your use of these  resources.\nTI’s products  are provided  subject  to TI’s Terms  of Sale (www.ti.com/legal/termsofsale.html ) or other  applicable  terms  available  either  on \nti.com  or provided  in conjunction  with such TI products.  TI’s provision  of these  resources  does not expand  or otherwise  alter TI’s applicable  \nwarranties  or warranty  disclaimers  for TI products.\nMailing  Address:  Texas  Instruments,  Post Office  Box 655303,  Dallas,  Texas  75265\nCopyright  © 2020 , Texas  Instruments  Incorporated\n'}]
!==============================================================================!
### Component Summary: CDCLVC1310RHBR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Core Supply Voltage (VDD): 2.5V or 3.3V
  - Output Supply Voltage (VDDO): 1.5V, 1.8V, 2.5V, or 3.3V

- **Current Ratings:**
  - High-level output current (IOH): 24 mA
  - Low-level output current (IOL): 24 mA
  - Static device current (IDD): 14 mA (VDD = 3.3V), 8 mA (VDD = 2.5V)

- **Power Consumption:**
  - Power dissipation capacitance (CPD): 7.3 pF per output (at VDDO = 2V, f = 100MHz)
  - Total power consumption example: 163.7 mW (with 10 outputs switching at 100MHz)

- **Operating Temperature Range:**
  - -40°C to 85°C

- **Package Type:**
  - VQFN (RHB) 32-pin, 5mm x 5mm

- **Special Features or Notes:**
  - Low-jitter performance with additive phase noise of 25 fs RMS (typical)
  - Supports multiple input types: LVPECL, LVDS, HCSL, SSTL, and LVCMOS
  - Crystal frequencies supported from 8 MHz to 50 MHz
  - Synchronous and glitch-free output enable
  - MUX isolation of 55 dB at 125 MHz

- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

**Description:**
The CDCLVC1310 is a high-performance, low-jitter, low-power clock buffer and level translator designed to distribute clock signals to multiple outputs. It features ten outputs and can accept various input types, including differential and single-ended signals. The device is particularly noted for its low noise floor and excellent phase noise performance, making it suitable for high-frequency applications.

**Typical Applications:**
- **Wireless and Wired Infrastructure:** Used in communication systems to manage clock signals effectively.
- **Networking and Data Communications:** Ideal for routers, switches, and other networking equipment requiring precise clock distribution.
- **Medical Imaging:** Utilized in imaging systems where timing accuracy is critical.
- **Portable Test and Measurement Equipment:** Employed in devices that require reliable clock signals for accurate measurements.
- **High-End Audio/Video Systems:** Ensures synchronization of audio and video signals for optimal performance.

This component is well-suited for applications where low jitter and high signal integrity are paramount, making it a valuable choice for engineers designing advanced electronic systems.