<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ns3slcdtest.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lcdtest_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ns3plcdtest_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ns3slcdtest.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ns3slcdtest.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ns3slcdtest.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ns3slcdtest.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ns3slcdtest.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ns3slcdtest.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ns3slcdtest.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ns3slcdtest.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ns3slcdtest.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ns3slcdtest.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ns3slcdtest.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ns3slcdtest.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ns3slcdtest.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ns3slcdtest.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ns3slcdtest.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ns3slcdtest.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ns3slcdtest.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ns3slcdtest.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ns3slcdtest.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ns3slcdtest.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ns3slcdtest.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ns3slcdtest.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ns3slcdtest.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ns3slcdtest_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ns3slcdtest_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ns3slcdtest_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ns3slcdtest_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ns3slcdtest_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ns3slcdtest_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ns3slcdtest_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ns3slcdtest_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ns3slcdtest_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ns3slcdtest_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ns3slcdtest_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ns3slcdtest_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ns3slcdtest_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ns3slcdtest_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ns3slcdtest_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1342105800" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1342105800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1342105800" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6105703410137023823" xil_pn:start_ts="1342105800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1342105800" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2682958397601121442" xil_pn:start_ts="1342105800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1342105800" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1342105800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1342105800" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="9217245925006802961" xil_pn:start_ts="1342105800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1346713364" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1346713364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1346713364" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8626619946127592408" xil_pn:start_ts="1346713364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369168195" xil_pn:in_ck="7367858292798590158" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5987386118985772653" xil_pn:start_ts="1369168178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ns3slcdtest.lso"/>
      <outfile xil_pn:name="ns3slcdtest.ngc"/>
      <outfile xil_pn:name="ns3slcdtest.ngr"/>
      <outfile xil_pn:name="ns3slcdtest.prj"/>
      <outfile xil_pn:name="ns3slcdtest.stx"/>
      <outfile xil_pn:name="ns3slcdtest.syr"/>
      <outfile xil_pn:name="ns3slcdtest.xst"/>
      <outfile xil_pn:name="ns3slcdtest_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1346761913" xil_pn:in_ck="1018563964293455942" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5813315477710635716" xil_pn:start_ts="1346761913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369168201" xil_pn:in_ck="7073245409370751814" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6433431870497630687" xil_pn:start_ts="1369168195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ns3slcdtest.bld"/>
      <outfile xil_pn:name="ns3slcdtest.ngd"/>
      <outfile xil_pn:name="ns3slcdtest_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1369168212" xil_pn:in_ck="-5899495281251456729" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4231579789682791685" xil_pn:start_ts="1369168201">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ns3slcdtest.pcf"/>
      <outfile xil_pn:name="ns3slcdtest_map.map"/>
      <outfile xil_pn:name="ns3slcdtest_map.mrp"/>
      <outfile xil_pn:name="ns3slcdtest_map.ncd"/>
      <outfile xil_pn:name="ns3slcdtest_map.ngm"/>
      <outfile xil_pn:name="ns3slcdtest_map.xrpt"/>
      <outfile xil_pn:name="ns3slcdtest_summary.xml"/>
      <outfile xil_pn:name="ns3slcdtest_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1369168228" xil_pn:in_ck="-8358561639402424032" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1369168212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ns3slcdtest.ncd"/>
      <outfile xil_pn:name="ns3slcdtest.pad"/>
      <outfile xil_pn:name="ns3slcdtest.par"/>
      <outfile xil_pn:name="ns3slcdtest.ptwx"/>
      <outfile xil_pn:name="ns3slcdtest.unroutes"/>
      <outfile xil_pn:name="ns3slcdtest.xpi"/>
      <outfile xil_pn:name="ns3slcdtest_pad.csv"/>
      <outfile xil_pn:name="ns3slcdtest_pad.txt"/>
      <outfile xil_pn:name="ns3slcdtest_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1369168244" xil_pn:in_ck="1018563964293448317" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1369168228">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ns3slcdtest.bgn"/>
      <outfile xil_pn:name="ns3slcdtest.bit"/>
      <outfile xil_pn:name="ns3slcdtest.drc"/>
      <outfile xil_pn:name="ns3slcdtest.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1369168228" xil_pn:in_ck="-9044922974108229341" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-1758799009971969896" xil_pn:start_ts="1369168223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ns3slcdtest.twr"/>
      <outfile xil_pn:name="ns3slcdtest.twx"/>
    </transform>
  </transforms>

</generated_project>
