# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../my_RISC-V.srcs/sources_1/imports/NJH/fndController.v" \

sv xil_defaultlib  \
"../../../../my_RISC-V.srcs/sources_1/new/GN_FND.sv" \
"../../../../my_RISC-V.srcs/sim_1/new/tb_fndControlloer_APB_Periph.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
