INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Test/display/display.sim/sim_1/impl/timing/xsim/display_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-311] analyzing module seg7_0
INFO: [VRFC 10-311] analyzing module seg7_1
INFO: [VRFC 10-311] analyzing module seg7_2
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Test/display/display.srcs/sources_1/new/display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
WARNING: [VRFC 10-3609] overwriting previous definition of module 'display' [F:/Test/display/display.srcs/sources_1/new/display.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Test/display/display.srcs/sources_1/new/seg7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
WARNING: [VRFC 10-3609] overwriting previous definition of module 'seg7' [F:/Test/display/display.srcs/sources_1/new/seg7.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Test/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_tb
