
\begin{rSection}{Awards and Honors}
\begin{tabbing}
\hspace{4.55in}\= \hspace{1.95in}\= \kill
George J. Heuer, Jr. Ph.D. Endowed Graduate Fellowship Fund \> UT-Austin \> 2018 \\
3rd-Place Winner of Intern Showcase Presentation \> Xilinx \> 2018 \\
1st-Place Winner of Clock-Aware FPGA Placement Contest \> ISPD \> 2017 \\
1st-Place Winner of Routability-Driven FPGA Placement Contest \> ISPD \> 2016 \\
A. Richard Newton Young Student Fellow \> DAC \> 2016 \\
Graduation with Honor, College Graduate Excellence Award of Shanghai \> SJTU \> 2013 \\
Excellent Bachelor Dissertation Award (Top 39/3900+) \> SJTU \> 2013 \\
Toshiba Electronics Scholarship \> SJTU \> 2012 \\

\end{tabbing}
\end{rSection}

