Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct 21 22:43:03 2021
| Host         : LAPTOP-CCFS063F running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tftg256-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 102
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-2  | Critical Warning | Invalid primary clock source pin                   | 3          |
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 3          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 4          |
| TIMING-7  | Critical Warning | No common node between related clocks              | 4          |
| TIMING-8  | Critical Warning | No common period between related clocks            | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 3          |
| SYNTH-6   | Warning          | Timing of a RAM block might be sub-optimal         | 8          |
| TIMING-18 | Warning          | Missing input or output delay                      | 76         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock cpuclk is created on an inappropriate pin counter_reg[0]/Q. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-2#2 Critical Warning
Invalid primary clock source pin  
A primary clock segclk is created on an inappropriate pin counter_reg[16]/Q. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-2#3 Critical Warning
Invalid primary clock source pin  
A primary clock uartclk is created on an inappropriate pin uart/tx/uartClk_reg/Q. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock cpuclk is defined downstream of clock clk and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock segclk is defined downstream of clock clk and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#3 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock uartclk is defined downstream of clock cpuclk and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks cpuclk and clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cpuclk] -to [get_clocks clk]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks cpuclk and uartclk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cpuclk] -to [get_clocks uartclk]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks segclk and clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks segclk] -to [get_clocks clk]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks uartclk and cpuclk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks uartclk] -to [get_clocks cpuclk]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks cpuclk and clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cpuclk] -to [get_clocks clk]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks cpuclk and uartclk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cpuclk] -to [get_clocks uartclk]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks segclk and clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks segclk] -to [get_clocks clk]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks uartclk and cpuclk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks uartclk] -to [get_clocks cpuclk]
Related violations: <none>

TIMING-8#1 Critical Warning
No common period between related clocks  
The clocks segclk and clk are found related (timed together) but have no common (expandable) period
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell cpu/regs/reg_file[1][31]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/PRE,
uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/PRE,
uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg1_reg/PRE
uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST,
uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gsfl.empty_q_reg/PRE
uart/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gsfl.empty_user_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) uart/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance imem/idata_reg_0, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#2 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance imem/idata_reg_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#3 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance imem/idata_reg_2, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#4 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance imem/idata_reg_3, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#5 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance imem/idata_reg_4, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#6 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance imem/idata_reg_5, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#7 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance imem/idata_reg_6, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#8 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance imem/idata_reg_7, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on io_button[0] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on io_button[1] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on io_button[2] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on io_button[3] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on io_button[4] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on irst relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw[10] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw[11] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sw[12] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sw[13] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sw[14] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on sw[15] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on sw[16] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on sw[17] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on sw[18] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on sw[19] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on sw[20] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on sw[21] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on sw[22] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on sw[23] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on sw[4] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on sw[5] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on sw[6] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on sw[7] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on sw[8] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on sw[9] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on usb_rx relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) segclk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) segclk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) segclk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) segclk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on dp relative to clock(s) cpuclk, segclk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on io_led[0] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on io_led[10] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on io_led[11] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on io_led[12] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on io_led[13] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on io_led[14] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on io_led[15] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on io_led[16] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on io_led[17] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on io_led[18] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on io_led[19] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on io_led[1] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on io_led[20] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on io_led[21] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on io_led[22] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on io_led[23] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on io_led[2] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on io_led[3] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on io_led[4] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on io_led[5] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on io_led[6] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on io_led[7] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on io_led[8] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on io_led[9] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) cpuclk
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to clock(s) cpuclk, segclk
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to clock(s) cpuclk, segclk
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to clock(s) cpuclk, segclk
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to clock(s) cpuclk, segclk
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to clock(s) cpuclk, segclk
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to clock(s) cpuclk, segclk
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to clock(s) cpuclk, segclk
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on usb_tx relative to clock(s) uartclk
Related violations: <none>


