EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# BAV99-Diode
#
DEF BAV99-Diode D 0 40 Y N 2 F N
F0 "D" 0 100 50 H V C CNN
F1 "BAV99-Diode" 0 -100 50 H V C CNN
F2 "Package_TO_SOT_SMD:SOT-23" 0 -150 50 H I C CNN
F3 "" 0 100 50 H I C CNN
$FPLIST
 SOT?23*
$ENDFPLIST
DRAW
P 2 0 1 6 -50 50 -50 -50 N
P 2 0 1 0 50 0 -50 0 N
P 2 0 1 0 50 50 50 -50 N
P 3 0 1 0 50 50 -50 0 50 -50 N
X A 1 150 0 100 L 50 50 1 1 P
X K 3 -150 0 100 R 50 50 1 1 P
X K 2 -150 0 100 R 50 50 2 1 P
X A 3 150 0 100 L 50 50 2 1 P
ENDDRAW
ENDDEF
#
# STM32F765ZGT6-ETH1CSMU1
#
DEF STM32F765ZGT6-ETH1CSMU1 U 0 40 Y Y 1 F N
F0 "U" -5450 3900 50 H V C CNN
F1 "STM32F765ZGT6-ETH1CSMU1" 5150 3900 50 H V C CNN
F2 "" 15900 1500 50 H I C CNN
F3 "" 15900 1500 50 H I C CNN
DRAW
S -5500 3850 5500 -3850 0 1 0 f
X PE2,TRACECLK,SPI4_SCK,SAI1_MCLK_A,QUADSPI_BK1_IO2,ETH_MII_TXD3,FMC_A23,EVENTOUT 1 5700 150 200 L 50 50 0 0 B
X PF0,I2C2_SDA,FMC_A0,EVENTOUT 10 -5700 3450 200 R 50 50 0 0 B
X PA8,MCO1,TIM1_CH1,TIM8_BKIN2,I2C3_SCL,USART1_CK,OTG_FS_SOF,CAN3_RX,UART7_RX,LCD_B3,LCD_R6,EVENTOUT 100 -5700 950 200 R 50 50 0 0 B
X PA9,TIM1_CH2,I2C3_SMBA,SPI2_SCK,I2S2_CK,USART1_TX,DCMI_D0,LCD_R5,EVENTOUT,OTG_FS_VBUS 101 -5700 850 200 R 50 50 0 0 B
X PA10,TIM1_CH3,USART1_RX,LCD_B4,OTG_FS_ID,MDIOS_MDIO,DCMI_D1,LCD_B1,EVENTOUT 102 -5700 750 200 R 50 50 0 0 B
X PA11,TIM1_CH4,SPI2_NSS,I2S2_WS,UART4_RX,USART1_CTS,CAN1_RX,OTG_FS_DM,LCD_R4,EVENTOUT 103 -5700 650 200 R 50 50 0 0 B
X PA12,TIM1_ETR,SPI2_SCK,I2S2_CK,UART4_TX,USART1_RTS,SAI2_FS_B,CAN1_TX,OTG_FS_DP,LCD_R5,EVENTOUT 104 -5700 550 200 R 50 50 0 0 B
X PA13,JTMS-SWDIO,EVENTOUT 105 -5700 450 200 R 50 50 0 0 B
X VCAP_2 106 -5700 -2950 200 R 50 50 0 0 P
X VSS 107 400 -4050 200 U 50 50 0 0 P
X VDD 108 -400 4050 200 D 50 50 0 0 W
X PA14,JTCK-SWCLK,EVENTOUT 109 -5700 350 200 R 50 50 0 0 B
X PF1,I2C2_SCL,FMC_A1,EVENTOUT 11 -5700 3350 200 R 50 50 0 0 B
X PA15,JTDI,TIM2_CH1,TIM2_ETR,HDMI_CEC,SPI1_NSS,I2S1_WS,SPI3_NSS,I2S3_WS,SPI6_NSS,UART4_RTS,CAN3_TX,UART7_TX,EVENTOUT 110 -5700 250 200 R 50 50 0 0 B
X PC10,DFSDM1_CKIN5,SPI3_SCK,I2S3_CK,USART3_TX,UART4_TX,QUADSPI_BK1_IO1,SDMMC1_D2,DCMI_D8,LCD_R2,EVENTOUT 111 -5700 -950 200 R 50 50 0 0 B
X PC11,DFSDM1_DATIN5,SPI3_MISO,USART3_RX,UART4_RX,QUADSPI_BK2_NCS,SDMMC1_D3,DCMI_D4,EVENTOUT 112 -5700 -1050 200 R 50 50 0 0 B
X PC12,TRACED3,SPI3_MOSI,I2S3_SD,USART3_CK,UART5_TX,SDMMC1_CK,DCMI_D9,EVENTOUT 113 -5700 -1150 200 R 50 50 0 0 B
X PD0,DFSDM1_CKIN6,DFSDM1_DATIN7,UART4_RX,CAN1_RX,FMC_D2,EVENTOUT 114 5700 2050 200 L 50 50 0 0 B
X PD1,DFSDM1_DATIN6,DFSDM1_CKIN7,UART4_TX,CAN1_TX,FMC_D3,EVENTOUT 115 5700 1950 200 L 50 50 0 0 B
X PD2,TRACED2,TIM3_ETR,UART5_RX,SDMMC1_CMD,DCMI_D11,EVENTOUT 116 5700 1850 200 L 50 50 0 0 B
X PD3,DFSDM1_CKOUT,SPI2_SCK,I2S2_CK,DFSDM1_DATIN0,USART2_CTS,FMC_CLK,DCMI_D5,LCD_G7,EVENTOUT 117 5700 1750 200 L 50 50 0 0 B
X PD4,DFSDM1_CKIN0,USART2_RTS,FMC_NOE,EVENTOUT 118 5700 1650 200 L 50 50 0 0 B
X PD5,USART2_TX,FMC_NWE,EVENTOUT 119 5700 1550 200 L 50 50 0 0 B
X PF2,I2C2_SMBA,FMC_A2,EVENTOUT 12 -5700 3250 200 R 50 50 0 0 B
X VSS 120 600 -4050 200 U 50 50 0 0 P
X VDDSDMMC 121 -600 4050 200 D 50 50 0 0 W
X PD6,DFSDM1_CKIN4,SPI3_MOSI,I2S3_SD,SAI1_SD_A,USART2_RX,DFSDM1_DATIN1,SDMMC2_CK,FMC_NWAIT,DCMI_D10,LCD_B2,EVENTOUT 122 5700 1450 200 L 50 50 0 0 B
X PD7,DFSDM1_DATIN4,SPI1_MOSI,I2S1_SD,DFSDM1_CKIN1,USART2_CK,SPDIF_RX0,SDMMC2_CMD,FMC_NE1,EVENTOUT 123 5700 1350 200 L 50 50 0 0 B
X PG9,SPI1_MISO,SPDIF_RX3,USART6_RX,QUADSPI_BK2_IO2,SAI2_FS_B,SDMMC2_D0,FMC_NE2,FMC_NCE,DCMI_VSYNC,EVENTOUT 124 5700 2850 200 L 50 50 0 0 B
X PG10,SPI1_NSS,I2S1_WS,LCD_G3,SAI2_SD_B,SDMMC2_D1,FMC_NE3,DCMI_D2,LCD_B2,EVENTOUT 125 5700 2750 200 L 50 50 0 0 B
X PG11,SPI1_SCK,I2S1_CK,SPDIF_RX0,SDMMC2_D2,ETH_MII_TX_EN,ETH_RMII_TX_EN,DCMI_D3,LCD_B3,EVENTOUT 126 5700 2650 200 L 50 50 0 0 B
X PG12,LPTIM1_IN1,SPI6_MISO,SPDIF_RX1,USART6_RTS,LCD_B4,SDMMC2_D3,FMC_NE4,LCD_B1,EVENTOUT 127 5700 2550 200 L 50 50 0 0 B
X PG13,TRACED0,LPTIM1_OUT,SPI6_SCK,USART6_CTS,ETH_MII_TXD0,ETH_RMII_TXD0,FMC_A24,LCD_R0,EVENTOUT 128 5700 2450 200 L 50 50 0 0 B
X PG14,TRACED1,LPTIM1_ETR,SPI6_MOSI,USART6_TX,QUADSPI_BK2_IO3,ETH_MII_TXD1,ETH_RMII_TXD1,FMC_A25,LCD_B0,EVENTOUT 129 5700 2350 200 L 50 50 0 0 B
X PF3,FMC_A3,EVENTOUT,ADC3_IN9 13 -5700 3150 200 R 50 50 0 0 B
X VSS 130 800 -4050 200 U 50 50 0 0 P
X VDD 131 -800 4050 200 D 50 50 0 0 W
X PG15,USART6_CTS,FMC_SDNCAS,DCMI_D13,EVENTOUT 132 5700 2250 200 L 50 50 0 0 B
X PB3,JTDO,TRACESWO,TIM2_CH2,SPI1_SCK,I2S1_CK,SPI3_SCK,I2S3_CK,SPI6_SCK,SDMMC2_D2,CAN3_RX,UART7_RX,EVENTOUT 133 5700 -1650 200 L 50 50 0 0 B
X PB4,NJTRST,TIM3_CH1,SPI1_MISO,SPI3_MISO,SPI2_NSS,I2S2_WS,SPI6_MISO,SDMMC2_D3,CAN3_TX,UART7_TX,EVENTOUT 134 5700 -1750 200 L 50 50 0 0 B
X PB5,UART5_RX,TIM3_CH2,I2C1_SMBA,SPI1_MOSI,I2S1_SD,SPI3_MOSI,I2S3_SD,SPI6_MOSI,CAN2_RX,OTG_HS_ULPI_D7,ETH_PPS_OUT,FMC_SDCKE1,DCMI_D10,LCD_G7,EVENTOUT 135 5700 -1850 200 L 50 50 0 0 B
X PB6,UART5_TX,TIM4_CH1,HDMI_CEC,I2C1_SCL,DFSDM1_DATIN5,USART1_TX,CAN2_TX,QUADSPI_BK1_NCS,I2C4_SCL,FMC_SDNE1,DCMI_D5,EVENTOUT 136 5700 -1950 200 L 50 50 0 0 B
X PB7,TIM4_CH2,I2C1_SDA,DFSDM1_CKIN5,USART1_RX,I2C4_SDA,FMC_NL,DCMI_VSYNC,EVENTOUT 137 5700 -2050 200 L 50 50 0 0 B
X BOOT0 138 5700 -3750 200 L 50 50 0 0 I
X PB8,I2C4_SCL,TIM4_CH3,TIM10_CH1,I2C1_SCL,DFSDM1_CKIN7,UART5_RX,CAN1_RX,SDMMC2_D4,ETH_MII_TXD3,SDMMC1_D4,DCMI_D6,LCD_B6,EVENTOUT 139 5700 -2150 200 L 50 50 0 0 B
X PF4,FMC_A4,EVENTOUT,ADC3_IN14 14 -5700 3050 200 R 50 50 0 0 B
X PB9,I2C4_SDA,TIM4_CH4,TIM11_CH1,I2C1_SDA,SPI2_NSS,I2S2_WS,DFSDM1_DATIN7,UART5_TX,CAN1_TX,SDMMC2_D5,I2C4_SMBA,SDMMC1_D5,DCMI_D7,LCD_B7,EVENTOUT 140 5700 -2250 200 L 50 50 0 0 B
X PE0,TIM4_ETR,LPTIM1_ETR,UART8_RX,SAI2_MCLK_A,FMC_NBL0,DCMI_D2,EVENTOUT 141 5700 350 200 L 50 50 0 0 B
X PE1,LPTIM1_IN2,UART8_TX,FMC_NBL1,DCMI_D3,EVENTOUT 142 5700 250 200 L 50 50 0 0 B
X PDR_ON 143 -1000 4050 200 D 50 50 0 0 P
X VDD 144 -1200 4050 200 D 50 50 0 0 W
X PF5,FMC_A5,EVENTOUT,ADC3_IN15 15 -5700 2950 200 R 50 50 0 0 B
X VSS 16 -800 -4050 200 U 50 50 0 0 P
X VDD 17 1200 4050 200 D 50 50 0 0 W
X PF6,TIM10_CH1,SPI5_NSS,SAI1_SD_B,UART7_RX,QUADSPI_BK1_IO3,EVENTOUT,ADC3_IN4 18 -5700 2850 200 R 50 50 0 0 B
X PF7,TIM11_CH1,SPI5_SCK,SAI1_MCLK_B,UART7_TX,QUADSPI_BK1_IO2,EVENTOUT,ADC3_IN5 19 -5700 2750 200 R 50 50 0 0 B
X PE3,TRACED0,SAI1_SD_B,FMC_A19,EVENTOUT 2 5700 50 200 L 50 50 0 0 B
X PF8,SPI5_MISO,SAI1_SCK_B,UART7_RTS,TIM13_CH1,QUADSPI_BK1_IO0,EVENTOUT,ADC3_IN6 20 -5700 2650 200 R 50 50 0 0 B
X PF9,SPI5_MOSI,SAI1_FS_B,UART7_CTS,TIM14_CH1,QUADSPI_BK1_IO1,EVENTOUT,ADC3_IN7 21 -5700 2550 200 R 50 50 0 0 B
X PF10,QUADSPI_CLK,DCMI_D11,LCD_DE,EVENTOUT,ADC3_IN8 22 -5700 2450 200 R 50 50 0 0 B
X PH0,EVENTOUT,OSC_IN 23 -5700 3750 200 R 50 50 0 0 B
X PH1,EVENTOUT,OSC_OUT 24 -5700 3650 200 R 50 50 0 0 B
X NRST 25 5700 -3350 200 L 50 50 0 0 I
X PC0,DFSDM1_CKIN0,DFSDM1_DATIN4,SAI2_FS_B,OTG_HS_ULPI_STP,FMC_SDNWE,LCD_R5,EVENTOUT,ADC1_IN10,ADC2_IN10,ADC3_IN10 26 -5700 50 200 R 50 50 0 0 B
X PC1,TRACED0,_DFSDM1_DATIN0,SPI2_MOSI,I2S2_SD,SAI1_SD_A,DFSDM1_CKIN4,ETH_MDC,MDIOS_MDC,EVENTOUT,ADC1_IN11,ADC2_IN11,ADC3_IN11,RTC_TAMP3,WKUP3 27 -5700 -50 200 R 50 50 0 0 B
X PC2,DFSDM1_CKIN1,SPI2_MISO,DFSDM1_CKOUT,OTG_HS_ULPI_DIR,ETH_MII_TXD2,FMC_SDNE0,EVENTOUT,ADC1_IN12,ADC2_IN12,ADC3_IN12 28 -5700 -150 200 R 50 50 0 0 B
X PC3,DFSDM1_DATIN1,SPI2_MOSI,I2S2_SD,OTG_HS_ULPI_NXT,ETH_MII_TX_CLK,FMC_SDCKE0,EVENTOUT,ADC1_IN13,ADC2_IN13,ADC3_IN13 29 -5700 -250 200 R 50 50 0 0 B
X PE4,TRACED1,SPI4_NSS,SAI1_FS_A,DFSDM1_DATIN3,FMC_A20,DCMI_D4,LCD_B0,EVENTOUT 3 5700 -50 200 L 50 50 0 0 B
X VDD 30 1000 4050 200 D 50 50 0 0 W
X VSSA 31 -5700 -3550 200 R 50 50 0 0 P
X VREF+ 32 -5700 -3350 200 R 50 50 0 0 P
X VDDA 33 -5700 -3150 200 R 50 50 0 0 P
X PA0,TIM2_CH1,TIM2_ETR,TIM5_CH1,TIM8_ETR,USART2_CTS,UART4_TX,SAI2_SD_B,ETH_MII_CRS,EVENTOUT,ADC1_IN0,ADC2_IN0,ADC3_IN0,WKUP1 34 -5700 1750 200 R 50 50 0 0 B
X PA1,TIM2_CH2,TIM5_CH2,UART2_RTS,UART4_RX,QUADSPI_BK1_IO3,SAI2_MCLK_B,ETH_MII_RX_CLK,ETH_RMII_REF_CLK,LCD_R2,EVENTOUT,ADC1_IN1,ADC2_IN1,ADC3_IN1 35 -5700 1650 200 R 50 50 0 0 B
X PA2,TIM2_CH3,TIM5_CH3,TIM9_CH1,USART2_TX,SAI2_SCK_B,ETH_MDIO,MDIOS_MDIO,LCD_R1,EVENTOUT,ADC1_IN2,ADC2_IN2,ADC3_IN2,WKUP2 36 -5700 1550 200 R 50 50 0 0 B
X PA3,TIM2_CH4,TIM5_CH4,TIM9_CH2,USART2_RX,LCD_B2,OTG_HS_ULPI_D0,ETH_MII_COL,LCD_B5,EVENTOUT,ADC1_IN3,ADC2_IN3,ADC3_IN3 37 -5700 1450 200 R 50 50 0 0 B
X VSS 38 -600 -4050 200 U 50 50 0 0 P
X VDD 39 800 4050 200 D 50 50 0 0 W
X PE5,TRACED2,TIM9_CH1,SPI4_MISO,SAI1_SCK_A,DFSDM1_CKIN3,FMC_A21,DCMI_D6,LCD_G0,EVENTOUT 4 5700 -150 200 L 50 50 0 0 B
X PA4,SPI1_NSS,I2S1_WS,SPI3_NSS,I2S3_WS,USART2_CK,SPI6_NSS,OTG_HS_SOF,DCMI_HSYNC,LCD_VSYNC,EVENTOUT,ADC1_IN4,ADC2_IN4,DAC_OUT1 40 -5700 1350 200 R 50 50 0 0 B
X PA5,TIM2_CH1,TIM2_ETR,TIM8_CH1N,SPI1_SCK,I2S1_CK,SPI6_SCK,OTG_HS_ULPI_CK,LCD_R4,EVENTOUT,ADC1_IN5,ADC2_IN5,DAC_OUT2 41 -5700 1250 200 R 50 50 0 0 B
X PA6,TIM1_BKIN,TIM3_CH1,TIM8_BKIN,SPI1_MISO,SPI6_MISO,TIM13_CH1,MDIOS_MDC,DCMI_PIXCLK,LCD_G2,EVENTOUT,ADC1_IN6,ADC2_IN6 42 -5700 1150 200 R 50 50 0 0 B
X PA7,TIM1_CH1N,TIM3_CH2,TIM8_CH1N,SPI1_MOSI,I2S1_SD,SPI6_MOSI,TIM14_CH1,ETH_MII_RX_DV,ETH_RMII_CRS_DV,FMC_SDNWE,EVENTOUT,ADC1_IN7,ADC2_IN7 43 -5700 1050 200 R 50 50 0 0 B
X PC4,DFSDM1_CKIN2,I2S1_MCK,SPDIF_RX2,ETH_MII_RXD0,ETH_RMII_RXD0,FMC_SDNE0,EVENTOUT,ADC1_IN14,ADC2_IN14 44 -5700 -350 200 R 50 50 0 0 B
X PC5,DFSDM1_DATIN2,SPDIF_RX3,ETH_MII_RXD1,ETH_RMII_RXD1,FMC_SDCKE0,EVENTOUT,ADC1_IN15,ADC2_IN15 45 -5700 -450 200 R 50 50 0 0 B
X PB0,TIM1_CH2N,TIM3_CH3,TIM8_CH2N,DFSDM1_CKOUT,UART4_CTS,_LCD_R3,OTG_HS_ULPI_D1,ETH_MII_RXD2,LCD_G1,EVENTOUT,ADC1_IN8,ADC2_IN8 46 5700 -1350 200 L 50 50 0 0 B
X PB1,TIM1_CH3N,TIM3_CH4,TIM8_CH3N,DFSDM1_DATIN1,LCD_R6,OTG_HS_ULPI_D2,ETH_MII_RXD3,LCD_G0,EVENTOUT,ADC1_IN9,ADC2_IN9 47 5700 -1450 200 L 50 50 0 0 B
X PB2,SAI1_SD_A,SPI3_MOSI,I2S3_SD,QUADSPI_CLK,DFSDM1_CKIN1,EVENTOUT 48 5700 -1550 200 L 50 50 0 0 B
X PF11,SAI1_SD_A,SPI3_MOSI,I2S3_SD,QUADSPI_CLK,DFSDM1_CKIN1,EVENTOUT 49 -5700 2350 200 R 50 50 0 0 B
X PE6,TRACED3,TIM1_BKIN2,TIM9_CH2,SPI4_MOSI,SAI1_SD_A,SAI2_MCLK_B,FMC_A22,DCMI_D7,LCD_G1,EVENTOUT 5 5700 -250 200 L 50 50 0 0 B
X PF12,FMC_A6,EVENTOUT 50 -5700 2250 200 R 50 50 0 0 B
X VSS 51 -400 -4050 200 U 50 50 0 0 P
X VDD 52 600 4050 200 D 50 50 0 0 W
X PF13,I2C4_SMBA,DFSDM1_DATIN6,FMC_A7,EVENTOUT 53 -5700 2150 200 R 50 50 0 0 B
X PF14,I2C4_SCL,DFSDM1_CKIN6,FMC_A8,EVENTOUT 54 -5700 2050 200 R 50 50 0 0 B
X PF15,I2C4_SDA,FMC_A9,EVENTOUT 55 -5700 1950 200 R 50 50 0 0 B
X PG0,FMC_A10,EVENTOUT 56 5700 3750 200 L 50 50 0 0 B
X PG1,FMC_A11,EVENTOUT 57 5700 3650 200 L 50 50 0 0 B
X PE7,TIM1_ETR,DFSDM1_DATIN2,UART7_RX,QUADSPI_BK2_IO0,FMC_D4,EVENTOUT 58 5700 -350 200 L 50 50 0 0 B
X PE8,TIM1_CH1N,DFSDM1_CKIN2,UART7_TX,QUADSPI_BK2_IO1,FMC_D5,EVENTOUT 59 5700 -450 200 L 50 50 0 0 B
X VBAT 6 -5700 -3750 200 R 50 50 0 0 P
X PE9,TIM1_CH1,DFSDM1_CKOUT,UART7_RTS,QUADSPI_BK2_IO2,FMC_D6,EVENTOUT 60 5700 -550 200 L 50 50 0 0 B
X VSS 61 -200 -4050 200 U 50 50 0 0 P
X VDD 62 400 4050 200 D 50 50 0 0 W
X PE10,TIM1_CH2N,DFSDM1_DATIN4,UART7_CTS,QUADSPI_BK2_IO3,FMC_D7,EVENTOUT 63 5700 -650 200 L 50 50 0 0 B
X PE11,TIM1_CH2,SPI4_NSS,DFSDM1_CKIN4,SAI2_SD_B,FMC_D8,LCD_G3,EVENTOUT 64 5700 -750 200 L 50 50 0 0 B
X PE12,TIM1_CH3N,SPI4_SCK,DFSDM1_DATIN5,SAI2_SCK_B,FMC_D9,LCD_B4,EVENTOUT 65 5700 -850 200 L 50 50 0 0 B
X PE13,TIM1_CH3,SPI4_MISO,DFSDM1_CKIN5,SAI2_FS_B,FMC_D10,LCD_DE,EVENTOUT 66 5700 -950 200 L 50 50 0 0 B
X PE14,TIM1_CH4,SPI4_MOSI,SAI2_MCLK_B,FMC_D11,LCD_CLK,EVENTOUT 67 5700 -1050 200 L 50 50 0 0 B
X PE15,TIM1_BKIN,FMC_D12,LCD_R7,EVENTOUT 68 5700 -1150 200 L 50 50 0 0 B
X PB10,TIM2_CH3,I2C2_SCL,SPI2_SCK,I2S2_CK,DFSDM1_DATIN7,USART3_TX,QUADSPI_BK1_NCS,OTG_HS_ULPI_D3,ETH_MII_RX_ER,LCD_G4,EVENTOUT 69 5700 -2350 200 L 50 50 0 0 B
X PC13,EVENTOUT,RTC_TAMP2,RTC_TS,WKUP5 7 -5700 -1250 200 R 50 50 0 0 B
X PB11,TIM2_CH4,I2C2_SDA,DFSDM1_CKIN7,USART3_RX,OTG_HS_ULPI_D4,ETH_MII_TX_EN,ETH_RMII_TX_EN,_DSI_TE,LCD_G5,EVENTOUT 70 5700 -2450 200 L 50 50 0 0 B
X VCAP_1 71 -5700 -2750 200 R 50 50 0 0 P
X VDD 72 200 4050 200 D 50 50 0 0 W
X PB12,TIM1_BKIN,I2C2_SMBA,SPI2_NSS,I2S2_WS,DFSDM1_DATIN1,USART3_CK,UART5_RX,CAN2_RX,OTG_HS_ULPI_D5,ETH_MII_TXD0,ETH_RMII_TXD0,OTG_HS_ID,EVENTOUT 73 5700 -2550 200 L 50 50 0 0 B
X PB13,TIM1_CH1N,SPI2_SCK,I2S2_CK,DFSDM1_CKIN1,USART3_CTS,UART5_TX,CAN2_TX,OTG_HS_ULPI_D6,ETH_MII_TXD1,ETH_RMII_TXD1,EVENTOUT,OTG_HS_VBUS 74 5700 -2650 200 L 50 50 0 0 B
X PB14,TIM1_CH2N,TIM8_CH2N,USART1_TX,SPI2_MISO,DFSDM1_DATIN2,USART3_RTS,UART4_RTS,TIM12_CH1,SDMMC2_D0,OTG_HS_DM,EVENTOUT 75 5700 -2750 200 L 50 50 0 0 B
X PB15,RTC_REFIN,TIM1_CH3N,TIM8_CH3N,USART1_RX,SPI2_MOSI,I2S2_SD,DFSDM1_CKIN2,UART4_CTS,TIM12_CH2,SDMMC2_D1,OTG_HS_DP,EVENTOUT 76 5700 -2850 200 L 50 50 0 0 B
X PD8,DFSDM1_CKIN3,USART3_TX,SPDIF_RX1,FMC_D13,EVENTOUT 77 5700 1250 200 L 50 50 0 0 B
X PD9,DFSDM1_DATIN3,USART3_RX,FMC_D14,EVENTOUT 78 5700 1150 200 L 50 50 0 0 B
X PD10,DFSDM1_CKOUT,USART3_CK,FMC_D15,LCD_B3,EVENTOUT 79 5700 1050 200 L 50 50 0 0 B
X PC14,EVENTOUT,OSC32_IN 8 -5700 -1350 200 R 50 50 0 0 B
X PD11,I2C4_SMBA,USART3_CTS,QUADSPI_BK1_IO0,SAI2_SD_A,FMC_A16,FMC_CLE,EVENTOUT 80 5700 950 200 L 50 50 0 0 B
X PD12,TIM4_CH1,LPTIM1_IN1,I2C4_SCL,USART3_RTS,QUADSPI_BK1_IO1,SAI2_FS_A,FMC_A17,FMC_ALE,EVENTOUT 81 5700 850 200 L 50 50 0 0 B
X PD13,TIM4_CH2,LPTIM1_OUT,I2C4_SDA,QUADSPI_BK1_IO3,SAI2_SCK_A,FMC_A18,EVENTOUT 82 5700 750 200 L 50 50 0 0 B
X VSS 83 0 -4050 200 U 50 50 0 0 P
X VDD 84 0 4050 200 D 50 50 0 0 W
X PD14,TIM4_CH3,UART8_CTS,FMC_D0,EVENTOUT 85 5700 650 200 L 50 50 0 0 B
X PD15,TIM4_CH4,UART8_RTS,FMC_D1,EVENTOUT 86 5700 550 200 L 50 50 0 0 B
X PG2,FMC_A12,EVENTOUT 87 5700 3550 200 L 50 50 0 0 B
X PG3,FMC_A13,EVENTOUT 88 5700 3450 200 L 50 50 0 0 B
X PG4,FMC_A14,FMC_BA0,EVENTOUT 89 5700 3350 200 L 50 50 0 0 B
X PC15,EVENTOUT,OSC32_OUT 9 -5700 -1450 200 R 50 50 0 0 B
X PG5,FMC_A15,FMC_BA1,EVENTOUT 90 5700 3250 200 L 50 50 0 0 B
X PG6,FMC_NE3,DCMI_D12,LCD_R7,EVENTOUT 91 5700 3150 200 L 50 50 0 0 B
X PG7,SAI1_MCLK_A,USART6_CK,FMC_INT,DCMI_D13,LCD_CLK,EVENTOUT 92 5700 3050 200 L 50 50 0 0 B
X PG8,SPI6_NSS,SPDIF_RX2,USART6_RTS,ETH_PPS_OUT,FMC_SDCLK,LCD_G7,EVENTOUT 93 5700 2950 200 L 50 50 0 0 B
X VSS 94 200 -4050 200 U 50 50 0 0 P
X VDDUSB 95 -200 4050 200 D 50 50 0 0 W
X PC6,TIM3_CH1,TIM8_CH1,I2S2_MCK,DFSDM1_CKIN3,USART6_TX,FMC_NWAIT,SDMMC2_D6,SDMMC1_D6,DCMI_D0,LCD_HSYNC,EVENTOUT 96 -5700 -550 200 R 50 50 0 0 B
X PC7,TIM3_CH2,TIM8_CH2,I2S3_MCK,DFSDM1_DATIN3,USART6_RX,FMC_NE1,SDMMC2_D7,SDMMC1_D7,DCMI_D1,LCD_G6,EVENTOUT 97 -5700 -650 200 R 50 50 0 0 B
X PC8,TRACED1,TIM3_CH3,TIM8_CH3,UART5_RTS,USART6_CK,FMC_NE2,FMC_NCE,SDMMC1_D0,DCMI_D2,EVENTOUT 98 -5700 -750 200 R 50 50 0 0 B
X PC9,MCO2,TIM3_CH4,TIM8_CH4,I2C3_SDA,I2S_CKIN,UART5_CTS,QUADSPI_BK1_IO0,LCD_G3,SDMMC1_D1,DCMI_D3,LCD_B2,EVENTOUT 99 -5700 -850 200 R 50 50 0 0 B
ENDDRAW
ENDDEF
#
#End Library
