{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 11:17:47 2019 " "Info: Processing started: Sat Nov 16 11:17:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off USBupload_top -c USBupload_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off USBupload_top -c USBupload_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst\|dout\[7\] " "Warning: Node \"USBupload:inst\|dout\[7\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst\|temp\[7\] " "Warning: Node \"USBupload:inst\|temp\[7\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst\|dout\[6\] " "Warning: Node \"USBupload:inst\|dout\[6\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst\|temp\[6\] " "Warning: Node \"USBupload:inst\|temp\[6\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst\|dout\[5\] " "Warning: Node \"USBupload:inst\|dout\[5\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst\|temp\[5\] " "Warning: Node \"USBupload:inst\|temp\[5\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst\|dout\[4\] " "Warning: Node \"USBupload:inst\|dout\[4\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst\|temp\[4\] " "Warning: Node \"USBupload:inst\|temp\[4\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst\|dout\[3\] " "Warning: Node \"USBupload:inst\|dout\[3\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst\|temp\[3\] " "Warning: Node \"USBupload:inst\|temp\[3\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst\|dout\[2\] " "Warning: Node \"USBupload:inst\|dout\[2\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst\|temp\[2\] " "Warning: Node \"USBupload:inst\|temp\[2\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst\|dout\[1\] " "Warning: Node \"USBupload:inst\|dout\[1\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst\|temp\[1\] " "Warning: Node \"USBupload:inst\|temp\[1\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst\|dout\[0\] " "Warning: Node \"USBupload:inst\|dout\[0\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "USBupload:inst\|temp\[0\] " "Warning: Node \"USBupload:inst\|temp\[0\]\" is a latch" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "USBupload:inst\|fstate.latch_data_from_host " "Info: Detected ripple clock \"USBupload:inst\|fstate.latch_data_from_host\" as buffer" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "USBupload:inst\|fstate.latch_data_from_host" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "USBupload:inst\|fstate.send_data_host " "Info: Detected ripple clock \"USBupload:inst\|fstate.send_data_host\" as buffer" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } } { "d:/program files/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/bin/Assignment Editor.qase" 1 { { 0 "USBupload:inst\|fstate.send_data_host" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register USBupload:inst\|fstate.latch_data_from_host USBupload:inst\|fstate.wait_nTXE_low 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"USBupload:inst\|fstate.latch_data_from_host\" and destination register \"USBupload:inst\|fstate.wait_nTXE_low\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.763 ns + Longest register register " "Info: + Longest register to register delay is 0.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns USBupload:inst\|fstate.latch_data_from_host 1 REG LCFF_X2_Y4_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y4_N1; Fanout = 4; REG Node = 'USBupload:inst\|fstate.latch_data_from_host'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBupload:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.206 ns) 0.655 ns USBupload:inst\|Selector1~0 2 COMB LCCOMB_X2_Y4_N26 1 " "Info: 2: + IC(0.449 ns) + CELL(0.206 ns) = 0.655 ns; Loc. = LCCOMB_X2_Y4_N26; Fanout = 1; COMB Node = 'USBupload:inst\|Selector1~0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { USBupload:inst|fstate.latch_data_from_host USBupload:inst|Selector1~0 } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.763 ns USBupload:inst\|fstate.wait_nTXE_low 3 REG LCFF_X2_Y4_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.763 ns; Loc. = LCFF_X2_Y4_N27; Fanout = 2; REG Node = 'USBupload:inst\|fstate.wait_nTXE_low'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { USBupload:inst|Selector1~0 USBupload:inst|fstate.wait_nTXE_low } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 41.15 % ) " "Info: Total cell delay = 0.314 ns ( 41.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.449 ns ( 58.85 % ) " "Info: Total interconnect delay = 0.449 ns ( 58.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { USBupload:inst|fstate.latch_data_from_host USBupload:inst|Selector1~0 USBupload:inst|fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "0.763 ns" { USBupload:inst|fstate.latch_data_from_host {} USBupload:inst|Selector1~0 {} USBupload:inst|fstate.wait_nTXE_low {} } { 0.000ns 0.449ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.283 ns - Smallest " "Info: - Smallest clock skew is -1.283 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.749 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.749 ns USBupload:inst\|fstate.wait_nTXE_low 3 REG LCFF_X2_Y4_N27 2 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X2_Y4_N27; Fanout = 2; REG Node = 'USBupload:inst\|fstate.wait_nTXE_low'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { clk~clkctrl USBupload:inst|fstate.wait_nTXE_low } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.61 % ) " "Info: Total cell delay = 1.776 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl USBupload:inst|fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} USBupload:inst|fstate.wait_nTXE_low {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.032 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.256 ns) + CELL(0.666 ns) 4.032 ns USBupload:inst\|fstate.latch_data_from_host 2 REG LCFF_X2_Y4_N1 4 " "Info: 2: + IC(2.256 ns) + CELL(0.666 ns) = 4.032 ns; Loc. = LCFF_X2_Y4_N1; Fanout = 4; REG Node = 'USBupload:inst\|fstate.latch_data_from_host'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.922 ns" { clk USBupload:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 44.05 % ) " "Info: Total cell delay = 1.776 ns ( 44.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.256 ns ( 55.95 % ) " "Info: Total interconnect delay = 2.256 ns ( 55.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.032 ns" { clk USBupload:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "4.032 ns" { clk {} clk~combout {} USBupload:inst|fstate.latch_data_from_host {} } { 0.000ns 0.000ns 2.256ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl USBupload:inst|fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} USBupload:inst|fstate.wait_nTXE_low {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.032 ns" { clk USBupload:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "4.032 ns" { clk {} clk~combout {} USBupload:inst|fstate.latch_data_from_host {} } { 0.000ns 0.000ns 2.256ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { USBupload:inst|fstate.latch_data_from_host USBupload:inst|Selector1~0 USBupload:inst|fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "0.763 ns" { USBupload:inst|fstate.latch_data_from_host {} USBupload:inst|Selector1~0 {} USBupload:inst|fstate.wait_nTXE_low {} } { 0.000ns 0.449ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl USBupload:inst|fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} USBupload:inst|fstate.wait_nTXE_low {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.032 ns" { clk USBupload:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "4.032 ns" { clk {} clk~combout {} USBupload:inst|fstate.latch_data_from_host {} } { 0.000ns 0.000ns 2.256ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBupload:inst|fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { USBupload:inst|fstate.wait_nTXE_low {} } {  } {  } "" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "USBupload:inst\|fstate.set_WR_high USBupload:inst\|temp\[5\] clk 4.013 ns " "Info: Found hold time violation between source  pin or register \"USBupload:inst\|fstate.set_WR_high\" and destination pin or register \"USBupload:inst\|temp\[5\]\" for clock \"clk\" (Hold time is 4.013 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.739 ns + Largest " "Info: + Largest clock skew is 5.739 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.488 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.256 ns) + CELL(0.970 ns) 4.336 ns USBupload:inst\|fstate.latch_data_from_host 2 REG LCFF_X2_Y4_N1 4 " "Info: 2: + IC(2.256 ns) + CELL(0.970 ns) = 4.336 ns; Loc. = LCFF_X2_Y4_N1; Fanout = 4; REG Node = 'USBupload:inst\|fstate.latch_data_from_host'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.226 ns" { clk USBupload:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.605 ns) + CELL(0.000 ns) 6.941 ns USBupload:inst\|fstate.latch_data_from_host~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(2.605 ns) + CELL(0.000 ns) = 6.941 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'USBupload:inst\|fstate.latch_data_from_host~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { USBupload:inst|fstate.latch_data_from_host USBupload:inst|fstate.latch_data_from_host~clkctrl } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.206 ns) 8.488 ns USBupload:inst\|temp\[5\] 4 REG LCCOMB_X2_Y4_N18 1 " "Info: 4: + IC(1.341 ns) + CELL(0.206 ns) = 8.488 ns; Loc. = LCCOMB_X2_Y4_N18; Fanout = 1; REG Node = 'USBupload:inst\|temp\[5\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { USBupload:inst|fstate.latch_data_from_host~clkctrl USBupload:inst|temp[5] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.286 ns ( 26.93 % ) " "Info: Total cell delay = 2.286 ns ( 26.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.202 ns ( 73.07 % ) " "Info: Total interconnect delay = 6.202 ns ( 73.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.488 ns" { clk USBupload:inst|fstate.latch_data_from_host USBupload:inst|fstate.latch_data_from_host~clkctrl USBupload:inst|temp[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.488 ns" { clk {} clk~combout {} USBupload:inst|fstate.latch_data_from_host {} USBupload:inst|fstate.latch_data_from_host~clkctrl {} USBupload:inst|temp[5] {} } { 0.000ns 0.000ns 2.256ns 2.605ns 1.341ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.749 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.749 ns USBupload:inst\|fstate.set_WR_high 3 REG LCFF_X2_Y4_N31 11 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X2_Y4_N31; Fanout = 11; REG Node = 'USBupload:inst\|fstate.set_WR_high'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { clk~clkctrl USBupload:inst|fstate.set_WR_high } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.61 % ) " "Info: Total cell delay = 1.776 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl USBupload:inst|fstate.set_WR_high } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} USBupload:inst|fstate.set_WR_high {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.488 ns" { clk USBupload:inst|fstate.latch_data_from_host USBupload:inst|fstate.latch_data_from_host~clkctrl USBupload:inst|temp[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.488 ns" { clk {} clk~combout {} USBupload:inst|fstate.latch_data_from_host {} USBupload:inst|fstate.latch_data_from_host~clkctrl {} USBupload:inst|temp[5] {} } { 0.000ns 0.000ns 2.256ns 2.605ns 1.341ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.206ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl USBupload:inst|fstate.set_WR_high } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} USBupload:inst|fstate.set_WR_high {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.422 ns - Shortest register register " "Info: - Shortest register to register delay is 1.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns USBupload:inst\|fstate.set_WR_high 1 REG LCFF_X2_Y4_N31 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y4_N31; Fanout = 11; REG Node = 'USBupload:inst\|fstate.set_WR_high'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBupload:inst|fstate.set_WR_high } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.206 ns) 0.685 ns inst2\[5\]~2 2 COMB LCCOMB_X2_Y4_N14 1 " "Info: 2: + IC(0.479 ns) + CELL(0.206 ns) = 0.685 ns; Loc. = LCCOMB_X2_Y4_N14; Fanout = 1; COMB Node = 'inst2\[5\]~2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { USBupload:inst|fstate.set_WR_high inst2[5]~2 } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 352 304 352 384 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.366 ns) 1.422 ns USBupload:inst\|temp\[5\] 3 REG LCCOMB_X2_Y4_N18 1 " "Info: 3: + IC(0.371 ns) + CELL(0.366 ns) = 1.422 ns; Loc. = LCCOMB_X2_Y4_N18; Fanout = 1; REG Node = 'USBupload:inst\|temp\[5\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst2[5]~2 USBupload:inst|temp[5] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.572 ns ( 40.23 % ) " "Info: Total cell delay = 0.572 ns ( 40.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.850 ns ( 59.77 % ) " "Info: Total interconnect delay = 0.850 ns ( 59.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { USBupload:inst|fstate.set_WR_high inst2[5]~2 USBupload:inst|temp[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.422 ns" { USBupload:inst|fstate.set_WR_high {} inst2[5]~2 {} USBupload:inst|temp[5] {} } { 0.000ns 0.479ns 0.371ns } { 0.000ns 0.206ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.488 ns" { clk USBupload:inst|fstate.latch_data_from_host USBupload:inst|fstate.latch_data_from_host~clkctrl USBupload:inst|temp[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.488 ns" { clk {} clk~combout {} USBupload:inst|fstate.latch_data_from_host {} USBupload:inst|fstate.latch_data_from_host~clkctrl {} USBupload:inst|temp[5] {} } { 0.000ns 0.000ns 2.256ns 2.605ns 1.341ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.206ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl USBupload:inst|fstate.set_WR_high } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} USBupload:inst|fstate.set_WR_high {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { USBupload:inst|fstate.set_WR_high inst2[5]~2 USBupload:inst|temp[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "1.422 ns" { USBupload:inst|fstate.set_WR_high {} inst2[5]~2 {} USBupload:inst|temp[5] {} } { 0.000ns 0.479ns 0.371ns } { 0.000ns 0.206ns 0.366ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "USBupload:inst\|fstate.wait_nTXE_low ntxe clk 5.674 ns register " "Info: tsu for register \"USBupload:inst\|fstate.wait_nTXE_low\" (data pin = \"ntxe\", clock pin = \"clk\") is 5.674 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.463 ns + Longest pin register " "Info: + Longest pin to register delay is 8.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns ntxe 1 PIN PIN_4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_4; Fanout = 2; PIN Node = 'ntxe'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { ntxe } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 256 96 264 272 "ntxe" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.749 ns) + CELL(0.651 ns) 8.355 ns USBupload:inst\|Selector1~0 2 COMB LCCOMB_X2_Y4_N26 1 " "Info: 2: + IC(6.749 ns) + CELL(0.651 ns) = 8.355 ns; Loc. = LCCOMB_X2_Y4_N26; Fanout = 1; COMB Node = 'USBupload:inst\|Selector1~0'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { ntxe USBupload:inst|Selector1~0 } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.463 ns USBupload:inst\|fstate.wait_nTXE_low 3 REG LCFF_X2_Y4_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.463 ns; Loc. = LCFF_X2_Y4_N27; Fanout = 2; REG Node = 'USBupload:inst\|fstate.wait_nTXE_low'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { USBupload:inst|Selector1~0 USBupload:inst|fstate.wait_nTXE_low } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.714 ns ( 20.25 % ) " "Info: Total cell delay = 1.714 ns ( 20.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.749 ns ( 79.75 % ) " "Info: Total interconnect delay = 6.749 ns ( 79.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.463 ns" { ntxe USBupload:inst|Selector1~0 USBupload:inst|fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.463 ns" { ntxe {} ntxe~combout {} USBupload:inst|Selector1~0 {} USBupload:inst|fstate.wait_nTXE_low {} } { 0.000ns 0.000ns 6.749ns 0.000ns } { 0.000ns 0.955ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.749 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 2.749 ns USBupload:inst\|fstate.wait_nTXE_low 3 REG LCFF_X2_Y4_N27 2 " "Info: 3: + IC(0.830 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X2_Y4_N27; Fanout = 2; REG Node = 'USBupload:inst\|fstate.wait_nTXE_low'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { clk~clkctrl USBupload:inst|fstate.wait_nTXE_low } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.61 % ) " "Info: Total cell delay = 1.776 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.973 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl USBupload:inst|fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} USBupload:inst|fstate.wait_nTXE_low {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.463 ns" { ntxe USBupload:inst|Selector1~0 USBupload:inst|fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.463 ns" { ntxe {} ntxe~combout {} USBupload:inst|Selector1~0 {} USBupload:inst|fstate.wait_nTXE_low {} } { 0.000ns 0.000ns 6.749ns 0.000ns } { 0.000ns 0.955ns 0.651ns 0.108ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { clk clk~clkctrl USBupload:inst|fstate.wait_nTXE_low } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { clk {} clk~combout {} clk~clkctrl {} USBupload:inst|fstate.wait_nTXE_low {} } { 0.000ns 0.000ns 0.143ns 0.830ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk d\[1\] USBupload:inst\|dout\[1\] 13.502 ns register " "Info: tco from clock \"clk\" to destination pin \"d\[1\]\" through register \"USBupload:inst\|dout\[1\]\" is 13.502 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.757 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.256 ns) + CELL(0.970 ns) 4.336 ns USBupload:inst\|fstate.send_data_host 2 REG LCFF_X2_Y4_N7 2 " "Info: 2: + IC(2.256 ns) + CELL(0.970 ns) = 4.336 ns; Loc. = LCFF_X2_Y4_N7; Fanout = 2; REG Node = 'USBupload:inst\|fstate.send_data_host'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.226 ns" { clk USBupload:inst|fstate.send_data_host } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.000 ns) 7.041 ns USBupload:inst\|fstate.send_data_host~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(2.705 ns) + CELL(0.000 ns) = 7.041 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'USBupload:inst\|fstate.send_data_host~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { USBupload:inst|fstate.send_data_host USBupload:inst|fstate.send_data_host~clkctrl } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.366 ns) 8.757 ns USBupload:inst\|dout\[1\] 4 REG LCCOMB_X2_Y6_N24 1 " "Info: 4: + IC(1.350 ns) + CELL(0.366 ns) = 8.757 ns; Loc. = LCCOMB_X2_Y6_N24; Fanout = 1; REG Node = 'USBupload:inst\|dout\[1\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { USBupload:inst|fstate.send_data_host~clkctrl USBupload:inst|dout[1] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.446 ns ( 27.93 % ) " "Info: Total cell delay = 2.446 ns ( 27.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.311 ns ( 72.07 % ) " "Info: Total interconnect delay = 6.311 ns ( 72.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { clk USBupload:inst|fstate.send_data_host USBupload:inst|fstate.send_data_host~clkctrl USBupload:inst|dout[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { clk {} clk~combout {} USBupload:inst|fstate.send_data_host {} USBupload:inst|fstate.send_data_host~clkctrl {} USBupload:inst|dout[1] {} } { 0.000ns 0.000ns 2.256ns 2.705ns 1.350ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.745 ns + Longest register pin " "Info: + Longest register to pin delay is 4.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns USBupload:inst\|dout\[1\] 1 REG LCCOMB_X2_Y6_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y6_N24; Fanout = 1; REG Node = 'USBupload:inst\|dout\[1\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { USBupload:inst|dout[1] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(3.056 ns) 4.745 ns d\[1\] 2 PIN PIN_8 0 " "Info: 2: + IC(1.689 ns) + CELL(3.056 ns) = 4.745 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'd\[1\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.745 ns" { USBupload:inst|dout[1] d[1] } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 392 72 248 408 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 64.40 % ) " "Info: Total cell delay = 3.056 ns ( 64.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.689 ns ( 35.60 % ) " "Info: Total interconnect delay = 1.689 ns ( 35.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.745 ns" { USBupload:inst|dout[1] d[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "4.745 ns" { USBupload:inst|dout[1] {} d[1] {} } { 0.000ns 1.689ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { clk USBupload:inst|fstate.send_data_host USBupload:inst|fstate.send_data_host~clkctrl USBupload:inst|dout[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { clk {} clk~combout {} USBupload:inst|fstate.send_data_host {} USBupload:inst|fstate.send_data_host~clkctrl {} USBupload:inst|dout[1] {} } { 0.000ns 0.000ns 2.256ns 2.705ns 1.350ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.366ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "4.745 ns" { USBupload:inst|dout[1] d[1] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "4.745 ns" { USBupload:inst|dout[1] {} d[1] {} } { 0.000ns 1.689ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "USBupload:inst\|temp\[5\] d\[5\] clk 0.460 ns register " "Info: th for register \"USBupload:inst\|temp\[5\]\" (data pin = \"d\[5\]\", clock pin = \"clk\") is 0.460 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.488 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 208 72 240 224 "clk" "" } { 200 240 320 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.256 ns) + CELL(0.970 ns) 4.336 ns USBupload:inst\|fstate.latch_data_from_host 2 REG LCFF_X2_Y4_N1 4 " "Info: 2: + IC(2.256 ns) + CELL(0.970 ns) = 4.336 ns; Loc. = LCFF_X2_Y4_N1; Fanout = 4; REG Node = 'USBupload:inst\|fstate.latch_data_from_host'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "3.226 ns" { clk USBupload:inst|fstate.latch_data_from_host } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.605 ns) + CELL(0.000 ns) 6.941 ns USBupload:inst\|fstate.latch_data_from_host~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(2.605 ns) + CELL(0.000 ns) = 6.941 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'USBupload:inst\|fstate.latch_data_from_host~clkctrl'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { USBupload:inst|fstate.latch_data_from_host USBupload:inst|fstate.latch_data_from_host~clkctrl } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.206 ns) 8.488 ns USBupload:inst\|temp\[5\] 4 REG LCCOMB_X2_Y4_N18 1 " "Info: 4: + IC(1.341 ns) + CELL(0.206 ns) = 8.488 ns; Loc. = LCCOMB_X2_Y4_N18; Fanout = 1; REG Node = 'USBupload:inst\|temp\[5\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { USBupload:inst|fstate.latch_data_from_host~clkctrl USBupload:inst|temp[5] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.286 ns ( 26.93 % ) " "Info: Total cell delay = 2.286 ns ( 26.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.202 ns ( 73.07 % ) " "Info: Total interconnect delay = 6.202 ns ( 73.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.488 ns" { clk USBupload:inst|fstate.latch_data_from_host USBupload:inst|fstate.latch_data_from_host~clkctrl USBupload:inst|temp[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.488 ns" { clk {} clk~combout {} USBupload:inst|fstate.latch_data_from_host {} USBupload:inst|fstate.latch_data_from_host~clkctrl {} USBupload:inst|temp[5] {} } { 0.000ns 0.000ns 2.256ns 2.605ns 1.341ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.028 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[5\] 1 PIN PIN_26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'd\[5\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 392 72 248 408 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns d~2 2 COMB IOC_X0_Y5_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = IOC_X0_Y5_N2; Fanout = 1; COMB Node = 'd~2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { d[5] d~2 } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 392 72 248 408 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.017 ns) + CELL(0.319 ns) 7.291 ns inst2\[5\]~2 3 COMB LCCOMB_X2_Y4_N14 1 " "Info: 3: + IC(6.017 ns) + CELL(0.319 ns) = 7.291 ns; Loc. = LCCOMB_X2_Y4_N14; Fanout = 1; COMB Node = 'inst2\[5\]~2'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "6.336 ns" { d~2 inst2[5]~2 } "NODE_NAME" } } { "USBupload_top.bdf" "" { Schematic "D:/quartas_workspace/USBupload_top/USBupload_top.bdf" { { 352 304 352 384 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.366 ns) 8.028 ns USBupload:inst\|temp\[5\] 4 REG LCCOMB_X2_Y4_N18 1 " "Info: 4: + IC(0.371 ns) + CELL(0.366 ns) = 8.028 ns; Loc. = LCCOMB_X2_Y4_N18; Fanout = 1; REG Node = 'USBupload:inst\|temp\[5\]'" {  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { inst2[5]~2 USBupload:inst|temp[5] } "NODE_NAME" } } { "USBupload.vhd" "" { Text "D:/quartas_workspace/USBupload_top/USBupload.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.640 ns ( 20.43 % ) " "Info: Total cell delay = 1.640 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.388 ns ( 79.57 % ) " "Info: Total interconnect delay = 6.388 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.028 ns" { d[5] d~2 inst2[5]~2 USBupload:inst|temp[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.028 ns" { d[5] {} d~2 {} inst2[5]~2 {} USBupload:inst|temp[5] {} } { 0.000ns 0.000ns 6.017ns 0.371ns } { 0.000ns 0.955ns 0.319ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.488 ns" { clk USBupload:inst|fstate.latch_data_from_host USBupload:inst|fstate.latch_data_from_host~clkctrl USBupload:inst|temp[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.488 ns" { clk {} clk~combout {} USBupload:inst|fstate.latch_data_from_host {} USBupload:inst|fstate.latch_data_from_host~clkctrl {} USBupload:inst|temp[5] {} } { 0.000ns 0.000ns 2.256ns 2.605ns 1.341ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.206ns } "" } } { "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/bin/TimingClosureFloorplan.fld" "" "8.028 ns" { d[5] d~2 inst2[5]~2 USBupload:inst|temp[5] } "NODE_NAME" } } { "d:/program files/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/bin/Technology_Viewer.qrui" "8.028 ns" { d[5] {} d~2 {} inst2[5]~2 {} USBupload:inst|temp[5] {} } { 0.000ns 0.000ns 6.017ns 0.371ns } { 0.000ns 0.955ns 0.319ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 11:17:48 2019 " "Info: Processing ended: Sat Nov 16 11:17:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
