INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sources_1/new/voter_plus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module voter_plus
INFO: [VRFC 10-2458] undeclared symbol h1, assumed default net type wire [C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sources_1/new/voter_plus.v:4]
INFO: [VRFC 10-2458] undeclared symbol h2, assumed default net type wire [C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sources_1/new/voter_plus.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.srcs/sim_1/new/voter_plus_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module voter_plus_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/26041/Desktop/Math Logic/Projects/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
