Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/carlos/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto bd41c8a10f544259b377ef0e443d2024 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot sa_top_tb_func_synth xil_defaultlib.sa_top_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 11 [/home/carlos/csun/csun_comp_projects/VHDL/ca_3/ca_3.srcs/sim_2/sa_top_tb.vhd:46]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sa_top_tb in library work failed.
