<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 41</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:8px;font-family:Times;color:#0860a8;}
	.ft03{font-size:14px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:16px;font-family:Times;color:#0860a8;}
	.ft06{font-size:18px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;font-family:Times;color:#000000;}
	.ft08{font-size:8px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft011{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page41-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a041.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:775px;white-space:nowrap" class="ft00">Vol. 1&#160;2-11</p>
<p style="position:absolute;top:47px;left:611px;white-space:nowrap" class="ft01">INTEL</p>
<p style="position:absolute;top:45px;left:644px;white-space:nowrap" class="ft02">®</p>
<p style="position:absolute;top:47px;left:655px;white-space:nowrap" class="ft01">&#160;64&#160;AND IA-32 ARCHITECTURES</p>
<p style="position:absolute;top:99px;left:69px;white-space:nowrap" class="ft03">2.2.2.2&#160;&#160;</p>
<p style="position:absolute;top:99px;left:153px;white-space:nowrap" class="ft03">Out-Of-Order&#160;Execution Core</p>
<p style="position:absolute;top:127px;left:69px;white-space:nowrap" class="ft09">The out-of-order&#160;execution core’s&#160;ability to execute instructions out of order is a key factor in enabling parallelism.&#160;<br/>This feature enables the processor&#160;to reorder&#160;instructions&#160;so that if one&#160;micro-op is delayed, other&#160;micro-ops may&#160;<br/>proceed&#160;around it. The processor employs&#160;several&#160;buffers to smooth the flow&#160;of&#160;micro-ops.<br/>The core is&#160;designed&#160;to&#160;facilitate&#160;parallel execution.&#160;It can dispatch up to&#160;six micro-ops per cycle&#160;(this exceeds trace&#160;<br/>cache and retirement&#160;micro-op bandwidth).&#160;Most pipelines&#160;can start&#160;executing&#160;a new micro-op&#160;every&#160;cycle,&#160;so&#160;<br/>several instructions can be&#160;in&#160;flight at&#160;a time&#160;for&#160;each&#160;pipeline. A number of&#160;arithmetic&#160;logical&#160;unit (ALU) instruc-<br/>tions can start&#160;at two per cycle;&#160;many&#160;floating-point instructions can&#160;start once&#160;every&#160;two&#160;cycles.&#160;</p>
<p style="position:absolute;top:278px;left:69px;white-space:nowrap" class="ft03">2.2.2.3&#160;&#160;</p>
<p style="position:absolute;top:278px;left:153px;white-space:nowrap" class="ft03">Retirement&#160;Unit</p>
<p style="position:absolute;top:307px;left:69px;white-space:nowrap" class="ft09">The retirement&#160;unit receives&#160;the results of the&#160;executed&#160;micro-ops&#160;from&#160;the out-of-order&#160;execution&#160;core and&#160;<br/>processes&#160;the results&#160;so that&#160;the architectural state updates&#160;according&#160;to the&#160;original program order.&#160;<br/>When&#160;a&#160;micro-op completes and writes&#160;its result,&#160;it is retired. Up&#160;to three micro-ops may be&#160;retired per cycle. The&#160;<br/>Reorder Buffer (ROB) is&#160;the&#160;unit&#160;in the&#160;processor&#160;which&#160;buffers&#160;completed micro-ops, updates the&#160;architectural&#160;<br/>state&#160;in&#160;order,&#160;and&#160;manages the&#160;ordering&#160;of exceptions. The&#160;retirement&#160;section&#160;also keeps&#160;track of branches and&#160;<br/>sends&#160;updated branch target information&#160;to the&#160;BTB.&#160;The&#160;BTB&#160;then purges pre-fetched&#160;traces that are no longer&#160;<br/>needed.</p>
<p style="position:absolute;top:464px;left:69px;white-space:nowrap" class="ft05">2.2.3 Intel</p>
<p style="position:absolute;top:466px;left:186px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:464px;left:196px;white-space:nowrap" class="ft05">&#160;Core</p>
<p style="position:absolute;top:466px;left:237px;white-space:nowrap" class="ft01">™&#160;</p>
<p style="position:absolute;top:464px;left:253px;white-space:nowrap" class="ft05">Microarchitecture</p>
<p style="position:absolute;top:494px;left:69px;white-space:nowrap" class="ft09">Intel Core&#160;microarchitecture introduces&#160;the following features that&#160;enable high&#160;performance and&#160;power-efficient&#160;<br/>performance for single-threaded as&#160;well as&#160;multi-threaded workloads:</p>
<p style="position:absolute;top:532px;left:69px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:533px;left:95px;white-space:nowrap" class="ft07"><b>Intel</b></p>
<p style="position:absolute;top:530px;left:131px;white-space:nowrap" class="ft08"><i>®</i></p>
<p style="position:absolute;top:533px;left:142px;white-space:nowrap" class="ft07"><b>&#160;Wide Dynamic Execution</b>&#160;enable&#160;each processor core&#160;to&#160;fetch,&#160;dispatch, execute in&#160;high bandwidths&#160;</p>
<p style="position:absolute;top:550px;left:95px;white-space:nowrap" class="ft010">to&#160;support retirement of up to four instructions per cycle.<br/>—&#160;Fourteen-stage&#160;efficient&#160;pipeline<br/>—&#160;Three arithmetic&#160;logical units<br/>—&#160;Four&#160;decoders to&#160;decode up&#160;to five&#160;instruction per cycle&#160;<br/>—&#160;Macro-fusion&#160;and micro-fusion&#160;to improve front-end&#160;throughput<br/>—&#160;Peak&#160;issue rate of dispatching&#160;up to&#160;six micro-ops per&#160;cycle<br/>—&#160;Peak&#160;retirement bandwidth&#160;of&#160;up to&#160;4&#160;micro-ops per cycle<br/>—&#160;Advanced branch prediction<br/>—&#160;Stack pointer tracker to&#160;improve&#160;efficiency&#160;of&#160;executing&#160;function/procedure entries and&#160;exits</p>
<p style="position:absolute;top:763px;left:69px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:764px;left:95px;white-space:nowrap" class="ft07"><b>Intel</b></p>
<p style="position:absolute;top:762px;left:131px;white-space:nowrap" class="ft08"><i>®</i></p>
<p style="position:absolute;top:764px;left:142px;white-space:nowrap" class="ft07"><b>&#160;Advanced&#160;Smart Cache</b>&#160;delivers&#160;higher bandwidth from&#160;the second&#160;level&#160;cache to&#160;the core,&#160;and&#160;</p>
<p style="position:absolute;top:781px;left:95px;white-space:nowrap" class="ft011">optimal performance&#160;and flexibility for single-threaded and&#160;multi-threaded&#160;applications.<br/>—&#160;Large&#160;second level&#160;cache up to&#160;4 MB&#160;and 16-way associativity<br/>—&#160;Optimized&#160;for multicore&#160;and single-threaded execution environments<br/>—&#160;256 bit internal&#160;data path to&#160;improve&#160;bandwidth from L2 to&#160;first-level&#160;data&#160;cache</p>
<p style="position:absolute;top:874px;left:69px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:875px;left:95px;white-space:nowrap" class="ft07"><b>Intel</b></p>
<p style="position:absolute;top:872px;left:131px;white-space:nowrap" class="ft08"><i>®</i></p>
<p style="position:absolute;top:875px;left:142px;white-space:nowrap" class="ft07"><b>&#160;Smart Memory Access</b>&#160;prefetches data&#160;from memory in response&#160;to data access patterns and reduces&#160;</p>
<p style="position:absolute;top:892px;left:95px;white-space:nowrap" class="ft010">cache-miss exposure&#160;of out-of-order&#160;execution.<br/>—&#160;Hardware&#160;prefetchers to&#160;reduce&#160;effective&#160;latency of second-level cache&#160;misses<br/>—&#160;Hardware&#160;prefetchers to&#160;reduce&#160;effective&#160;latency of first-level&#160;data&#160;cache misses<br/>—&#160;Memory&#160;disambiguation&#160;to improve efficiency of speculative execution&#160;execution engine</p>
<p style="position:absolute;top:985px;left:69px;white-space:nowrap" class="ft06">•</p>
<p style="position:absolute;top:986px;left:95px;white-space:nowrap" class="ft07"><b>Intel</b></p>
<p style="position:absolute;top:984px;left:131px;white-space:nowrap" class="ft08"><i>®</i></p>
<p style="position:absolute;top:986px;left:142px;white-space:nowrap" class="ft07"><b>&#160;Advanced Digital Media Boost</b>&#160;improves most 128-bit SIMD&#160;instruction with&#160;single-cycle throughput&#160;</p>
<p style="position:absolute;top:1003px;left:95px;white-space:nowrap" class="ft011">and floating-point&#160;operations.<br/>—&#160;Single-cycle&#160;throughput&#160;of most 128-bit&#160;SIMD&#160;instructions<br/>—&#160;Up to&#160;eight&#160;floating-point operation&#160;per cycle</p>
</div>
</body>
</html>
