<core_definition xmlns="http://www.arm.com/core_definition" xmlns:cr="http://www.arm.com/core_reg" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:tcf="http://com.arm.targetconfigurationeditor" xsi:schemaLocation="http://www.arm.com/core_definition ../Schemas/core_definition.xsd" architecture="ARMv7A">
  <name>PJ4_NS</name>
  <internal_name>88SV581x-v7_PJ4</internal_name>
  <series>A</series>
  <cr:register_list name="Core" display_by_default="true">

    <register xmlns="http://www.arm.com/core_reg" name="R0" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R0</gui_name>
      <description language="en">R0</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R1" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R1</gui_name>
      <description language="en">R1</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R2" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R2</gui_name>
      <description language="en">R2</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R3" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R3</gui_name>
      <description language="en">R3</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R4" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R4</gui_name>
      <description language="en">R4</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R5" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R5</gui_name>
      <description language="en">R5</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R6" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R6</gui_name>
      <description language="en">R6</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R7" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R7</gui_name>
      <description language="en">R7</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R8" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R8</gui_name>
      <description language="en">R8</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R9" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R9</gui_name>
      <description language="en">R9</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R10" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R10</gui_name>
      <description language="en">R10</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R11" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R11</gui_name>
      <description language="en">R11</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R12" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">R12</gui_name>
      <description language="en">R12</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R13" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">SP</gui_name>
      <device_name type="alternative">SP</device_name>
      <description language="en">Stack Pointer</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R14" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">LR</gui_name>
      <device_name type="alternative">LR</device_name>
      <description language="en">Link Register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" name="R15" size="4" access="RW" xml:base="Registers/core_registers.xml">
      <gui_name language="en">PC</gui_name>
      <device_name type="alternative">PC</device_name>
      <description language="en">Program Counter</description>
    </register>


    <register xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="CPSR" size="4" access="RMW" xml:base="Registers/CPSR/V6_7.xml">
      <gui_name language="en">CPSR</gui_name>
      <description language="en">Current Program Status Register</description>

      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N">
        <gui_name language="en">N</gui_name>
        <description language="en">Negative/Less than flag</description>
        <definition>[31]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z">
        <gui_name language="en">Z</gui_name>
        <description language="en">Zero flag</description>
        <definition>[30]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Carry or Borrow or Extend flag</description>
        <definition>[29]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V">
        <gui_name language="en">V</gui_name>
        <description language="en">Overflow flag</description>
        <definition>[28]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q">
        <gui_name language="en">Q</gui_name>
        <description language="en">Saturation flag</description>
        <definition>[27]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT">
        <gui_name language="en">IT</gui_name>
        <description language="en">If-Then execution state</description>
        <definition>[15:10][26:25]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J">
        <gui_name language="en">J</gui_name>
        <description language="en">Jazelle state</description>
        <definition>[24]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE">
        <gui_name language="en">GE</gui_name>
        <description language="en">Greater than or Equal flags, for SIMD instructions</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E">
        <gui_name language="en">E</gui_name>
        <description language="en">Data endianness</description>
        <definition>[9]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">Asynchronous abort disable</description>
        <definition>[8]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">IRQ disable</description>
        <definition>[7]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F">
        <gui_name language="en">F</gui_name>
        <description language="en">FIQ disable</description>
        <definition>[6]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T">
        <gui_name language="en">T</gui_name>
        <description language="en">Thumb state</description>
        <definition>[5]</definition>
      </bitField>
      <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT">
        <gui_name language="en">M</gui_name>
        <description language="en">Mode</description>
        <definition>[4:0]</definition>
      </bitField>

    </register>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="IRQ" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">IRQ</gui_name>
      <description language="en">Banked Core Registers In IRQ mode</description>
      <register name="R13_IRQ" size="4" access="RW">
        <gui_name language="en">SP_IRQ</gui_name>
        <device_name type="alternative">SP_IRQ</device_name>
        <description language="en">Stack Pointer in IRQ mode</description>
      </register>
      <register name="R14_IRQ" size="4" access="RW">
        <gui_name language="en">LR_IRQ</gui_name>
        <device_name type="alternative">LR_IRQ</device_name>
        <description language="en">Link Register in IRQ mode</description>
      </register>
      <register name="SPSR_IRQ" size="4" access="RW">
        <gui_name language="en">SPSR_IRQ</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="FIQ" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">FIQ</gui_name>
      <description language="en">Banked Core Registers In FIQ mode</description>
      <register name="R8_FIQ" size="4" access="RW">
        <gui_name language="en">R8_FIQ</gui_name>
        <description language="en">R8 in FIQ mode</description>
      </register>
      <register name="R9_FIQ" size="4" access="RW">
        <gui_name language="en">R9_FIQ</gui_name>
        <description language="en">R9 in FIQ mode</description>
      </register>
      <register name="R10_FIQ" size="4" access="RW">
        <gui_name language="en">R10_FIQ</gui_name>
        <description language="en">R10 in FIQ mode</description>
      </register>
      <register name="R11_FIQ" size="4" access="RW">
        <gui_name language="en">R11_FIQ</gui_name>
        <description language="en">R11 in FIQ mode</description>
      </register>
      <register name="R12_FIQ" size="4" access="RW">
        <gui_name language="en">R12_FIQ</gui_name>
        <description language="en">R12 in FIQ mode</description>
      </register>
      <register name="R13_FIQ" size="4" access="RW">
        <gui_name language="en">SP_FIQ</gui_name>
        <device_name type="alternative">SP_FIQ</device_name>
        <description language="en">Stack Pointer in FIQ mode</description>
      </register>
      <register name="R14_FIQ" size="4" access="RW">
        <gui_name language="en">LR_FIQ</gui_name>
        <device_name type="alternative">LR_FIQ</device_name>
        <description language="en">Link Register in FIQ mode</description>
      </register>
      <register name="SPSR_FIQ" size="4" access="RW">
        <gui_name language="en">SPSR_FIQ</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="UND" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">UND</gui_name>
      <description language="en">Banked Core Registers In UND mode</description>
      <register name="R13_UND" size="4" access="RW">
        <gui_name language="en">SP_UND</gui_name>
        <device_name type="alternative">SP_UND</device_name>
        <description language="en">Stack Pointer in UND mode</description>
      </register>
      <register name="R14_UND" size="4" access="RW">
        <gui_name language="en">LR_UND</gui_name>
        <device_name type="alternative">LR_UND</device_name>
        <description language="en">Link Register in UND mode</description>
      </register>
      <register name="SPSR_UND" size="4" access="RW">
        <gui_name language="en">SPSR_UND</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="ABT" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">ABT</gui_name>
      <description language="en">Banked Core Registers In ABT mode</description>
      <register name="R13_ABT" size="4" access="RW">
        <gui_name language="en">SP_ABT</gui_name>
        <device_name type="alternative">SP_ABT</device_name>
        <description language="en">Stack Pointer in ABT mode</description>
      </register>
      <register name="R14_ABT" size="4" access="RW">
        <gui_name language="en">LR_ABT</gui_name>
        <device_name type="alternative">LR_ABT</device_name>
        <description language="en">Link Register in ABT mode</description>
      </register>
      <register name="SPSR_ABT" size="4" access="RW">
        <gui_name language="en">SPSR_ABT</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="SVC" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">SVC</gui_name>
      <description language="en">Banked Core Registers In SVC mode</description>
      <register name="R13_SVC" size="4" access="RW">
        <gui_name language="en">SP_SVC</gui_name>
        <device_name type="alternative">SP_SVC</device_name>
        <description language="en">Stack Pointer in SVC mode</description>
      </register>
      <register name="R14_SVC" size="4" access="RW">
        <gui_name language="en">LR_SVC</gui_name>
        <device_name type="alternative">LR_SVC</device_name>
        <description language="en">Link Register in SVC mode</description>
      </register>
      <register name="SPSR_SVC" size="4" access="RW">
        <gui_name language="en">SPSR_SVC</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="USR" xml:base="Registers/banked_registers_V6_7.xml">
      <gui_name language="en">USR</gui_name>
      <description language="en">Banked Core Registers In USR mode</description>
      <register name="R8_USR" size="4" access="RW">
        <gui_name language="en">R8_USR</gui_name>
        <description language="en">R8 in USR mode</description>
      </register>
      <register name="R9_USR" size="4" access="RW">
        <gui_name language="en">R9_USR</gui_name>
        <description language="en">R9 in USR mode</description>
      </register>
      <register name="R10_USR" size="4" access="RW">
        <gui_name language="en">R10_USR</gui_name>
        <description language="en">R10 in USR mode</description>
      </register>
      <register name="R11_USR" size="4" access="RW">
        <gui_name language="en">R11_USR</gui_name>
        <description language="en">R11 in USR mode</description>
      </register>
      <register name="R12_USR" size="4" access="RW">
        <gui_name language="en">R12_USR</gui_name>
        <description language="en">R12 in USR mode</description>
      </register>
      <register name="R13_USR" size="4" access="RW">
        <gui_name language="en">SP_USR</gui_name>
        <device_name type="alternative">SP_USR</device_name>
        <description language="en">Stack Pointer in USR mode</description>
      </register>
      <register name="R14_USR" size="4" access="RW">
        <gui_name language="en">LR_USR</gui_name>
        <device_name type="alternative">LR_USR</device_name>
        <description language="en">Link Register in USR mode</description>
      </register>
    </register_group>


    <register_group xmlns="http://www.arm.com/core_reg" xmlns:xi="http://www.w3.org/2001/XInclude" name="MON" xml:base="Registers/tz_registers.xml">
      <gui_name language="en">MON</gui_name>
      <description language="en">Banked Core Registers In MON mode</description>
      <register name="R13_MON" size="4" access="RW">
        <gui_name language="en">SP_MON</gui_name>
        <device_name type="alternative">SP_MON</device_name>
        <description language="en">Stack Pointer in MON mode</description>
      </register>
      <register name="R14_MON" size="4" access="RW">
        <gui_name language="en">LR_MON</gui_name>
        <device_name type="alternative">LR_MON</device_name>
        <description language="en">Link Register in MON mode</description>
      </register>
      <register name="SPSR_MON" size="4" access="RW">
        <gui_name language="en">SPSR_MON</gui_name>
        <description language="en">Saved Program Status Register</description>

        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="N" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">N</gui_name>
          <description language="en">Negative/Less than flag</description>
          <definition>[31]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Z" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Z</gui_name>
          <description language="en">Zero flag</description>
          <definition>[30]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="C" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">C</gui_name>
          <description language="en">Carry or Borrow or Extend flag</description>
          <definition>[29]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="V" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">V</gui_name>
          <description language="en">Overflow flag</description>
          <definition>[28]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="Q" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">Q</gui_name>
          <description language="en">Saturation flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="IT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">IT</gui_name>
          <description language="en">If-Then execution state</description>
          <definition>[15:10][26:25]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="J" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">J</gui_name>
          <description language="en">Jazelle state</description>
          <definition>[24]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="GE" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">GE</gui_name>
          <description language="en">Greater than or Equal flags, for SIMD instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="E" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">E</gui_name>
          <description language="en">Data endianness</description>
          <definition>[9]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="A" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">A</gui_name>
          <description language="en">Asynchronous abort disable</description>
          <definition>[8]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="I" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">I</gui_name>
          <description language="en">IRQ disable</description>
          <definition>[7]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="F" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">F</gui_name>
          <description language="en">FIQ disable</description>
          <definition>[6]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="T" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">T</gui_name>
          <description language="en">Thumb state</description>
          <definition>[5]</definition>
        </bitField>
        <bitField xmlns="http://www.arm.com/core_reg" conditional="false" name="M" enumerationId="CPSR_MODE_BIT" xml:base="CPSR/psrfields_V6_7.xml">
          <gui_name language="en">M</gui_name>
          <description language="en">Mode</description>
          <definition>[4:0]</definition>
        </bitField>

      </register>
    </register_group>

    <!-- Mode enum vals -->

    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CPSR_MODE_BIT" values="USR=0x10,FIQ=0x11,IRQ=0x12,SVC=0x13,ABT=0x17,UND=0x1B,SYS=0x1F" xml:base="Registers/CPSR/V6_7.xml"/>

  </cr:register_list>
  <cr:register_list name="CP15">

    <register_group xmlns="http://www.arm.com/core_reg" name="Sys_Control_Config" xml:base="Registers/CP15/PJ4.xml">
      <gui_name language="en">System</gui_name>
      <description language="en">System Control and Configuration</description>
      <register access="RW" name="CONTROL" size="4">
        <gui_name language="en">CP15_CONTROL</gui_name>
        <alias_name>CP15_CONTROL</alias_name>
        <device_name type="rvi">CP15_CONTROL</device_name>
        <device_name type="cadi">CP15_CONTROL</device_name>
        <description language="en">Control register</description>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="30" low_bit="30" name="TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Thumb exception enable bit</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="29" low_bit="29" name="FA">
          <gui_name language="en">FA</gui_name>
          <description language="en">This bit controls the Force AP functionality in the MMU that generates Access Bit faults.</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="28" low_bit="28" name="TR">
          <gui_name language="en">TR</gui_name>
          <description language="en">This bit controls the TEX remap functionality in the MMU.</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CONTROL_NMFI" high_bit="27" low_bit="27" name="NMFI" access="RO">
          <gui_name language="en">RO</gui_name>
          <description language="en">This is the Non-Maskable Fast Interrupt enable bit.</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CONTROL_EE" high_bit="25" low_bit="25" name="EE">
          <gui_name language="en">EE</gui_name>
          <description language="en">Determines how the E bit in the CPSR is set on an exception</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="24" low_bit="24" name="VE">
          <gui_name language="en">VE</gui_name>
          <description language="en">This bit enables the VIC interface to determine interrupt vectors.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CONTROL_XP" high_bit="23" low_bit="23" name="XP">
          <gui_name language="en">XP</gui_name>
          <description language="en">This bit enables extended page tables to be configured for the hardware page translation mechanism.</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="22" low_bit="22" name="U">
          <gui_name language="en">U</gui_name>
          <description language="en">Enables unaligned data access operations, including mixed little/big endian operation</description>
          <definition>[22]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CONTROL_FI" high_bit="21" low_bit="21" name="FI">
          <gui_name language="en">FI</gui_name>
          <description language="en">FI</description>
          <definition>[21]</definition>
        </bitField>
        <bitField conditional="false" high_bit="18" low_bit="18" name="IT">
          <gui_name language="en">IT</gui_name>
          <description language="en">This field is deprecated.</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" high_bit="16" low_bit="16" name="DT">
          <gui_name language="en">DT</gui_name>
          <description language="en">This field is deprecated.</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CONTROL_V" high_bit="13" low_bit="13" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">This bit defines the location of exception vectors.</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="12" low_bit="12" name="I">
          <gui_name language="en">I</gui_name>
          <description language="en">Determines if instructions can be cached in any instruction cache at any cache level</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="11" low_bit="11" name="BPU">
          <gui_name language="en">BPU</gui_name>
          <description language="en">Enables the branch prediction unit</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="2" low_bit="2" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Determines if data can be cached in a data or unified cache at any cache level</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="1" low_bit="1" name="A">
          <gui_name language="en">A</gui_name>
          <description language="en">This bit enables data address alignment fault checking.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="0" low_bit="0" name="M">
          <gui_name language="en">M</gui_name>
          <description language="en">Enables the MMU</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID" size="4">
        <gui_name language="en">CP15_ID</gui_name>
        <alias_name>CP15_ID</alias_name>
        <device_name type="rvi">CP15_ID</device_name>
        <device_name type="cadi">CP15_ID</device_name>
        <description language="en">CP15 main ID</description>
        <bitField conditional="false" enumerationId="E_ID_IMP" high_bit="31" low_bit="24" name="Implementor">
          <gui_name language="en">Implementor</gui_name>
          <description language="en">Indicates the implementor</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" high_bit="23" low_bit="20" name="Variant">
          <gui_name language="en">Variant</gui_name>
          <description language="en">Indicates the variant number or major revision of the processor</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="19" low_bit="16" name="Architecture">
          <gui_name language="en">Architecture</gui_name>
          <description language="en">Indicates whether the architecture is given in the feature registers</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="4" name="Primary_Part_Number">
          <gui_name language="en">Primary_Part_Number</gui_name>
          <description language="en">Indicates the part number</description>
          <definition>[15:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="Product_Revision_Number">
          <gui_name language="en">Product_Revision_Number</gui_name>
          <description language="en">Indicates the revision number or minor revision of the processor</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="MULTIPROCESSOR_ID" size="4">
        <gui_name language="en">CP15_MULTIPROCESSOR_ID</gui_name>
        <alias_name>CP15_MULTIPROCESSOR_ID</alias_name>
        <device_name type="rvi">CP15_MULTIPROCESSOR_ID</device_name>
        <device_name type="cadi">CP15_MULTIPROCESSOR_ID</device_name>
        <description language="en">Multiprocessor ID</description>
      </register>
      <register access="RO" name="ID_PFR0" size="4">
        <gui_name language="en">CP15_ID_PFR0</gui_name>
        <alias_name>CP15_ID_PFR0</alias_name>
        <device_name type="rvi">CP15_ID_PFR0</device_name>
        <device_name type="cadi">CP15_ID_PFR0</device_name>
        <description language="en">Processor feature register 0</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="15" low_bit="12" name="STATE3">
          <gui_name language="en">STATE3</gui_name>
          <description language="en">Indicates support for Thumb Execution Environment (ThumbEE).</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="11" low_bit="8" name="STATE2">
          <gui_name language="en">STATE2</gui_name>
          <description language="en">Indicates support for Jazelle extension interface.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT_3" high_bit="7" low_bit="4" name="STATE1">
          <gui_name language="en">STATE1</gui_name>
          <description language="en">Indicates the type of Thumb encoding that the processor supports.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="3" low_bit="0" name="STATE0">
          <gui_name language="en">STATE0</gui_name>
          <description language="en">Indicates support for ARM instruction set.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_PFR1" size="4">
        <gui_name language="en">CP15_ID_PFR1</gui_name>
        <alias_name>CP15_ID_PFR1</alias_name>
        <device_name type="rvi">CP15_ID_PFR1</device_name>
        <device_name type="cadi">CP15_ID_PFR1</device_name>
        <description language="en">Processor feature register 1</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="11" low_bit="8" name="Microcontroller_Programmers_Model">
          <gui_name language="en">Microcontroller_Programmers_Model</gui_name>
          <description language="en">Indicates support for microcontroller programmer's model.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="7" low_bit="4" name="Security_Extensions">
          <gui_name language="en">Security_Extensions</gui_name>
          <description language="en">Indicates support for Security Extensions Architecture v1.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="3" low_bit="0" name="Programmers_Model">
          <gui_name language="en">Programmers_Model</gui_name>
          <description language="en">Indicates support for standard ARMv4 programmer's model</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_DFR0" size="4">
        <gui_name language="en">CP15_ID_DFR0</gui_name>
        <alias_name>CP15_ID_DFR0</alias_name>
        <device_name type="rvi">CP15_ID_DFR0</device_name>
        <device_name type="cadi">CP15_ID_DFR0</device_name>
        <description language="en">Debug feature register 0</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="23" low_bit="20" name="Microcontroller_Debug">
          <gui_name language="en">Microcontroller_Debug</gui_name>
          <description language="en">Indicates support for the microcontroller debug model - memory-mapped.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="19" low_bit="16" name="_19_16">
          <gui_name language="en">_19_16</gui_name>
          <description language="en">Indicates support for the trace debug model - memory-mapped.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="15" low_bit="12" name="_15_12">
          <gui_name language="en">_15_12</gui_name>
          <description language="en">Indicates support for the coprocessor-based trace debug model - coprocessor.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT_4" high_bit="11" low_bit="8" name="_11_8">
          <gui_name language="en">_11_8</gui_name>
          <description language="en">Indicates support for the memory-mapped debug model.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="7" low_bit="4" name="_7_4">
          <gui_name language="en">_7_4</gui_name>
          <description language="en">Indicates support for the secure debug model - coprocessor.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="3" low_bit="0" name="_3_0">
          <gui_name language="en">_3_0</gui_name>
          <description language="en">Indicates support for the coprocessor debug model.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_AFR0" size="4">
        <gui_name language="en">CP15_ID_AFR0</gui_name>
        <alias_name>CP15_ID_AFR0</alias_name>
        <device_name type="rvi">CP15_ID_AFR0</device_name>
        <device_name type="cadi">CP15_ID_AFR0</device_name>
        <description language="en">Auxiliary feature register 0</description>
      </register>
      <register access="RO" name="ID_MMFR0" size="4">
        <gui_name language="en">CP15_ID_MMFR0</gui_name>
        <alias_name>CP15_ID_MMFR0</alias_name>
        <device_name type="rvi">CP15_ID_MMFR0</device_name>
        <device_name type="cadi">CP15_ID_MMFR0</device_name>
        <description language="en">Memory model feature register 0</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="27" low_bit="24" name="FCSE">
          <gui_name language="en">FCSE</gui_name>
          <description language="en">Indicates support for fast context switch memory mappings.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="23" low_bit="20" name="Auxiliary_Register_Support">
          <gui_name language="en">Auxiliary_Register_Support</gui_name>
          <description language="en">Indicates support for Auxiliary Control Register.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="19" low_bit="16" name="TCM">
          <gui_name language="en">TCM</gui_name>
          <description language="en">Indicates support for TCM and associated DMA.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="15" low_bit="12" name="Outer_Shareable">
          <gui_name language="en">Outer_Shareable</gui_name>
          <description language="en">Indicates support for outer shareable attribute.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="11" low_bit="8" name="Cache_Coherence_Support">
          <gui_name language="en">Cache_Coherence_Support</gui_name>
          <description language="en">Indicates support for cache coherency maintenance.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="7" low_bit="4" name="PMSA">
          <gui_name language="en">PMSA</gui_name>
          <description language="en">Indicates support for Protected Memory System Architecture (PMSA).</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT_3" high_bit="3" low_bit="0" name="VMSA">
          <gui_name language="en">VMSA</gui_name>
          <description language="en">Indicates support for Virtual Memory System Architecture (VMSA).</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR1" size="4">
        <gui_name language="en">CP15_ID_MMFR1</gui_name>
        <alias_name>CP15_ID_MMFR1</alias_name>
        <device_name type="rvi">CP15_ID_MMFR1</device_name>
        <device_name type="cadi">CP15_ID_MMFR1</device_name>
        <description language="en">Memory model feature register 1</description>
        <bitField conditional="false" enumerationId="E_MMFR1_BTB" high_bit="31" low_bit="28" name="BTB">
          <gui_name language="en">BTB</gui_name>
          <description language="en">Indicates support for branch target buffer.</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="27" low_bit="24" name="L1_DCache_Test_Clean">
          <gui_name language="en">L1_DCache_Test_Clean</gui_name>
          <description language="en">Indicates support for test and clean operations on data cache, Harvard or unified architecture.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="23" low_bit="20" name="L1_Cache_All_Maintenance_UA">
          <gui_name language="en">L1_Cache_All_Maintenance_UA</gui_name>
          <description language="en">Indicates support for L1 cache, all maintenance operations, unified architecture.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="19" low_bit="16" name="L1_Cache_All_Maintenance_HA">
          <gui_name language="en">L1_Cache_All_Maintenance_HA</gui_name>
          <description language="en">Indicates support for L1 cache, all maintenance operations, Harvard architecture.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="15" low_bit="12" name="L1_Cache_by_SA_Maintenance_UA">
          <gui_name language="en">L1_Cache_by_SA_Maintenance_UA</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by set and way, unified architecture.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="11" low_bit="8" name="L1_Cache_by_SA_Maintenance_HA">
          <gui_name language="en">L1_Cache_by_SA_Maintenance_HA</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by set and way, Harvard architecture.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="7" low_bit="4" name="L1_Cache_by_MVA_Maintenance_UA">
          <gui_name language="en">L1_Cache_by_MVA_Maintenance_UA</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by MVA, unified architecture.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="3" low_bit="0" name="L1_Cache_by_MVA_Maintenance_HA">
          <gui_name language="en">L1_Cache_by_MVA_Maintenance_HA</gui_name>
          <description language="en">Indicates support for L1 cache line maintenance operations by MVA, Harvard architecture.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR2" size="4">
        <gui_name language="en">CP15_ID_MMFR2</gui_name>
        <alias_name>CP15_ID_MMFR2</alias_name>
        <device_name type="rvi">CP15_ID_MMFR2</device_name>
        <device_name type="cadi">CP15_ID_MMFR2</device_name>
        <description language="en">Memory model feature register 2</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="31" low_bit="28" name="_31_28">
          <gui_name language="en">_31_28</gui_name>
          <description language="en">Indicates support for hardware access flag.</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="27" low_bit="24" name="WFI">
          <gui_name language="en">WFI</gui_name>
          <description language="en">Indicates support for wait-for-interrupt stalling.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT_2" high_bit="23" low_bit="20" name="_23_20">
          <gui_name language="en">_23_20</gui_name>
          <description language="en">Indicates support for memory barrier operations.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT_2" high_bit="19" low_bit="16" name="_19_16">
          <gui_name language="en">_19_16</gui_name>
          <description language="en">Indicates support for TLB maintenance operations, unified architecture.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT_2" high_bit="15" low_bit="12" name="_15_12">
          <gui_name language="en">_15_12</gui_name>
          <description language="en">Indicates support for TLB maintenance operations, Harvard architecture.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="11" low_bit="8" name="_11_8">
          <gui_name language="en">_11_8</gui_name>
          <description language="en">Indicates support for cache maintenance range operations, Harvard architecture.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="7" low_bit="4" name="_7_4">
          <gui_name language="en">_7_4</gui_name>
          <description language="en">Indicates support for background prefetch cache range operations, Harvard architecture.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="3" low_bit="0" name="_3_0">
          <gui_name language="en">_3_0</gui_name>
          <description language="en">Indicates support for foreground prefetch cache range operations, Harvard architecture.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR3" size="4">
        <gui_name language="en">CP15_ID_MMFR3</gui_name>
        <alias_name>CP15_ID_MMFR3</alias_name>
        <device_name type="rvi">CP15_ID_MMFR3</device_name>
        <device_name type="cadi">CP15_ID_MMFR3</device_name>
        <description language="en">Memory model feature register 3</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT_2" high_bit="11" low_bit="8" name="_11_8">
          <gui_name language="en">_11_8</gui_name>
          <description language="en">Indicates support for branch predictor maintenance operations.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="7" low_bit="4" name="_7_4">
          <gui_name language="en">_7_4</gui_name>
          <description language="en">Indicates support for invalidate cache by set and way, clean by set and way, and invalidate and clean by set and way.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="3" low_bit="0" name="_3_0">
          <gui_name language="en">_3_0</gui_name>
          <description language="en">Indicates support for invalidate cache by MVA, clean by MVA, invalidate and clean by MVA, and invalidate all.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR0" size="4">
        <gui_name language="en">CP15_ID_ISAR0</gui_name>
        <alias_name>CP15_ID_ISAR0</alias_name>
        <device_name type="rvi">CP15_ID_ISAR0</device_name>
        <device_name type="cadi">CP15_ID_ISAR0</device_name>
        <description language="en">Instruction set attributes register 0</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="27" low_bit="24" name="Divide_Instructions">
          <gui_name language="en">Divide_Instructions</gui_name>
          <description language="en">Indicates support for divide instructions.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="23" low_bit="20" name="Debug_Instructions">
          <gui_name language="en">Debug_Instructions</gui_name>
          <description language="en">Indicates support for debug instructions.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ISAR0_COP_INST" high_bit="19" low_bit="16" name="Coprocessor_Instructions">
          <gui_name language="en">Coprocessor_Instructions</gui_name>
          <description language="en">Indicates support for coprocessor instructions. This field reads as zero (RAZ).</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="15" low_bit="12" name="CMP_Branch_Instructions">
          <gui_name language="en">CMP_Branch_Instructions</gui_name>
          <description language="en">Indicates support for combined compare and branch instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="11" low_bit="8" name="Bit_Field_Instructions">
          <gui_name language="en">Bit_Field_Instructions</gui_name>
          <description language="en">Indicates support for bitfield instructions.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="7" low_bit="4" name="Bit_Count_Instructions">
          <gui_name language="en">Bit_Count_Instructions</gui_name>
          <description language="en">Indicates support for bit counting instructions.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="3" low_bit="0" name="Atomic_Load_Store_Instructions">
          <gui_name language="en">Atomic_Load_Store_Instructions</gui_name>
          <description language="en">Indicates support for atomic load and store instructions.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR1" size="4">
        <gui_name language="en">CP15_ID_ISAR1</gui_name>
        <alias_name>CP15_ID_ISAR1</alias_name>
        <device_name type="rvi">CP15_ID_ISAR1</device_name>
        <device_name type="cadi">CP15_ID_ISAR1</device_name>
        <description language="en">Instruction set attributes register 1</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="31" low_bit="28" name="Jazelle">
          <gui_name language="en">Jazelle</gui_name>
          <description language="en">Indicates support for Jazelle instructions.</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT_3" high_bit="27" low_bit="24" name="Interworking_Instructions">
          <gui_name language="en">Interworking_Instructions</gui_name>
          <description language="en">Indicates support for instructions that branch between ARM and Thumb code.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="23" low_bit="20" name="Immediate_Instructions">
          <gui_name language="en">Immediate_Instructions</gui_name>
          <description language="en">Indicates support for immediate instructions.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="19" low_bit="16" name="ITE_Instructions">
          <gui_name language="en">ITE_Instructions</gui_name>
          <description language="en">Indicates support for If-Then instructions.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT_2" high_bit="15" low_bit="12" name="Extend_Instructions">
          <gui_name language="en">Extend_Instructions</gui_name>
          <description language="en">Indicates support for sign or zero extend instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="11" low_bit="8" name="Exception2">
          <gui_name language="en">Exception2</gui_name>
          <description language="en">Indicates support for exception 2 instructions.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="7" low_bit="4" name="Exception1">
          <gui_name language="en">Exception1</gui_name>
          <description language="en">Indicates support for exception 1 instructions.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="3" low_bit="0" name="Endianness">
          <gui_name language="en">Endianness</gui_name>
          <description language="en">Indicates support for endianness control instructions.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR2" size="4">
        <gui_name language="en">CP15_ID_ISAR2</gui_name>
        <alias_name>CP15_ID_ISAR2</alias_name>
        <device_name type="rvi">CP15_ID_ISAR2</device_name>
        <device_name type="cadi">CP15_ID_ISAR2</device_name>
        <description language="en">Instruction set attributes register 2</description>
        <bitField conditional="false" enumerationId="E_ISAR2_REV_INST" high_bit="31" low_bit="28" name="Reversal_Instructions">
          <gui_name language="en">Reversal_Instructions</gui_name>
          <description language="en">Indicates support for reversal instructions.</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="27" low_bit="24" name="PSR">
          <gui_name language="en">PSR</gui_name>
          <description language="en">Indicates support for PSR instructions.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT_2" high_bit="23" low_bit="20" name="Unsigned_Multiply_Instructions">
          <gui_name language="en">Unsigned_Multiply_Instructions</gui_name>
          <description language="en">Indicates support for advanced unsigned multiply instructions.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT_3" high_bit="19" low_bit="16" name="Signed_Multiply_Instructions">
          <gui_name language="en">Signed_Multiply_Instructions</gui_name>
          <description language="en">Indicates support for advanced signed multiply instructions.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ISAR2_MUL_INST" high_bit="15" low_bit="12" name="Multiply_Instructions">
          <gui_name language="en">Multiply_Instructions</gui_name>
          <description language="en">Indicates support for multiply instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ISAR2_MAI_INST" high_bit="11" low_bit="8" name="Multi_Access_Interruptible_Instructions">
          <gui_name language="en">Multi_Access_Interruptible_Instructions</gui_name>
          <description language="en">Indicates support for multi-access interruptible instructions.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ISAR2_MH_INST" high_bit="7" low_bit="4" name="Memory_Hint_Instructions">
          <gui_name language="en">Memory_Hint_Instructions</gui_name>
          <description language="en">Indicates support for memory hint instructions.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="3" low_bit="0" name="LDST_Instructions">
          <gui_name language="en">LDST_Instructions</gui_name>
          <description language="en">Indicates support for load and store instructions.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR3" size="4">
        <gui_name language="en">CP15_ID_ISAR3</gui_name>
        <alias_name>CP15_ID_ISAR3</alias_name>
        <device_name type="rvi">CP15_ID_ISAR3</device_name>
        <device_name type="cadi">CP15_ID_ISAR3</device_name>
        <description language="en">Instruction set attributes register 3</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="31" low_bit="28" name="Thumb2EE_Instructions">
          <gui_name language="en">Thumb2EE_Instructions</gui_name>
          <description language="en">Indicates support for Thumb2 Executable Environment Extension instructions.</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="27" low_bit="24" name="NOP_Instructions">
          <gui_name language="en">NOP_Instructions</gui_name>
          <description language="en">Indicates support for true NOP instructions.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="23" low_bit="20" name="Thumb_Copy_Instructions">
          <gui_name language="en">Thumb_Copy_Instructions</gui_name>
          <description language="en">Indicates support for Thumb copy instructions.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="19" low_bit="16" name="Table_Branch_Instructions">
          <gui_name language="en">Table_Branch_Instructions</gui_name>
          <description language="en">Indicates support for table branch instructions.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ISAR3_SP_INST" high_bit="15" low_bit="12" name="SYNC_PRIM_Instructions">
          <gui_name language="en">SYNC_PRIM_Instructions</gui_name>
          <description language="en">Indicates support for synchronization primitive instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="11" low_bit="8" name="SVC_Instructions">
          <gui_name language="en">SVC_Instructions</gui_name>
          <description language="en">Indicates support for SVC instructions.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ISAR3_SVC_INST" high_bit="7" low_bit="4" name="SIMD_Instructions">
          <gui_name language="en">SIMD_Instructions</gui_name>
          <description language="en">Indicates support for Single Instruction Multiple Data (SIMD) instructions.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="3" low_bit="0" name="Saturate_Instructions">
          <gui_name language="en">Saturate_Instructions</gui_name>
          <description language="en">Indicates support for saturate instructions.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR4" size="4">
        <gui_name language="en">CP15_ID_ISAR4</gui_name>
        <alias_name>CP15_ID_ISAR4</alias_name>
        <device_name type="rvi">CP15_ID_ISAR4</device_name>
        <device_name type="cadi">CP15_ID_ISAR4</device_name>
        <description language="en">Instruction set attributes register 4</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="27" low_bit="24" name="PSR_M_Instructions">
          <gui_name language="en">PSR_M_Instructions</gui_name>
          <description language="en">Indicates support for PSR_M Instructions.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="23" low_bit="20" name="Synchronization_Primitives">
          <gui_name language="en">Synchronization_Primitives</gui_name>
          <description language="en">Indicates fractional support for synchronization primitives.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="19" low_bit="16" name="Barrier_Instructions">
          <gui_name language="en">Barrier_Instructions</gui_name>
          <description language="en">Indicates support for barrier instructions.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="15" low_bit="12" name="SMC">
          <gui_name language="en">SMC</gui_name>
          <description language="en">Indicates support for SMC instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="11" low_bit="8" name="WriteBack_Instructions">
          <gui_name language="en">WriteBack_Instructions</gui_name>
          <description language="en">Indicates support for write-back instructions.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ISAR4_WS_INST" high_bit="7" low_bit="4" name="WithShift_Instructions">
          <gui_name language="en">WithShift_Instructions</gui_name>
          <description language="en">Indicates support for with-shift instructions.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ISAR4_UNP_INST" high_bit="3" low_bit="0" name="Unprivileged_Instructions">
          <gui_name language="en">Unprivileged_Instructions</gui_name>
          <description language="en">Indicates support for Unprivileged instructions.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR5" size="4">
        <gui_name language="en">CP15_ID_ISAR5</gui_name>
        <alias_name>CP15_ID_ISAR5</alias_name>
        <device_name type="rvi">CP15_ID_ISAR5</device_name>
        <device_name type="cadi">CP15_ID_ISAR5</device_name>
        <description language="en">Instruction set attributes register 5</description>
      </register>
      <register access="RO" name="SILICON_ID" size="4">
        <gui_name language="en">CP15_SILICON_ID</gui_name>
        <alias_name>CP15_SILICON_ID</alias_name>
        <device_name type="rvi">CP15_SILICON_ID</device_name>
        <device_name type="cadi">CP15_SILICON_ID</device_name>
        <description language="en">Silicon ID</description>
      </register>
      <register access="RW" name="AUXILIARY_CONTROL" size="4">
        <gui_name language="en">CP15_AUXILIARY_CONTROL</gui_name>
        <alias_name>CP15_AUXILIARY_CONTROL</alias_name>
        <device_name type="rvi">CP15_AUXILIARY_CONTROL</device_name>
        <device_name type="cadi">CP15_AUXILIARY_CONTROL</device_name>
        <description language="en">Auxiliary control register</description>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="3" low_bit="3" name="L1_Parity_ON">
          <gui_name language="en">L1_Parity_ON</gui_name>
          <description language="en">Enables L1 cache parity checking.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="1" low_bit="1" name="L2EN">
          <gui_name language="en">L2EN</gui_name>
          <description language="en">Enables L2 cache parity checking.</description>
          <definition>[1]</definition>
        </bitField>
      </register>
      <register access="RW" name="COPROCESSOR_ACCESS_CONTROL" size="4">
        <gui_name language="en">CP15_COPROCESSOR_ACCESS_CONTROL</gui_name>
        <alias_name>CP15_COPROCESSOR_ACCESS_CONTROL</alias_name>
        <device_name type="rvi">CP15_COPROCESSOR_ACCESS_CONTROL</device_name>
        <device_name type="cadi">CP15_COPROCESSOR_ACCESS_CONTROL</device_name>
        <description language="en">Coprocessor access control register</description>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" high_bit="27" low_bit="26" name="cp13">
          <gui_name language="en">cp13</gui_name>
          <description language="en">Defines access permissions for the CP13 coprocessor.</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" high_bit="25" low_bit="24" name="cp12">
          <gui_name language="en">cp12</gui_name>
          <description language="en">Defines access permissions for the CP12 coprocessor.</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" high_bit="23" low_bit="22" name="cp11">
          <gui_name language="en">cp11</gui_name>
          <description language="en">Defines access permissions for the CP11 coprocessor.</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" high_bit="21" low_bit="20" name="cp10">
          <gui_name language="en">cp10</gui_name>
          <description language="en">Defines access permissions for the CP10 coprocessor.</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" high_bit="19" low_bit="18" name="cp9">
          <gui_name language="en">cp9</gui_name>
          <description language="en">Defines access permissions for the CP9 coprocessor.</description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" high_bit="17" low_bit="16" name="cp8">
          <gui_name language="en">cp8</gui_name>
          <description language="en">Defines access permissions for the CP8 coprocessor.</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" high_bit="15" low_bit="14" name="cp7">
          <gui_name language="en">cp7</gui_name>
          <description language="en">Defines access permissions for the CP7 coprocessor.</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" high_bit="13" low_bit="12" name="cp6">
          <gui_name language="en">cp6</gui_name>
          <description language="en">Defines access permissions for the CP6 coprocessor.</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" high_bit="11" low_bit="10" name="cp5">
          <gui_name language="en">cp5</gui_name>
          <description language="en">Defines access permissions for the CP5 coprocessor.</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" high_bit="9" low_bit="8" name="cp4">
          <gui_name language="en">cp4</gui_name>
          <description language="en">Defines access permissions for the CP4 coprocessor.</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" high_bit="7" low_bit="6" name="cp3">
          <gui_name language="en">cp3</gui_name>
          <description language="en">Defines access permissions for the CP3 coprocessor.</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" high_bit="5" low_bit="4" name="cp2">
          <gui_name language="en">cp2</gui_name>
          <description language="en">Defines access permissions for the CP2 coprocessor.</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" high_bit="3" low_bit="2" name="cp1">
          <gui_name language="en">cp1</gui_name>
          <description language="en">Defines access permissions for the CP1 coprocessor.</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" high_bit="1" low_bit="0" name="cp0">
          <gui_name language="en">cp0</gui_name>
          <description language="en">Defines access permissions for the CP0 coprocessor.</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="SECURE_CONFIGURATION" size="4">
        <gui_name language="en">CP15_SECURE_CONFIGURATION</gui_name>
        <alias_name>CP15_SECURE_CONFIGURATION</alias_name>
        <device_name type="rvi">CP15_SECURE_CONFIGURATION</device_name>
        <device_name type="cadi">CP15_SECURE_CONFIGURATION</device_name>
        <description language="en">Secure configuration register</description>
        <bitField conditional="false" enumerationId="E_NS" high_bit="0" low_bit="0" name="NS">
          <gui_name language="en">NS</gui_name>
          <description language="en">Defines the operation of the processor</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="SECURE_DEBUG_ENABLE" size="4">
        <gui_name language="en">CP15_SECURE_DEBUG_ENABLE</gui_name>
        <alias_name>CP15_SECURE_DEBUG_ENABLE</alias_name>
        <device_name type="rvi">CP15_SECURE_DEBUG_ENABLE</device_name>
        <device_name type="cadi">CP15_SECURE_DEBUG_ENABLE</device_name>
        <description language="en">Secure debug enable register</description>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="1" low_bit="1" name="SUNIDEN">
          <gui_name language="en">SUNIDEN</gui_name>
          <description language="en">Enables secure User non-invasive debug</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="0" low_bit="0" name="SUIDEN">
          <gui_name language="en">SUIDEN</gui_name>
          <description language="en">Enables secure User invasive debug</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NS_ACCESS_CONTROL" size="4">
        <gui_name language="en">CP15_NS_ACCESS_CONTROL</gui_name>
        <alias_name>CP15_NS_ACCESS_CONTROL</alias_name>
        <device_name type="rvi">CP15_NS_ACCESS_CONTROL</device_name>
        <device_name type="cadi">CP15_NS_ACCESS_CONTROL</device_name>
        <description language="en">Non-secure access control register</description>
        <bitField conditional="false" enumerationId="E_SECURITY" high_bit="17" low_bit="17" name="TL">
          <gui_name language="en">TL</gui_name>
          <description language="en">Determines if lockable translation table entries can be allocated in Non-secure state.</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_SECURITY" high_bit="16" low_bit="16" name="CL">
          <gui_name language="en">CL</gui_name>
          <description language="en">Determines if lockdown entries can be allocated within the L2 cache in Non-secure state.</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_SECURITY" high_bit="13" low_bit="13" name="CP13">
          <gui_name language="en">CP13</gui_name>
          <description language="en">Determines permission to access the CP13 in the Non-secure state.</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_SECURITY" high_bit="12" low_bit="12" name="CP12">
          <gui_name language="en">CP12</gui_name>
          <description language="en">Determines permission to access the CP12 in the Non-secure state.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_SECURITY" high_bit="11" low_bit="11" name="CP11">
          <gui_name language="en">CP11</gui_name>
          <description language="en">Determines permission to access the CP11 in the Non-secure state.</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_SECURITY" high_bit="10" low_bit="10" name="CP10">
          <gui_name language="en">CP10</gui_name>
          <description language="en">Determines permission to access the CP10 in the Non-secure state.</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_SECURITY" high_bit="9" low_bit="9" name="CP9">
          <gui_name language="en">CP9</gui_name>
          <description language="en">Determines permission to access the CP9 in the Non-secure state.</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_SECURITY" high_bit="8" low_bit="8" name="CP8">
          <gui_name language="en">CP8</gui_name>
          <description language="en">Determines permission to access the CP8 in the Non-secure state.</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_SECURITY" high_bit="7" low_bit="7" name="CP7">
          <gui_name language="en">CP7</gui_name>
          <description language="en">Determines permission to access the CP7 in the Non-secure state.</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_SECURITY" high_bit="6" low_bit="6" name="CP6">
          <gui_name language="en">CP6</gui_name>
          <description language="en">Determines permission to access the CP6 in the Non-secure state.</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_SECURITY" high_bit="5" low_bit="5" name="CP5">
          <gui_name language="en">CP5</gui_name>
          <description language="en">Determines permission to access the CP5 in the Non-secure state.</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_SECURITY" high_bit="4" low_bit="4" name="CP4">
          <gui_name language="en">CP4</gui_name>
          <description language="en">Determines permission to access the CP4 in the Non-secure state.</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_SECURITY" high_bit="3" low_bit="3" name="CP3">
          <gui_name language="en">CP3</gui_name>
          <description language="en">Determines permission to access the CP3 in the Non-secure state.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_SECURITY" high_bit="2" low_bit="2" name="CP2">
          <gui_name language="en">CP2</gui_name>
          <description language="en">Determines permission to access the CP2 in the Non-secure state.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_SECURITY" high_bit="1" low_bit="1" name="CP1">
          <gui_name language="en">CP1</gui_name>
          <description language="en">Determines permission to access the CP1 in the Non-secure state.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_SECURITY" high_bit="0" low_bit="0" name="CP0">
          <gui_name language="en">CP0</gui_name>
          <description language="en">Determines permission to access the CP0 in the Non-secure state.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="INTERRUPT_STATUS" size="4">
        <gui_name language="en">CP15_INTERRUPT_STATUS</gui_name>
        <alias_name>CP15_INTERRUPT_STATUS</alias_name>
        <device_name type="rvi">CP15_INTERRUPT_STATUS</device_name>
        <device_name type="cadi">CP15_INTERRUPT_STATUS</device_name>
        <description language="en">Interrupt status register</description>
        <bitField conditional="false" enumerationId="E_ISR_A" high_bit="8" low_bit="8" name="A">
          <gui_name language="en">A</gui_name>
          <description language="en">Indicates when an external abort is pending</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ISR_I" high_bit="7" low_bit="7" name="I">
          <gui_name language="en">I</gui_name>
          <description language="en">Indicates when an IRQ is pending</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ISR_F" high_bit="6" low_bit="6" name="F">
          <gui_name language="en">F</gui_name>
          <description language="en">Indicates when an FIQ is pending</description>
          <definition>[6]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_CODE_EXT" size="4">
        <gui_name language="en">CP15_ID_CODE_EXT</gui_name>
        <alias_name>CP15_ID_CODE_EXT</alias_name>
        <device_name type="rvi">CP15_ID_CODE_EXT</device_name>
        <device_name type="cadi">CP15_ID_CODE_EXT</device_name>
        <description language="en">CPU ID Code Extension Register</description>
        <bitField conditional="false" high_bit="31" low_bit="0" name="H">
          <gui_name language="en">H</gui_name>
          <description language="en">H</description>
          <definition>[31:0]</definition>
        </bitField>
      </register>
      <register access="WO" name="BPU_OPS" size="4">
        <gui_name language="en">CP15_BPU_OPS</gui_name>
        <alias_name>CP15_BPU_OPS</alias_name>
        <device_name type="rvi">CP15_BPU_OPS</device_name>
        <device_name type="cadi">CP15_BPU_OPS</device_name>
        <description language="en">BPU Flush History Table</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="MMU_Control_Config" xml:base="Registers/CP15/PJ4.xml">
      <gui_name language="en">Memory Management Unit</gui_name>
      <description language="en">MMU Control and Configuration</description>
      <register access="RO" name="TLB_TYPE" size="4">
        <gui_name language="en">CP15_TLB_TYPE</gui_name>
        <alias_name>CP15_TLB_TYPE</alias_name>
        <device_name type="rvi">CP15_TLB_TYPE</device_name>
        <device_name type="cadi">CP15_TLB_TYPE</device_name>
        <description language="en">TLB type</description>
        <bitField conditional="false" enumerationId="E_TLB_TYPE_ILSIZE" high_bit="23" low_bit="16" name="ILsize">
          <gui_name language="en">ILsize</gui_name>
          <description language="en">Instruction lockable size specifies the number of instruction TLB lockable entries.</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_TLB_TYPE_DLSIZE" high_bit="15" low_bit="8" name="DLsize">
          <gui_name language="en">DLsize</gui_name>
          <description language="en">Data lockable size specifies the number of unified or data TLB lockable entries.</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_TLB_TYPE_U" high_bit="0" low_bit="0" name="U">
          <gui_name language="en">U</gui_name>
          <description language="en">Unified specifies if the TLB is unified or if there are separate instruction and data TLBs.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TTBR0" size="4">
        <gui_name language="en">CP15_TTBR0</gui_name>
        <alias_name>CP15_TTBR0</alias_name>
        <device_name type="rvi">CP15_TTBR0</device_name>
        <device_name type="cadi">CP15_TTBR0</device_name>
        <description language="en">Translation table base register 0</description>
        <bitField conditional="false" enumerationId="E_TTBR01_NOS" high_bit="5" low_bit="5" name="NOS">
          <gui_name language="en">NOS</gui_name>
          <description language="en">This bit indicates the outer-shareable attribute for the memory associated with a translation table walk to shared memory.</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_TTBR01_OC" high_bit="4" low_bit="3" name="OC">
          <gui_name language="en">OC</gui_name>
          <description language="en">Indicates the outer cacheable attributes for translation table walking.</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_SHARED" high_bit="1" low_bit="1" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Indicates the translation table walk is to non-shared or to shared memory.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_TTBR01_C" high_bit="0" low_bit="0" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Indicates the translation table walk is inner cacheable or inner non-cacheable.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TTBR1" size="4">
        <gui_name language="en">CP15_TTBR1</gui_name>
        <alias_name>CP15_TTBR1</alias_name>
        <device_name type="rvi">CP15_TTBR1</device_name>
        <device_name type="cadi">CP15_TTBR1</device_name>
        <description language="en">Translation table base register 1</description>
        <bitField conditional="false" enumerationId="E_TTBR01_NOS" high_bit="5" low_bit="5" name="NOS">
          <gui_name language="en">NOS</gui_name>
          <description language="en">This bit indicates the outer-shareable attribute for the memory associated with a translation table walk to shared memory.</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_TTBR01_OC" high_bit="4" low_bit="3" name="OC">
          <gui_name language="en">OC</gui_name>
          <description language="en">Indicates the outer cacheable attributes for translation table walking.</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_TTBR1_P" high_bit="2" low_bit="2" name="P">
          <gui_name language="en">P</gui_name>
          <description language="en">Table walk memory attribute.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_SHARED" high_bit="1" low_bit="1" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Indicates the translation table walk is to non-shared or to shared memory.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_TTBR01_C" high_bit="0" low_bit="0" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Indicates the translation table walk is inner cacheable or inner non-cacheable.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TTBC" size="4">
        <gui_name language="en">CP15_TTBC</gui_name>
        <alias_name>CP15_TTBC</alias_name>
        <device_name type="rvi">CP15_TTBC</device_name>
        <device_name type="cadi">CP15_TTBC</device_name>
        <description language="en">Translation table base control register</description>
        <bitField conditional="false" enumerationId="E_TTBC_PD01" high_bit="5" low_bit="5" name="PD1">
          <gui_name language="en">PD1</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using Translation Table Base Register 1. When translation table walk is disabled, a section translation fault occurs instead on a TLB miss.</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_TTBC_PD01" high_bit="4" low_bit="4" name="PD0">
          <gui_name language="en">PD0</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using Translation Table Base Register 0. When translation table walk is disabled, a section translation fault occurs instead on a TLB miss.</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_TTBC_N" high_bit="2" low_bit="0" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Specifies the boundary size of Translation Table Base Register 0.</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DACR" size="4">
        <gui_name language="en">CP15_DACR</gui_name>
        <alias_name>CP15_DACR</alias_name>
        <device_name type="rvi">CP15_DACR</device_name>
        <device_name type="cadi">CP15_DACR</device_name>
        <description language="en">Domain access control register</description>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="31" low_bit="30" name="D15">
          <gui_name language="en">D15</gui_name>
          <description language="en">Defines the access permissions for domain D15</description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="29" low_bit="28" name="D14">
          <gui_name language="en">D14</gui_name>
          <description language="en">Defines the access permissions for domain D14</description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="27" low_bit="26" name="D13">
          <gui_name language="en">D13</gui_name>
          <description language="en">Defines the access permissions for domain D13</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="25" low_bit="24" name="D12">
          <gui_name language="en">D12</gui_name>
          <description language="en">Defines the access permissions for domain D12</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="23" low_bit="22" name="D11">
          <gui_name language="en">D11</gui_name>
          <description language="en">Defines the access permissions for domain D11</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="21" low_bit="20" name="D10">
          <gui_name language="en">D10</gui_name>
          <description language="en">Defines the access permissions for domain D10</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="19" low_bit="18" name="D9">
          <gui_name language="en">D9</gui_name>
          <description language="en">Defines the access permissions for domain D9</description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="17" low_bit="16" name="D8">
          <gui_name language="en">D8</gui_name>
          <description language="en">Defines the access permissions for domain D8</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="15" low_bit="14" name="D7">
          <gui_name language="en">D7</gui_name>
          <description language="en">Defines the access permissions for domain D7</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="13" low_bit="12" name="D6">
          <gui_name language="en">D6</gui_name>
          <description language="en">Defines the access permissions for domain D6</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="11" low_bit="10" name="D5">
          <gui_name language="en">D5</gui_name>
          <description language="en">Defines the access permissions for domain D5</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="9" low_bit="8" name="D4">
          <gui_name language="en">D4</gui_name>
          <description language="en">Defines the access permissions for domain D4</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="7" low_bit="6" name="D3">
          <gui_name language="en">D3</gui_name>
          <description language="en">Defines the access permissions for domain D3</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="5" low_bit="4" name="D2">
          <gui_name language="en">D2</gui_name>
          <description language="en">Defines the access permissions for domain D2</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="3" low_bit="2" name="D1">
          <gui_name language="en">D1</gui_name>
          <description language="en">Defines the access permissions for domain D1</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="2" low_bit="0" name="D0">
          <gui_name language="en">D0</gui_name>
          <description language="en">Defines the access permissions for domain D0</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DFSR" size="4">
        <gui_name language="en">CP15_DFSR</gui_name>
        <alias_name>CP15_DFSR</alias_name>
        <device_name type="rvi">CP15_DFSR</device_name>
        <device_name type="cadi">CP15_DFSR</device_name>
        <description language="en">Data fault status register</description>
        <bitField conditional="false" enumerationId="E_SD" high_bit="12" low_bit="12" name="SD">
          <gui_name language="en">SD</gui_name>
          <description language="en">Indicates whether an AXI Decode or Slave error caused an abort. This bit is only valid for external aborts. For all other aborts this bit Should-Be-Zero.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DFSR_RW" high_bit="11" low_bit="11" name="RW">
          <gui_name language="en">RW</gui_name>
          <description language="en">Indicates whether a read or write access caused an abort.</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" high_bit="10" low_bit="10" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Part of the Status field. See Status bits [3:0].</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="DOMAIN">
          <gui_name language="en">DOMAIN</gui_name>
          <description language="en">Indicates which one of the 16 domains, D15-D0, is accessed when a data fault occurs. This field takes values 0-15.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_D_FAULT_STATUS" high_bit="3" low_bit="0" name="STATUS">
          <gui_name language="en">STATUS</gui_name>
          <description language="en">Indicates the type of exception generated. Determined by bits 10, 3:0.</description>
          <definition>[10][3:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="IFSR" size="4">
        <gui_name language="en">CP15_IFSR</gui_name>
        <alias_name>CP15_IFSR</alias_name>
        <device_name type="rvi">CP15_IFSR</device_name>
        <device_name type="cadi">CP15_IFSR</device_name>
        <description language="en">Instruction fault status register</description>
        <bitField conditional="false" enumerationId="E_SD" high_bit="12" low_bit="12" name="SD">
          <gui_name language="en">SD</gui_name>
          <description language="en">Indicates whether an AXI Decode or Slave error caused an abort. This bit is only valid for external aborts. For all other aborts this bit Should-Be-Zero.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" high_bit="10" low_bit="10" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Part of the Status field. See bits [3:0].</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_I_FAULT_STATUS" high_bit="3" low_bit="0" name="STATUS">
          <gui_name language="en">STATUS</gui_name>
          <description language="en">Indicates the type of exception generated. Determined by bits 10, 3:0.</description>
          <definition>[10][3:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DATA_AUX_FAULT" size="4">
        <gui_name language="en">CP15_DATA_AUX_FAULT</gui_name>
        <alias_name>CP15_DATA_AUX_FAULT</alias_name>
        <device_name type="rvi">CP15_DATA_AUX_FAULT</device_name>
        <device_name type="cadi">CP15_DATA_AUX_FAULT</device_name>
        <description language="en">Data auxiliary fault status register</description>
      </register>
      <register access="RW" name="INSTR_AUX_FAULT" size="4">
        <gui_name language="en">CP15_INSTR_AUX_FAULT</gui_name>
        <alias_name>CP15_INSTR_AUX_FAULT</alias_name>
        <device_name type="rvi">CP15_INSTR_AUX_FAULT</device_name>
        <device_name type="cadi">CP15_INSTR_AUX_FAULT</device_name>
        <description language="en">Instruction auxiliary fault status register</description>
      </register>
      <register access="RW" name="DFAR" size="4">
        <gui_name language="en">CP15_DFAR</gui_name>
        <alias_name>CP15_DFAR</alias_name>
        <device_name type="rvi">CP15_DFAR</device_name>
        <device_name type="cadi">CP15_DFAR</device_name>
        <description language="en">Data fault address register</description>
      </register>
      <register access="RW" name="IFAR" size="4">
        <gui_name language="en">CP15_IFAR</gui_name>
        <alias_name>CP15_IFAR</alias_name>
        <device_name type="rvi">CP15_IFAR</device_name>
        <device_name type="cadi">CP15_IFAR</device_name>
        <description language="en">Instruction fault address register</description>
      </register>
      <register access="WO" name="TLB_INVALIDATE_I_ALL" size="4">
        <gui_name language="en">CP15_TLB_INVALIDATE_I_ALL</gui_name>
        <alias_name>CP15_TLB_INVALIDATE_I_ALL</alias_name>
        <device_name type="rvi">CP15_TLB_INVALIDATE_I_ALL</device_name>
        <device_name type="cadi">CP15_TLB_INVALIDATE_I_ALL</device_name>
        <description language="en">Invalidate Inst-TLB</description>
      </register>
      <register access="WO" name="TLB_INVALIDATE_I_MVA" size="4">
        <gui_name language="en">CP15_TLB_INVALIDATE_I_MVA</gui_name>
        <alias_name>CP15_TLB_INVALIDATE_I_MVA</alias_name>
        <device_name type="rvi">CP15_TLB_INVALIDATE_I_MVA</device_name>
        <device_name type="cadi">CP15_TLB_INVALIDATE_I_MVA</device_name>
        <description language="en">Invalidate Inst-TLB entry (MVA)</description>
      </register>
      <register access="WO" name="TLB_INVALIDATE_I_ASID" size="4">
        <gui_name language="en">CP15_TLB_INVALIDATE_I_ASID</gui_name>
        <alias_name>CP15_TLB_INVALIDATE_I_ASID</alias_name>
        <device_name type="rvi">CP15_TLB_INVALIDATE_I_ASID</device_name>
        <device_name type="cadi">CP15_TLB_INVALIDATE_I_ASID</device_name>
        <description language="en">Invalidate Inst-TLB (ASID)</description>
      </register>
      <register access="WO" name="TLB_INVALIDATE_D_ALL" size="4">
        <gui_name language="en">CP15_TLB_INVALIDATE_D_ALL</gui_name>
        <alias_name>CP15_TLB_INVALIDATE_D_ALL</alias_name>
        <device_name type="rvi">CP15_TLB_INVALIDATE_D_ALL</device_name>
        <device_name type="cadi">CP15_TLB_INVALIDATE_D_ALL</device_name>
        <description language="en">Invalidate Data-TLB</description>
      </register>
      <register access="WO" name="TLB_INVALIDATE_D_MVA" size="4">
        <gui_name language="en">CP15_TLB_INVALIDATE_D_MVA</gui_name>
        <alias_name>CP15_TLB_INVALIDATE_D_MVA</alias_name>
        <device_name type="rvi">CP15_TLB_INVALIDATE_D_MVA</device_name>
        <device_name type="cadi">CP15_TLB_INVALIDATE_D_MVA</device_name>
        <description language="en">Invalidate Data-TLB entry (MVA)</description>
      </register>
      <register access="WO" name="TLB_INVALIDATE_D_ASID" size="4">
        <gui_name language="en">CP15_TLB_INVALIDATE_D_ASID</gui_name>
        <alias_name>CP15_TLB_INVALIDATE_D_ASID</alias_name>
        <device_name type="rvi">CP15_TLB_INVALIDATE_D_ASID</device_name>
        <device_name type="cadi">CP15_TLB_INVALIDATE_D_ASID</device_name>
        <description language="en">Invalidate TLB entry on ASID match.</description>
      </register>
      <register access="WO" name="TLB_INVALIDATE_ALL" size="4">
        <gui_name language="en">CP15_TLB_INVALIDATE_ALL</gui_name>
        <alias_name>CP15_TLB_INVALIDATE_ALL</alias_name>
        <device_name type="rvi">CP15_TLB_INVALIDATE_ALL</device_name>
        <device_name type="cadi">CP15_TLB_INVALIDATE_ALL</device_name>
        <description language="en">Invalidate TLB all unlocked entries.</description>
      </register>
      <register access="WO" name="TLB_INVALIDATE_MVA" size="4">
        <gui_name language="en">CP15_TLB_INVALIDATE_MVA</gui_name>
        <alias_name>CP15_TLB_INVALIDATE_MVA</alias_name>
        <device_name type="rvi">CP15_TLB_INVALIDATE_MVA</device_name>
        <device_name type="cadi">CP15_TLB_INVALIDATE_MVA</device_name>
        <description language="en">Invalidate TLB single entry by MVA.</description>
      </register>
      <register access="WO" name="TLB_INVALIDATE_ASID" size="4">
        <gui_name language="en">CP15_TLB_INVALIDATE_ASID</gui_name>
        <alias_name>CP15_TLB_INVALIDATE_ASID</alias_name>
        <device_name type="rvi">CP15_TLB_INVALIDATE_ASID</device_name>
        <device_name type="cadi">CP15_TLB_INVALIDATE_ASID</device_name>
        <description language="en">Invalidate Inst-TLB and Data-TLB (ASID)</description>
      </register>
      <register access="RW" name="PRIM_REGION_REMAP" size="4">
        <gui_name language="en">CP15_PRIM_REGION_REMAP</gui_name>
        <alias_name>CP15_PRIM_REGION_REMAP</alias_name>
        <device_name type="rvi">CP15_PRIM_REGION_REMAP</device_name>
        <device_name type="cadi">CP15_PRIM_REGION_REMAP</device_name>
        <description language="en">Primary region remap register</description>
        <bitField conditional="false" high_bit="19" low_bit="19" name="_19">
          <gui_name language="en">_19</gui_name>
          <description language="en">Remaps shareable attribute when S=1 for Normal regions</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" high_bit="18" low_bit="18" name="_18">
          <gui_name language="en">_18</gui_name>
          <description language="en">Remaps shareable attribute when S=0 for Normal regions</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" high_bit="17" low_bit="17" name="_17">
          <gui_name language="en">_17</gui_name>
          <description language="en">Remaps shareable attribute when S=1 for Device regions</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" high_bit="16" low_bit="16" name="_16">
          <gui_name language="en">_16</gui_name>
          <description language="en">Remaps shareable attribute when S=0 for Device regions</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" high_bit="15" low_bit="14" name="_15_14">
          <gui_name language="en">_15_14</gui_name>
          <description language="en">Remaps {TEX[0],C,B} = 0x7</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" high_bit="13" low_bit="12" name="_13_12">
          <gui_name language="en">_13_12</gui_name>
          <description language="en">Remaps {TEX[0],C,B} = 0x6</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" high_bit="11" low_bit="10" name="_11_10">
          <gui_name language="en">_11_10</gui_name>
          <description language="en">Remaps {TEX[0],C,B} = 0x5</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" high_bit="9" low_bit="8" name="_9_8">
          <gui_name language="en">_9_8</gui_name>
          <description language="en">Remaps {TEX[0],C,B} = 0x4</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" high_bit="7" low_bit="6" name="_7_6">
          <gui_name language="en">_7_6</gui_name>
          <description language="en">Remaps {TEX[0],C,B} = 0x3</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" high_bit="5" low_bit="4" name="_5_4">
          <gui_name language="en">_5_4</gui_name>
          <description language="en">Remaps {TEX[0],C,B} = 0x2</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" high_bit="3" low_bit="2" name="_3_2">
          <gui_name language="en">_3_2</gui_name>
          <description language="en">Remaps {TEX[0],C,B} = 0x1</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" high_bit="1" low_bit="0" name="_1_0">
          <gui_name language="en">_1_0</gui_name>
          <description language="en">Remaps {TEX[0],C,B} = 0x0</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NORM_MEM_REMAP" size="4">
        <gui_name language="en">CP15_NORM_MEM_REMAP</gui_name>
        <alias_name>CP15_NORM_MEM_REMAP</alias_name>
        <device_name type="rvi">CP15_NORM_MEM_REMAP</device_name>
        <device_name type="cadi">CP15_NORM_MEM_REMAP</device_name>
        <description language="en">Normal memory remap register</description>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="31" low_bit="30" name="_31_30">
          <gui_name language="en">_31_30</gui_name>
          <description language="en">Remaps outer attribute for {TEX[0],C,B} = b111</description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="29" low_bit="28" name="_29_28">
          <gui_name language="en">_29_28</gui_name>
          <description language="en">Remaps outer attribute for {TEX[0],C,B} = b110</description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="27" low_bit="26" name="_27_26">
          <gui_name language="en">_27_26</gui_name>
          <description language="en">Remaps outer attribute for {TEX[0],C,B} = b101</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="25" low_bit="24" name="_25_24">
          <gui_name language="en">_25_24</gui_name>
          <description language="en">Remaps outer attribute for {TEX[0],C,B} = b100</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="23" low_bit="22" name="_23_22">
          <gui_name language="en">_23_22</gui_name>
          <description language="en">Remaps outer attribute for {TEX[0],C,B} = b011</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="21" low_bit="20" name="_21_20">
          <gui_name language="en">_21_20</gui_name>
          <description language="en">Remaps outer attribute for {TEX[0],C,B} = b010</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="19" low_bit="18" name="_19_18">
          <gui_name language="en">_19_18</gui_name>
          <description language="en">Remaps outer attribute for {TEX[0],C,B} = b001</description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="17" low_bit="16" name="_17_16">
          <gui_name language="en">_17_16</gui_name>
          <description language="en">Remaps outer attribute for {TEX[0],C,B} = b000</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="15" low_bit="14" name="_15_14">
          <gui_name language="en">_15_14</gui_name>
          <description language="en">Remaps inner attribute for {TEX[0],C,B} = b111</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="13" low_bit="12" name="_13_12">
          <gui_name language="en">_13_12</gui_name>
          <description language="en">Remaps inner attribute for {TEX[0],C,B} = b110</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="11" low_bit="10" name="_11_10">
          <gui_name language="en">_11_10</gui_name>
          <description language="en">Remaps inner attribute for {TEX[0],C,B} = b101</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="9" low_bit="8" name="_9_8">
          <gui_name language="en">_9_8</gui_name>
          <description language="en">Remaps inner attribute for {TEX[0],C,B} = b100</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="7" low_bit="6" name="_7_6">
          <gui_name language="en">_7_6</gui_name>
          <description language="en">Remaps inner attribute for {TEX[0],C,B} = b011</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="5" low_bit="4" name="_5_4">
          <gui_name language="en">_5_4</gui_name>
          <description language="en">Remaps inner attribute for {TEX[0],C,B} = b010</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="3" low_bit="2" name="_3_2">
          <gui_name language="en">_3_2</gui_name>
          <description language="en">Remaps inner attribute for {TEX[0],C,B} = b001</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="1" low_bit="0" name="_1_0">
          <gui_name language="en">_1_0</gui_name>
          <description language="en">Remaps inner attribute for {TEX[0],C,B} = b000</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TLB_LCK" size="4">
        <gui_name language="en">CP15_TLB_LCK</gui_name>
        <alias_name>CP15_TLB_LCK</alias_name>
        <device_name type="rvi">CP15_TLB_LCK</device_name>
        <device_name type="cadi">CP15_TLB_LCK</device_name>
        <description language="en">TLB lockdown register </description>
        <bitField conditional="false" enumerationId="E_TLBLCK_V" high_bit="28" low_bit="26" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">This field specifies the entry in the lockdown region where a subsequent hardware page table walk can place a TLB entry.</description>
          <definition>[28:26]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_TLBLCK_P" high_bit="0" low_bit="0" name="P">
          <gui_name language="en">P</gui_name>
          <description language="en">This field sets whether the slot should be locked or unlocked.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PID" size="4">
        <gui_name language="en">CP15_PID</gui_name>
        <alias_name>CP15_PID</alias_name>
        <device_name type="rvi">CP15_PID</device_name>
        <device_name type="cadi">CP15_PID</device_name>
        <description language="en">Process ID</description>
        <bitField conditional="false" high_bit="31" low_bit="25" name="PID">
          <gui_name language="en">PID</gui_name>
          <description language="en">Provides the Process ID for fast context switch memory mappings</description>
          <definition>[31:25]</definition>
        </bitField>
      </register>
      <register access="RW" name="CID" size="4">
        <gui_name language="en">CP15_CID</gui_name>
        <alias_name>CP15_CID</alias_name>
        <device_name type="rvi">CP15_CID</device_name>
        <device_name type="cadi">CP15_CID</device_name>
        <description language="en">Context ID</description>
        <bitField conditional="false" high_bit="31" low_bit="8" name="Context_ID">
          <gui_name language="en">Context_ID</gui_name>
          <description language="en">Extends the ASID to form the process ID and identifies the current process</description>
          <definition>[31:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="0" name="ASID">
          <gui_name language="en">ASID</gui_name>
          <description language="en">Holds the ASID of the current process to identify the current ASID</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="USER_RW_ID" size="4">
        <gui_name language="en">CP15_USER_RW_ID</gui_name>
        <alias_name>CP15_USER_RW_ID</alias_name>
        <device_name type="rvi">CP15_USER_RW_ID</device_name>
        <device_name type="cadi">CP15_USER_RW_ID</device_name>
        <description language="en">User read/write thread and process ID register</description>
      </register>
      <register access="RW" name="USER_RO_ID" size="4">
        <gui_name language="en">CP15_USER_RO_ID</gui_name>
        <alias_name>CP15_USER_RO_ID</alias_name>
        <device_name type="rvi">CP15_USER_RO_ID</device_name>
        <device_name type="cadi">CP15_USER_RO_ID</device_name>
        <description language="en">User read-only thread and process ID register</description>
      </register>
      <register access="RW" name="PRIVILEGED_ID" size="4">
        <gui_name language="en">CP15_PRIVILEGED_ID</gui_name>
        <alias_name>CP15_PRIVILEGED_ID</alias_name>
        <device_name type="rvi">CP15_PRIVILEGED_ID</device_name>
        <device_name type="cadi">CP15_PRIVILEGED_ID</device_name>
        <description language="en">User privileged only thread and process ID register</description>
      </register>
      <register access="RW" name="TLB_LCK_INDEX" size="4">
        <gui_name language="en">CP15_TLB_LCK_INDEX</gui_name>
        <alias_name>CP15_TLB_LCK_INDEX</alias_name>
        <device_name type="rvi">CP15_TLB_LCK_INDEX</device_name>
        <device_name type="cadi">CP15_TLB_LCK_INDEX</device_name>
        <description language="en">TLB Lockdown Index</description>
        <bitField conditional="false" high_bit="2" low_bit="0" name="Index">
          <gui_name language="en">Index</gui_name>
          <description language="en">Selects the lockdown entry to read/write when accessing TLB lockdown access registers</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TLB_LCK_VA" size="4">
        <gui_name language="en">CP15_TLB_LCK_VA</gui_name>
        <alias_name>CP15_TLB_LCK_VA</alias_name>
        <device_name type="rvi">CP15_TLB_LCK_VA</device_name>
        <device_name type="cadi">CP15_TLB_LCK_VA</device_name>
        <description language="en">TLB Lockdown VA</description>
        <bitField conditional="false" high_bit="31" low_bit="12" name="VA">
          <gui_name language="en">VA</gui_name>
          <description language="en">Virtual Address</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_TLBLVA_G" high_bit="9" low_bit="9" name="G">
          <gui_name language="en">G</gui_name>
          <description language="en">Global</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="0" name="ASID">
          <gui_name language="en">ASID</gui_name>
          <description language="en">ASID</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TLB_LCK_PA" size="4">
        <gui_name language="en">CP15_TLB_LCK_PA</gui_name>
        <alias_name>CP15_TLB_LCK_PA</alias_name>
        <device_name type="rvi">CP15_TLB_LCK_PA</device_name>
        <device_name type="cadi">CP15_TLB_LCK_PA</device_name>
        <description language="en">TLB Lockdown PA</description>
        <bitField conditional="false" high_bit="31" low_bit="12" name="PA">
          <gui_name language="en">PA</gui_name>
          <description language="en">Holds the physical address of this page table entry</description>
          <definition>[31:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_NS" high_bit="9" low_bit="9" name="NSA">
          <gui_name language="en">NSA</gui_name>
          <description language="en">Secure or non-secure memory region</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_NS" high_bit="8" low_bit="8" name="NSTID">
          <gui_name language="en">NSTID</gui_name>
          <description language="en">Secure or non-secure page table entry</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_TLBLPA_SIZE" high_bit="7" low_bit="6" name="SIZE">
          <gui_name language="en">SIZE</gui_name>
          <description language="en">Size of memory region</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="3" name="APX">
          <gui_name language="en">APX</gui_name>
          <description language="en">Access permissions for page table entry</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" high_bit="2" low_bit="1" name="AP">
          <gui_name language="en">AP</gui_name>
          <description language="en">Access permissions or first sub-page permissions.</description>
          <definition>[2:1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_VALID" high_bit="0" low_bit="0" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Indicates if this page table entry is valid</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="TLB_LCK_ATTR" size="4">
        <gui_name language="en">CP15_TLB_LCK_ATTR</gui_name>
        <alias_name>CP15_TLB_LCK_ATTR</alias_name>
        <device_name type="rvi">CP15_TLB_LCK_ATTR</device_name>
        <device_name type="cadi">CP15_TLB_LCK_ATTR</device_name>
        <description language="en">TLB Lockdown Attributes</description>
        <bitField conditional="false" high_bit="31" low_bit="30" name="AP3">
          <gui_name language="en">AP3</gui_name>
          <description language="en">Fourth Sub-Page Access Permission</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" high_bit="29" low_bit="28" name="AP2">
          <gui_name language="en">AP2</gui_name>
          <description language="en">Third Sub-Page Access Permission</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="26" name="AP1">
          <gui_name language="en">AP1</gui_name>
          <description language="en">Second Sub-Page Access Permission</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_VALID" high_bit="25" low_bit="25" name="SVP">
          <gui_name language="en">SVP</gui_name>
          <description language="en">Sub-Page Valid</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" high_bit="10" low_bit="7" name="Domain">
          <gui_name language="en">Domain</gui_name>
          <description language="en">Domain number for the page table entry</description>
          <definition>[10:7]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_TLBLA_XN" high_bit="6" low_bit="6" name="XN">
          <gui_name language="en">XN</gui_name>
          <description language="en">Execute Never Attribute</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" high_bit="5" low_bit="3" name="TEX">
          <gui_name language="en">TEX</gui_name>
          <description language="en">Memory region type and cacheable properties for this page table entry</description>
          <definition>[5:3]</definition>
        </bitField>
        <bitField conditional="false" high_bit="2" low_bit="2" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Memory region type and cacheable properties for this page table entry</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" high_bit="1" low_bit="1" name="B">
          <gui_name language="en">B</gui_name>
          <description language="en">Memory region type and cacheable properties for this page table entry</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_VALID" high_bit="0" low_bit="0" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Indicates if this page table entry is valid</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Cache_Control_Config" xml:base="Registers/CP15/PJ4.xml">
      <gui_name language="en">Cache</gui_name>
      <description language="en">Cache Control and Configuration</description>
      <register access="RO" name="CACHE_TYPE" size="4">
        <gui_name language="en">CP15_CACHE_TYPE</gui_name>
        <alias_name>CP15_CACHE_TYPE</alias_name>
        <device_name type="rvi">CP15_CACHE_TYPE</device_name>
        <device_name type="cadi">CP15_CACHE_TYPE</device_name>
        <description language="en">Cache type</description>
        <bitField conditional="false" enumerationId="E_CACHE_TYPE_FORMAT" high_bit="31" low_bit="29" name="Format">
          <gui_name language="en">Format</gui_name>
          <description language="en">0x4 = Indicates that the Cache Type Register follows the ARMv7 format. </description>
          <definition>[31:29]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CACHE_TYPE_DIMINLINE" high_bit="19" low_bit="16" name="DMinLine">
          <gui_name language="en">DMinLine</gui_name>
          <description language="en">Number of words of smallest line length in L1 or L2 data cache.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CACHE_TYPE_L1IPOLICY" high_bit="15" low_bit="14" name="L1_Ipolicy">
          <gui_name language="en">L1_Ipolicy</gui_name>
          <description language="en">PIPT instruction cache support.</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CACHE_TYPE_DIMINLINE" high_bit="3" low_bit="0" name="IMinLine">
          <gui_name language="en">IMinLine</gui_name>
          <description language="en">Number of words of smallest line length in L1 or L2 instruction cache.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="CACHE_SIZE_ID" size="4">
        <gui_name language="en">CP15_CACHE_SIZE_ID</gui_name>
        <alias_name>CP15_CACHE_SIZE_ID</alias_name>
        <device_name type="rvi">CP15_CACHE_SIZE_ID</device_name>
        <device_name type="cadi">CP15_CACHE_SIZE_ID</device_name>
        <description language="en">Current cache size identification register </description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="31" low_bit="31" name="WT">
          <gui_name language="en">WT</gui_name>
          <description language="en">Indicates support available for write-through.</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="30" low_bit="30" name="WB">
          <gui_name language="en">WB</gui_name>
          <description language="en">Indicates support available for write-back.</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="29" low_bit="29" name="RA">
          <gui_name language="en">RA</gui_name>
          <description language="en">Indicates support available for read allocation.</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" high_bit="28" low_bit="28" name="WA">
          <gui_name language="en">WA</gui_name>
          <description language="en">Indicates support available for write allocation.</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CSID_NUMSETS" high_bit="27" low_bit="13" name="NumSets">
          <gui_name language="en">NumSets</gui_name>
          <description language="en">Indicates number of sets - 1.</description>
          <definition>[27:13]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CSID_ASSOC" high_bit="12" low_bit="3" name="Associativity">
          <gui_name language="en">Associativity</gui_name>
          <description language="en">Indicates number of ways - 1.</description>
          <definition>[12:3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CSID_LINESIZE" high_bit="2" low_bit="0" name="LineSize">
          <gui_name language="en">LineSize</gui_name>
          <description language="en">Indicates (log2(number of words in cache line)) - 2.</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="CACHE_SIZE_SELECT" size="4">
        <gui_name language="en">CP15_CACHE_SIZE_SELECT</gui_name>
        <alias_name>CP15_CACHE_SIZE_SELECT</alias_name>
        <device_name type="rvi">CP15_CACHE_SIZE_SELECT</device_name>
        <device_name type="cadi">CP15_CACHE_SIZE_SELECT</device_name>
        <description language="en">Cache size selection register </description>
        <bitField conditional="false" enumerationId="E_CSS_LEVEL" high_bit="3" low_bit="1" name="Level">
          <gui_name language="en">Level</gui_name>
          <description language="en">Cache level selected</description>
          <definition>[3:1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CSS_IND" high_bit="0" low_bit="0" name="InD">
          <gui_name language="en">InD</gui_name>
          <description language="en">Instruction or Data/Unified.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RO" name="CACHE_LEVEL_ID" size="4">
        <gui_name language="en">CP15_CACHE_LEVEL_ID</gui_name>
        <alias_name>CP15_CACHE_LEVEL_ID</alias_name>
        <device_name type="rvi">CP15_CACHE_LEVEL_ID</device_name>
        <device_name type="cadi">CP15_CACHE_LEVEL_ID</device_name>
        <description language="en">Cache Level ID</description>
        <bitField conditional="false" high_bit="29" low_bit="27" name="LoU">
          <gui_name language="en">LoU</gui_name>
          <description language="en">Level of unification</description>
          <definition>[29:27]</definition>
        </bitField>
        <bitField conditional="false" high_bit="26" low_bit="24" name="LoC">
          <gui_name language="en">LoC</gui_name>
          <description language="en">Level of coherency</description>
          <definition>[26:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CACHE_SUPPORT" high_bit="23" low_bit="21" name="CL8">
          <gui_name language="en">CL8</gui_name>
          <description language="en">Indicates cache at Cache Level (CL) 8</description>
          <definition>[23:21]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CACHE_SUPPORT" high_bit="20" low_bit="18" name="CL7">
          <gui_name language="en">CL7</gui_name>
          <description language="en">Indicates cache at CL 7</description>
          <definition>[20:18]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CACHE_SUPPORT" high_bit="17" low_bit="15" name="CL6">
          <gui_name language="en">CL6</gui_name>
          <description language="en">Indicates cache at CL 6</description>
          <definition>[17:15]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CACHE_SUPPORT" high_bit="14" low_bit="12" name="CL5">
          <gui_name language="en">CL5</gui_name>
          <description language="en">Indicates cache at CL 5</description>
          <definition>[14:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CACHE_SUPPORT" high_bit="11" low_bit="9" name="CL4">
          <gui_name language="en">CL4</gui_name>
          <description language="en">Indicates cache at CL 4</description>
          <definition>[11:9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CACHE_SUPPORT" high_bit="8" low_bit="6" name="CL3">
          <gui_name language="en">CL3</gui_name>
          <description language="en">Indicates cache at CL 3</description>
          <definition>[8:6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CACHE_SUPPORT" high_bit="5" low_bit="3" name="CL2">
          <gui_name language="en">CL2</gui_name>
          <description language="en">Indicates cache at CL 2</description>
          <definition>[5:3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CACHE_SUPPORT" high_bit="2" low_bit="0" name="CL1">
          <gui_name language="en">CL1</gui_name>
          <description language="en">Indicates separate instruction and data cache at CL 1</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="WO" name="INV_INSTR_CACHE" size="4">
        <gui_name language="en">CP15_INV_INSTR_CACHE</gui_name>
        <alias_name>CP15_INV_INSTR_CACHE</alias_name>
        <device_name type="rvi">CP15_INV_INSTR_CACHE</device_name>
        <device_name type="cadi">CP15_INV_INSTR_CACHE</device_name>
        <description language="en">Invalidate entire instruction cache to PoU</description>
      </register>
      <register access="WO" name="INV_INSTR_CACHE_LINE_BY_MVA" size="4">
        <gui_name language="en">CP15_INV_INSTR_CACHE_LINE_BY_MVA</gui_name>
        <alias_name>CP15_INV_INSTR_CACHE_LINE_BY_MVA</alias_name>
        <device_name type="rvi">CP15_INV_INSTR_CACHE_LINE_BY_MVA</device_name>
        <device_name type="cadi">CP15_INV_INSTR_CACHE_LINE_BY_MVA</device_name>
        <description language="en">Invalidate instruction cache line by MVA to PoU</description>
        <bitField conditional="false" high_bit="31" low_bit="3" name="MVA">
          <gui_name language="en">MVA</gui_name>
          <description language="en">Specifies address to invalidate</description>
          <definition>[31:3]</definition>
        </bitField>
      </register>
      <register access="WO" name="FLUSH_PREFETCH_BUFFER" size="4">
        <gui_name language="en">CP15_FLUSH_PREFETCH_BUFFER</gui_name>
        <alias_name>CP15_FLUSH_PREFETCH_BUFFER</alias_name>
        <device_name type="rvi">CP15_FLUSH_PREFETCH_BUFFER</device_name>
        <device_name type="cadi">CP15_FLUSH_PREFETCH_BUFFER</device_name>
        <description language="en">Prefetch buffer flush</description>
      </register>
      <register access="WO" name="FLUSH_BRANCH_TARGET_CACHE" size="4">
        <gui_name language="en">CP15_FLUSH_BRANCH_TARGET_CACHE</gui_name>
        <alias_name>CP15_FLUSH_BRANCH_TARGET_CACHE</alias_name>
        <device_name type="rvi">CP15_FLUSH_BRANCH_TARGET_CACHE</device_name>
        <device_name type="cadi">CP15_FLUSH_BRANCH_TARGET_CACHE</device_name>
        <description language="en">Invalidate entire branch predictor array</description>
      </register>
      <register access="WO" name="FLUSH_BRANCH_TARGET_CACHE_ENTRY_BY_MVA" size="4">
        <gui_name language="en">CP15_FLUSH_BRANCH_TARGET_CACHE_ENTRY_BY_MVA</gui_name>
        <alias_name>CP15_FLUSH_BRANCH_TARGET_CACHE_ENTRY_BY_MVA</alias_name>
        <device_name type="rvi">CP15_FLUSH_BRANCH_TARGET_CACHE_ENTRY_BY_MVA</device_name>
        <device_name type="cadi">CP15_FLUSH_BRANCH_TARGET_CACHE_ENTRY_BY_MVA</device_name>
        <description language="en">Invalidate MVA from branch predictor array</description>
        <bitField conditional="false" high_bit="31" low_bit="3" name="MVA">
          <gui_name language="en">MVA</gui_name>
          <description language="en">This field specifies the address to flush.</description>
          <definition>[31:3]</definition>
        </bitField>
      </register>
      <register access="WO" name="INV_DATA_CACHE_LINE_BY_MVA" size="4">
        <gui_name language="en">CP15_INV_DATA_CACHE_LINE_BY_MVA</gui_name>
        <alias_name>CP15_INV_DATA_CACHE_LINE_BY_MVA</alias_name>
        <device_name type="rvi">CP15_INV_DATA_CACHE_LINE_BY_MVA</device_name>
        <device_name type="cadi">CP15_INV_DATA_CACHE_LINE_BY_MVA</device_name>
        <description language="en">Invalidate Data or Unified cache line by MVA to PoC</description>
        <bitField conditional="false" high_bit="31" low_bit="3" name="MVA">
          <gui_name language="en">MVA</gui_name>
          <description language="en">Specifies address to invalidate</description>
          <definition>[31:3]</definition>
        </bitField>
      </register>
      <register access="WO" name="INV_DATA_CACHE_LINE_BY_WAY" size="4">
        <gui_name language="en">CP15_INV_DATA_CACHE_LINE_BY_WAY</gui_name>
        <alias_name>CP15_INV_DATA_CACHE_LINE_BY_WAY</alias_name>
        <device_name type="rvi">CP15_INV_DATA_CACHE_LINE_BY_WAY</device_name>
        <device_name type="cadi">CP15_INV_DATA_CACHE_LINE_BY_WAY</device_name>
        <description language="en">Invalidate data cache line using Index</description>
        <bitField conditional="false" high_bit="31" low_bit="29" name="Way">
          <gui_name language="en">Way</gui_name>
          <description language="en">Cache way number</description>
          <definition>[31:29]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="5" name="Set">
          <gui_name language="en">Set</gui_name>
          <description language="en">Cache set number</description>
          <definition>[15:5]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="1" name="Level">
          <gui_name language="en">Level</gui_name>
          <description language="en">Cache level</description>
          <definition>[3:1]</definition>
        </bitField>
      </register>
      <register access="WO" name="CLEAN_DATA_CACHE_LINE_BY_MVA" size="4">
        <gui_name language="en">CP15_CLEAN_DATA_CACHE_LINE_BY_MVA</gui_name>
        <alias_name>CP15_CLEAN_DATA_CACHE_LINE_BY_MVA</alias_name>
        <device_name type="rvi">CP15_CLEAN_DATA_CACHE_LINE_BY_MVA</device_name>
        <device_name type="cadi">CP15_CLEAN_DATA_CACHE_LINE_BY_MVA</device_name>
        <description language="en">Clean Data Cache Line by MVA to PoC</description>
        <bitField conditional="false" high_bit="31" low_bit="3" name="MVA">
          <gui_name language="en">MVA</gui_name>
          <description language="en">Specifies address to clean</description>
          <definition>[31:3]</definition>
        </bitField>
      </register>
      <register access="WO" name="CLEAN_DATA_CACHE_LINE_BY_WAY" size="4">
        <gui_name language="en">CP15_CLEAN_DATA_CACHE_LINE_BY_WAY</gui_name>
        <alias_name>CP15_CLEAN_DATA_CACHE_LINE_BY_WAY</alias_name>
        <device_name type="rvi">CP15_CLEAN_DATA_CACHE_LINE_BY_WAY</device_name>
        <device_name type="cadi">CP15_CLEAN_DATA_CACHE_LINE_BY_WAY</device_name>
        <description language="en">Clean data cache line by index</description>
        <bitField conditional="false" high_bit="31" low_bit="29" name="Way">
          <gui_name language="en">Way</gui_name>
          <description language="en">Cache way number</description>
          <definition>[31:29]</definition>
        </bitField>
      </register>
      <register access="WO" name="DATA_WRITE_BARRIER" size="4">
        <gui_name language="en">CP15_DATA_WRITE_BARRIER</gui_name>
        <alias_name>CP15_DATA_WRITE_BARRIER</alias_name>
        <device_name type="rvi">CP15_DATA_WRITE_BARRIER</device_name>
        <device_name type="cadi">CP15_DATA_WRITE_BARRIER</device_name>
        <description language="en">Ensures that any outstanding explicit memory transactions complete before execution continues</description>
      </register>
      <register access="WO" name="CLEAN_DCACHE_TO_UNI" size="4">
        <gui_name language="en">CP15_CLEAN_DCACHE_TO_UNI</gui_name>
        <alias_name>CP15_CLEAN_DCACHE_TO_UNI</alias_name>
        <device_name type="rvi">CP15_CLEAN_DCACHE_TO_UNI</device_name>
        <device_name type="cadi">CP15_CLEAN_DCACHE_TO_UNI</device_name>
        <description language="en">Clean data cache line by MVA to PoU</description>
        <bitField conditional="false" high_bit="31" low_bit="3" name="MVA">
          <gui_name language="en">MVA</gui_name>
          <description language="en">Specifies the address to invalidate</description>
          <definition>[31:3]</definition>
        </bitField>
      </register>
      <register access="WO" name="CLEAN_INV_DATA_CACHE_LINE_BY_MVA" size="4">
        <gui_name language="en">CP15_CLEAN_INV_DATA_CACHE_LINE_BY_MVA</gui_name>
        <alias_name>CP15_CLEAN_INV_DATA_CACHE_LINE_BY_MVA</alias_name>
        <device_name type="rvi">CP15_CLEAN_INV_DATA_CACHE_LINE_BY_MVA</device_name>
        <device_name type="cadi">CP15_CLEAN_INV_DATA_CACHE_LINE_BY_MVA</device_name>
        <description language="en">Clean and Invalidate Data cache line by MVA to PoC</description>
        <bitField conditional="false" high_bit="31" low_bit="3" name="MVA">
          <gui_name language="en">MVA</gui_name>
          <description language="en">Specifies address to clean and invalidate</description>
          <definition>[31:3]</definition>
        </bitField>
      </register>
      <register access="WO" name="CLEAN_INV_DATA_CACHE_LINE_BY_WAY" size="4">
        <gui_name language="en">CP15_CLEAN_INV_DATA_CACHE_LINE_BY_WAY</gui_name>
        <alias_name>CP15_CLEAN_INV_DATA_CACHE_LINE_BY_WAY</alias_name>
        <device_name type="rvi">CP15_CLEAN_INV_DATA_CACHE_LINE_BY_WAY</device_name>
        <device_name type="cadi">CP15_CLEAN_INV_DATA_CACHE_LINE_BY_WAY</device_name>
        <description language="en">Clean and invalidate data cache line by index</description>
        <bitField conditional="false" high_bit="31" low_bit="29" name="Way">
          <gui_name language="en">Way</gui_name>
          <description language="en">Cache way number</description>
          <definition>[31:29]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="5" name="Set">
          <gui_name language="en">Set</gui_name>
          <description language="en">Cache set number</description>
          <definition>[15:5]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="1" name="Level">
          <gui_name language="en">Level</gui_name>
          <description language="en">Selects cache level</description>
          <definition>[3:1]</definition>
        </bitField>
      </register>
      <register access="RW" name="AUX_FUNC_MODES" size="4">
        <gui_name language="en">CP15_AUX_FUNC_MODES</gui_name>
        <alias_name>CP15_AUX_FUNC_MODES</alias_name>
        <device_name type="rvi">CP15_AUX_FUNC_MODES</device_name>
        <device_name type="cadi">CP15_AUX_FUNC_MODES</device_name>
        <description language="en">Auxiliary Functional Modes Control</description>
        <bitField conditional="false" enumerationId="E_AFMC_WWC" high_bit="6" low_bit="4" name="wb_wait_cycle">
          <gui_name language="en">wb_wait_cycle</gui_name>
          <description language="en">wb_wait_cycle</description>
          <definition>[6:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="3" low_bit="3" name="L2C_ECC_EN">
          <gui_name language="en">L2C_ECC_EN</gui_name>
          <description language="en">L2C_ECC_EN</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="2" low_bit="2" name="L1_Parity_On">
          <gui_name language="en">L1_Parity_On</gui_name>
          <description language="en">L1_Parity_On</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="0" low_bit="0" name="L2EN">
          <gui_name language="en">L2EN</gui_name>
          <description language="en">Enables L2 Cache</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="L2_CACHE_ERROR_COUNTER" size="4">
        <gui_name language="en">CP15_L2_CACHE_ERROR_COUNTER</gui_name>
        <alias_name>CP15_L2_CACHE_ERROR_COUNTER</alias_name>
        <device_name type="rvi">CP15_L2_CACHE_ERROR_COUNTER</device_name>
        <device_name type="cadi">CP15_L2_CACHE_ERROR_COUNTER</device_name>
        <description language="en">Level 2 Cache Error Counter</description>
        <bitField conditional="false" high_bit="31" low_bit="16" name="eCorr">
          <gui_name language="en">eCorr</gui_name>
          <description language="en">Correctable Error Count</description>
          <definition>[31:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="0" name="euUnc">
          <gui_name language="en">euUnc</gui_name>
          <description language="en">Uncorrectable Error Count</description>
          <definition>[15:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="L2_CACHE_ERROR_THRESHOLD" size="4">
        <gui_name language="en">CP15_L2_CACHE_ERROR_THRESHOLD</gui_name>
        <alias_name>CP15_L2_CACHE_ERROR_THRESHOLD</alias_name>
        <device_name type="rvi">CP15_L2_CACHE_ERROR_THRESHOLD</device_name>
        <device_name type="cadi">CP15_L2_CACHE_ERROR_THRESHOLD</device_name>
        <description language="en">L2 Cache Correctable and Uncorrectable error thresholds</description>
        <bitField conditional="false" high_bit="31" low_bit="16" name="ecLmt">
          <gui_name language="en">ecLmt</gui_name>
          <description language="en">Correctable Error Threshold</description>
          <definition>[31:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="0" name="euLmt">
          <gui_name language="en">euLmt</gui_name>
          <description language="en">Uncorrectable Error Threshold</description>
          <definition>[15:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="L2_CACHE_WAY_LCK" size="4">
        <gui_name language="en">CP15_L2_CACHE_WAY_LCK</gui_name>
        <alias_name>CP15_L2_CACHE_WAY_LCK</alias_name>
        <device_name type="rvi">CP15_L2_CACHE_WAY_LCK</device_name>
        <device_name type="cadi">CP15_L2_CACHE_WAY_LCK</device_name>
        <description language="en">Level 2 Cache Way Lockdown</description>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="31" low_bit="31" name="D_way7">
          <gui_name language="en">D_way7</gui_name>
          <description language="en">Data Way 7 Lock</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="30" low_bit="30" name="D_way6">
          <gui_name language="en">D_way6</gui_name>
          <description language="en">Data Way 6 Lock</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="29" low_bit="29" name="D_way5">
          <gui_name language="en">D_way5</gui_name>
          <description language="en">Data Way 5 Lock</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="28" low_bit="28" name="D_way4">
          <gui_name language="en">D_way4</gui_name>
          <description language="en">Data Way 4 Lock</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="27" low_bit="27" name="D_way3">
          <gui_name language="en">D_way3</gui_name>
          <description language="en">Data Way 3 Lock</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="26" low_bit="26" name="D_way2">
          <gui_name language="en">D_way2</gui_name>
          <description language="en">Data Way 2 Lock</description>
          <definition>[26]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="25" low_bit="25" name="D_way1">
          <gui_name language="en">D_way1</gui_name>
          <description language="en">Data Way 1 Lock</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="24" low_bit="24" name="D_way0">
          <gui_name language="en">D_way0</gui_name>
          <description language="en">Data Way 0 Lock</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="7" low_bit="7" name="I_way7">
          <gui_name language="en">I_way7</gui_name>
          <description language="en">Instruction Way 7 Lock</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="6" low_bit="6" name="I_way6">
          <gui_name language="en">I_way6</gui_name>
          <description language="en">Instruction Way 6 Lock</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="5" low_bit="5" name="I_way5">
          <gui_name language="en">I_way5</gui_name>
          <description language="en">Instruction Way 5 Lock</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="4" low_bit="4" name="I_way4">
          <gui_name language="en">I_way4</gui_name>
          <description language="en">Instruction Way 4 Lock</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="3" low_bit="3" name="I_way3">
          <gui_name language="en">I_way3</gui_name>
          <description language="en">Instruction Way 3 Lock</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="2" low_bit="2" name="I_way2">
          <gui_name language="en">I_way2</gui_name>
          <description language="en">Instruction Way 2 Lock</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="1" low_bit="1" name="I_way1">
          <gui_name language="en">I_way1</gui_name>
          <description language="en">Instruction Way 1 Lock</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="0" low_bit="0" name="I_way0">
          <gui_name language="en">I_way0</gui_name>
          <description language="en">Instruction Way 0 Lock</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="L2_CACHE_ECC_ERROR_CAPTURE" size="4">
        <gui_name language="en">CP15_L2_CACHE_ECC_ERROR_CAPTURE</gui_name>
        <alias_name>CP15_L2_CACHE_ECC_ERROR_CAPTURE</alias_name>
        <device_name type="rvi">CP15_L2_CACHE_ECC_ERROR_CAPTURE</device_name>
        <device_name type="cadi">CP15_L2_CACHE_ECC_ERROR_CAPTURE</device_name>
        <description language="en">Level 2 Cache Error Capture Register</description>
        <bitField conditional="false" high_bit="31" low_bit="2" name="CapErrAddr">
          <gui_name language="en">CapErrAddr</gui_name>
          <description language="en">Capture Error Physical Address</description>
          <definition>[31:2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_VALID" high_bit="0" low_bit="0" name="CapErrValid">
          <gui_name language="en">CapErrValid</gui_name>
          <description language="en">Captured Error Valid</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="L2_CACHE_LCK" size="4">
        <gui_name language="en">CP15_L2_CACHE_LCK</gui_name>
        <alias_name>CP15_L2_CACHE_LCK</alias_name>
        <device_name type="rvi">CP15_L2_CACHE_LCK</device_name>
        <device_name type="cadi">CP15_L2_CACHE_LCK</device_name>
        <description language="en">L2 cache lockdown register </description>
        <bitField conditional="false" high_bit="7" low_bit="7" name="LOCK_way_7">
          <gui_name language="en">LOCK_way_7</gui_name>
          <description language="en">Lockdown bit for way 7 of the L2 cache</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="6" low_bit="6" name="Lock_Way_6">
          <gui_name language="en">Lock_Way_6</gui_name>
          <description language="en">Lockdown bit for way 6 of the L2 cache</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="5" low_bit="5" name="Lock_Way_5">
          <gui_name language="en">Lock_Way_5</gui_name>
          <description language="en">Lockdown bit for way 5 of the L2 cache</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="4" low_bit="4" name="Lock_Way_4">
          <gui_name language="en">Lock_Way_4</gui_name>
          <description language="en">Lockdown bit for way 4 of the L2 cache</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="3" low_bit="3" name="Lock_Way_3">
          <gui_name language="en">Lock_Way_3</gui_name>
          <description language="en">Lockdown bit for way 3 of the L2 cache</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="2" low_bit="2" name="Lock_Way_2">
          <gui_name language="en">Lock_Way_2</gui_name>
          <description language="en">Lockdown bit for way 2 of the L2 cache</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="1" low_bit="1" name="Lock_Way_1">
          <gui_name language="en">Lock_Way_1</gui_name>
          <description language="en">Lockdown bit for way 1 of the L2 cache</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="0" low_bit="0" name="Lock_Way_0">
          <gui_name language="en">Lock_Way_0</gui_name>
          <description language="en">Lockdown bit for way 0 of the L2 cache</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="L2_CACHE_AUX_CTRL" size="4">
        <gui_name language="en">CP15_L2_CACHE_AUX_CTRL</gui_name>
        <alias_name>CP15_L2_CACHE_AUX_CTRL</alias_name>
        <device_name type="rvi">CP15_L2_CACHE_AUX_CTRL</device_name>
        <device_name type="cadi">CP15_L2_CACHE_AUX_CTRL</device_name>
        <description language="en">L2 cache auxiliary control register</description>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="21" low_bit="21" name="ECC">
          <gui_name language="en">ECC</gui_name>
          <description language="en">L2 ECC enable</description>
          <definition>[21]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_L2CAC_L2I" high_bit="16" low_bit="16" name="L2_Inner">
          <gui_name language="en">L2_Inner</gui_name>
          <description language="en">Defines whether the L2 observes the inner or outer cacheability attributes</description>
          <definition>[16]</definition>
        </bitField>
      </register>
      <register access="RW" name="DCACHE_LCK" size="4">
        <gui_name language="en">CP15_DCACHE_LCK</gui_name>
        <alias_name>CP15_DCACHE_LCK</alias_name>
        <device_name type="rvi">CP15_DCACHE_LCK</device_name>
        <device_name type="cadi">CP15_DCACHE_LCK</device_name>
        <description language="en">Data cache lockdown</description>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="7" low_bit="7" name="Way7">
          <gui_name language="en">Way7</gui_name>
          <description language="en">Lock bit for data cache way 7</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="6" low_bit="6" name="Way6">
          <gui_name language="en">Way6</gui_name>
          <description language="en">Lock bit for data cache way 6</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="5" low_bit="5" name="Way5">
          <gui_name language="en">Way5</gui_name>
          <description language="en">Lock bit for data cache way 5</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="4" low_bit="4" name="Way4">
          <gui_name language="en">Way4</gui_name>
          <description language="en">Lock bit for data cache way 4</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="3" low_bit="3" name="Way3">
          <gui_name language="en">Way3</gui_name>
          <description language="en">Lock bit for data cache way 3</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="2" low_bit="2" name="Way2">
          <gui_name language="en">Way2</gui_name>
          <description language="en">Lock bit for data cache way 2</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="1" low_bit="1" name="Way1">
          <gui_name language="en">Way1</gui_name>
          <description language="en">Lock bit for data cache way 1</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="0" low_bit="0" name="Way0">
          <gui_name language="en">Way0</gui_name>
          <description language="en">Lock bit for data cache way 0</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="ICACHE_LCK" size="4">
        <gui_name language="en">CP15_ICACHE_LCK</gui_name>
        <alias_name>CP15_ICACHE_LCK</alias_name>
        <device_name type="rvi">CP15_ICACHE_LCK</device_name>
        <device_name type="cadi">CP15_ICACHE_LCK</device_name>
        <description language="en">Instruction cache lockdown</description>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="3" low_bit="3" name="Way3">
          <gui_name language="en">Way3</gui_name>
          <description language="en">Lock bit for instruction cache way 3</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="2" low_bit="2" name="Way2">
          <gui_name language="en">Way2</gui_name>
          <description language="en">Lock bit for instruction cache way 2</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="1" low_bit="1" name="Way1">
          <gui_name language="en">Way1</gui_name>
          <description language="en">Lock bit for instruction cache way 1</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_LOCKED" high_bit="0" low_bit="0" name="Way0">
          <gui_name language="en">Way0</gui_name>
          <description language="en">Lock bit for instruction cache way 0</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Performance_monitor" xml:base="Registers/CP15/PJ4.xml">
      <gui_name language="en">Performance Monitor</gui_name>
      <description language="en">System Performance Monitor</description>
      <register access="RW" name="PERF_MON_CTRL" size="4">
        <gui_name language="en">CP15_PERF_MON_CTRL</gui_name>
        <alias_name>CP15_PERF_MON_CTRL</alias_name>
        <device_name type="rvi">CP15_PERF_MON_CTRL</device_name>
        <device_name type="cadi">CP15_PERF_MON_CTRL</device_name>
        <description language="en">Performance monitor control register</description>
        <bitField conditional="false" enumerationId="E_ID_IMP" high_bit="31" low_bit="24" name="IMP">
          <gui_name language="en">IMP</gui_name>
          <description language="en">Specifies the implementor code.</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" high_bit="23" low_bit="16" name="IDCODE">
          <gui_name language="en">IDCODE</gui_name>
          <description language="en">Specifies the identification code.</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="11" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Specifies the number of counters implemented.</description>
          <definition>[15:11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLED" high_bit="5" low_bit="5" name="DP">
          <gui_name language="en">DP</gui_name>
          <description language="en">Disables cycle counter, CCNT, when non-invasive debug is prohibited.</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="4" low_bit="4" name="X">
          <gui_name language="en">X</gui_name>
          <description language="en">Enables export of the events from the event bus to an external monitoring block, such as the ETM to trace events. </description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PMC_D" high_bit="3" low_bit="3" name="D">
          <gui_name language="en">D</gui_name>
          <description language="en">Cycle count divider: 0 = counts every processor clock cycle.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PMC_C" high_bit="2" low_bit="2" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Cycle counter reset: 0 = no action 1 = resets cycle counter, CCNT, to zero. This bit Read-As-Zero.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PMC_P" high_bit="1" low_bit="1" name="P">
          <gui_name language="en">P</gui_name>
          <description language="en">Performance counter reset: 0 = no action 1 = resets all performance counters to zero. This bit Read-As-Zero.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="0" low_bit="0" name="E">
          <gui_name language="en">E</gui_name>
          <description language="en">Enable bit: 0 = disables all counters, including CCNT 1 = enables all counters including CCNT.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="COUNT_ENA_SET" size="4">
        <gui_name language="en">CP15_COUNT_ENA_SET</gui_name>
        <alias_name>CP15_COUNT_ENA_SET</alias_name>
        <device_name type="rvi">CP15_COUNT_ENA_SET</device_name>
        <device_name type="cadi">CP15_COUNT_ENA_SET</device_name>
        <description language="en">Count enable set register</description>
        <bitField conditional="false" high_bit="31" low_bit="31" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Enable cycle counter.</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="3" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">Enable Counter 3.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" high_bit="2" low_bit="2" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Enable Counter 2.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" high_bit="1" low_bit="1" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Enable Counter 1.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" high_bit="0" low_bit="0" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Enable Counter 0.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="COUNT_ENA_CLR" size="4">
        <gui_name language="en">CP15_COUNT_ENA_CLR</gui_name>
        <alias_name>CP15_COUNT_ENA_CLR</alias_name>
        <device_name type="rvi">CP15_COUNT_ENA_CLR</device_name>
        <device_name type="cadi">CP15_COUNT_ENA_CLR</device_name>
        <description language="en">Count enable clear register</description>
        <bitField conditional="false" high_bit="31" low_bit="31" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Disable cycle counter.</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="3" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">Disable Counter 3.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" high_bit="2" low_bit="2" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Disable Counter 2.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" high_bit="1" low_bit="1" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Disable Counter 1.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" high_bit="0" low_bit="0" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Disable Counter 0.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="OVERFLOW_STATUS" size="4">
        <gui_name language="en">CP15_OVERFLOW_STATUS</gui_name>
        <alias_name>CP15_OVERFLOW_STATUS</alias_name>
        <device_name type="rvi">CP15_OVERFLOW_STATUS</device_name>
        <device_name type="cadi">CP15_OVERFLOW_STATUS</device_name>
        <description language="en">Overflow status register</description>
        <bitField conditional="false" high_bit="31" low_bit="31" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Cycle counter overflow flag.</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="3" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">Counter 3 overflow flag.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" high_bit="2" low_bit="2" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Counter 2 overflow flag.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" high_bit="1" low_bit="1" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Counter 1 overflow flag.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" high_bit="0" low_bit="0" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Counter 0 overflow flag.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="SW_INC" size="4">
        <gui_name language="en">CP15_SW_INC</gui_name>
        <alias_name>CP15_SW_INC</alias_name>
        <device_name type="rvi">CP15_SW_INC</device_name>
        <device_name type="cadi">CP15_SW_INC</device_name>
        <description language="en">Software increment register</description>
        <bitField conditional="false" high_bit="3" low_bit="3" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">Increment Counter 3</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" high_bit="2" low_bit="2" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">Increment Counter 2</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" high_bit="1" low_bit="1" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">Increment Counter 1</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" high_bit="0" low_bit="0" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">Increment Counter 0</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="COUNTER_SELECT" size="4">
        <gui_name language="en">CP15_COUNTER_SELECT</gui_name>
        <alias_name>CP15_COUNTER_SELECT</alias_name>
        <device_name type="rvi">CP15_COUNTER_SELECT</device_name>
        <device_name type="cadi">CP15_COUNTER_SELECT</device_name>
        <description language="en">Performance counter selection register</description>
        <bitField conditional="false" enumerationId="E_PCS_SEL" high_bit="4" low_bit="0" name="SEL">
          <gui_name language="en">SEL</gui_name>
          <description language="en">Counter select.</description>
          <definition>[4:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CYCLE_COUNT" size="4">
        <gui_name language="en">CP15_CYCLE_COUNT</gui_name>
        <alias_name>CP15_CYCLE_COUNT</alias_name>
        <device_name type="rvi">CP15_CYCLE_COUNT</device_name>
        <device_name type="cadi">CP15_CYCLE_COUNT</device_name>
        <description language="en">Cycle count register</description>
      </register>
      <register access="RW" name="EVENT_SELECT" size="4">
        <gui_name language="en">CP15_EVENT_SELECT</gui_name>
        <alias_name>CP15_EVENT_SELECT</alias_name>
        <device_name type="rvi">CP15_EVENT_SELECT</device_name>
        <device_name type="cadi">CP15_EVENT_SELECT</device_name>
        <description language="en">Event selection register</description>
        <bitField conditional="false" enumerationId="E_EVENT" high_bit="7" low_bit="0" name="SEL">
          <gui_name language="en">SEL</gui_name>
          <description language="en">Specifies the event selected</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="PERF_MON_COUNT" size="4">
        <gui_name language="en">CP15_PERF_MON_COUNT</gui_name>
        <alias_name>CP15_PERF_MON_COUNT</alias_name>
        <device_name type="rvi">CP15_PERF_MON_COUNT</device_name>
        <device_name type="cadi">CP15_PERF_MON_COUNT</device_name>
        <description language="en">Performance monitor count register</description>
      </register>
      <register access="RW" name="USER_ENABLE" size="4">
        <gui_name language="en">CP15_USER_ENABLE</gui_name>
        <alias_name>CP15_USER_ENABLE</alias_name>
        <device_name type="rvi">CP15_USER_ENABLE</device_name>
        <device_name type="cadi">CP15_USER_ENABLE</device_name>
        <description language="en">User enable register</description>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="0" low_bit="0" name="EN">
          <gui_name language="en">EN</gui_name>
          <description language="en">User mode enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="INTERRUPT_ENABLE_SET" size="4">
        <gui_name language="en">CP15_INTERRUPT_ENABLE_SET</gui_name>
        <alias_name>CP15_INTERRUPT_ENABLE_SET</alias_name>
        <device_name type="rvi">CP15_INTERRUPT_ENABLE_SET</device_name>
        <device_name type="cadi">CP15_INTERRUPT_ENABLE_SET</device_name>
        <description language="en">Interrupt enable set register </description>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="31" low_bit="31" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">CCNT overflow interrupt enable.</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="3" low_bit="3" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">PMCNT3 overflow interrupt enable</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="2" low_bit="2" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">PMCNT2 overflow interrupt enable</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="1" low_bit="1" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">PMCNT1 overflow interrupt enable</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="0" low_bit="0" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">PMCNT0 overflow interrupt enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="INTERRUPT_ENABLE_CLR" size="4">
        <gui_name language="en">CP15_INTERRUPT_ENABLE_CLR</gui_name>
        <alias_name>CP15_INTERRUPT_ENABLE_CLR</alias_name>
        <device_name type="rvi">CP15_INTERRUPT_ENABLE_CLR</device_name>
        <device_name type="cadi">CP15_INTERRUPT_ENABLE_CLR</device_name>
        <description language="en">Interrupt enable clear register</description>
        <bitField conditional="false" high_bit="31" low_bit="31" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">CCNT overflow interrupt enable</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="3" name="P3">
          <gui_name language="en">P3</gui_name>
          <description language="en">PMCNT3 overflow interrupt enable</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" high_bit="2" low_bit="2" name="P2">
          <gui_name language="en">P2</gui_name>
          <description language="en">PMCNT2 overflow interrupt enable</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" high_bit="1" low_bit="1" name="P1">
          <gui_name language="en">P1</gui_name>
          <description language="en">PMCNT1 overflow interrupt enable</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" high_bit="0" low_bit="0" name="P0">
          <gui_name language="en">P0</gui_name>
          <description language="en">PMCNT0 overflow interrupt enable</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="VA_TO_PA" xml:base="Registers/CP15/PJ4.xml">
      <gui_name language="en">VA to PA Translation</gui_name>
      <description language="en">Virtual Address to Physical Address translation</description>
      <register access="RW" name="PA" size="4">
        <gui_name language="en">CP15_PA</gui_name>
        <alias_name>CP15_PA</alias_name>
        <device_name type="rvi">CP15_PA</device_name>
        <device_name type="cadi">CP15_PA</device_name>
        <description language="en">Physical Address</description>
        <bitField conditional="false" high_bit="31" low_bit="10" name="PA">
          <gui_name language="en">PA</gui_name>
          <description language="en">Contains the physical address after a successful translation.</description>
          <definition>[31:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_NS" high_bit="9" low_bit="9" name="NS">
          <gui_name language="en">NS</gui_name>
          <description language="en">Indicates the state of the NS attribute bit in the translation table.</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" high_bit="8" low_bit="8" name="P">
          <gui_name language="en">P</gui_name>
          <description language="en">Not used in the processor.</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_SHARED" high_bit="7" low_bit="7" name="SH">
          <gui_name language="en">SH</gui_name>
          <description language="en">Indicates shareable memory: 0 = non-shared 1 = shared.</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_INNER" high_bit="6" low_bit="4" name="INNER">
          <gui_name language="en">INNER</gui_name>
          <description language="en">Indicates the inner attributes from the translation table.</description>
          <definition>[6:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="3" low_bit="2" name="OUTER">
          <gui_name language="en">OUTER</gui_name>
          <description language="en">Indicates the outer attributes from the translation table.</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PA_0" high_bit="0" low_bit="0" name="_0">
          <gui_name language="en">_0</gui_name>
          <description language="en">Indicates that the translation succeeded. 0=Translation successful.</description>
          <definition>[0]</definition>
        </bitField>
        <bitField conditional="false" high_bit="6" low_bit="1" name="FSR">
          <gui_name language="en">FSR</gui_name>
          <description language="en">Holds the FSR bits for the aborted address.</description>
          <definition>[6:1]</definition>
        </bitField>
      </register>
      <register access="WO" name="VA_CW_PRIV_READ" size="4">
        <gui_name language="en">CP15_VA_CW_PRIV_READ</gui_name>
        <alias_name>CP15_VA_CW_PRIV_READ</alias_name>
        <device_name type="rvi">CP15_VA_CW_PRIV_READ</device_name>
        <device_name type="cadi">CP15_VA_CW_PRIV_READ</device_name>
        <description language="en">VA-to-PA translation in the Current World with privileged read permission.</description>
      </register>
      <register access="WO" name="VA_CW_PRIV_WRITE" size="4">
        <gui_name language="en">CP15_VA_CW_PRIV_WRITE</gui_name>
        <alias_name>CP15_VA_CW_PRIV_WRITE</alias_name>
        <device_name type="rvi">CP15_VA_CW_PRIV_WRITE</device_name>
        <device_name type="cadi">CP15_VA_CW_PRIV_WRITE</device_name>
        <description language="en">VA-to-PA translation in the Current World with privileged write permission.</description>
      </register>
      <register access="WO" name="VA_CW_USER_READ" size="4">
        <gui_name language="en">CP15_VA_CW_USER_READ</gui_name>
        <alias_name>CP15_VA_CW_USER_READ</alias_name>
        <device_name type="rvi">CP15_VA_CW_USER_READ</device_name>
        <device_name type="cadi">CP15_VA_CW_USER_READ</device_name>
        <description language="en">VA-to-PA translation in the Current World with User read permission.</description>
      </register>
      <register access="WO" name="VA_CW_USER_WRITE" size="4">
        <gui_name language="en">CP15_VA_CW_USER_WRITE</gui_name>
        <alias_name>CP15_VA_CW_USER_WRITE</alias_name>
        <device_name type="rvi">CP15_VA_CW_USER_WRITE</device_name>
        <device_name type="cadi">CP15_VA_CW_USER_WRITE</device_name>
        <description language="en">VA-to-PA translation in the Current World with User write permission.</description>
      </register>
      <register access="WO" name="VA_OW_PRIV_READ" size="4">
        <gui_name language="en">CP15_VA_OW_PRIV_READ</gui_name>
        <alias_name>CP15_VA_OW_PRIV_READ</alias_name>
        <device_name type="rvi">CP15_VA_OW_PRIV_READ</device_name>
        <device_name type="cadi">CP15_VA_OW_PRIV_READ</device_name>
        <description language="en">VA-to-PA translation in the Other World with privileged read permission.</description>
      </register>
      <register access="WO" name="VA_OW_PRIV_WRITE" size="4">
        <gui_name language="en">CP15_VA_OW_PRIV_WRITE</gui_name>
        <alias_name>CP15_VA_OW_PRIV_WRITE</alias_name>
        <device_name type="rvi">CP15_VA_OW_PRIV_WRITE</device_name>
        <device_name type="cadi">CP15_VA_OW_PRIV_WRITE</device_name>
        <description language="en">VA-to-PA translation in the Other World with privileged write permission.</description>
      </register>
      <register access="WO" name="VA_OW_USER_READ" size="4">
        <gui_name language="en">CP15_VA_OW_USER_READ</gui_name>
        <alias_name>CP15_VA_OW_USER_READ</alias_name>
        <device_name type="rvi">CP15_VA_OW_USER_READ</device_name>
        <device_name type="cadi">CP15_VA_OW_USER_READ</device_name>
        <description language="en">VA-to-PA translation in the Other World with User read permission.</description>
      </register>
      <register access="WO" name="VA_OW_USER_WRITE" size="4">
        <gui_name language="en">CP15_VA_OW_USER_WRITE</gui_name>
        <alias_name>CP15_VA_OW_USER_WRITE</alias_name>
        <device_name type="rvi">CP15_VA_OW_USER_WRITE</device_name>
        <device_name type="cadi">CP15_VA_OW_USER_WRITE</device_name>
        <description language="en">VA-to-PA translation in the Other World with User write permission.</description>
      </register>
      <register access="WO" name="DATA_MEMORY_BARRIER" size="4">
        <gui_name language="en">CP15_DATA_MEMORY_BARRIER</gui_name>
        <alias_name>CP15_DATA_MEMORY_BARRIER</alias_name>
        <device_name type="rvi">CP15_DATA_MEMORY_BARRIER</device_name>
        <device_name type="cadi">CP15_DATA_MEMORY_BARRIER</device_name>
        <description language="en">Data memory barrier operation </description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="TCM" xml:base="Registers/CP15/PJ4.xml">
      <gui_name language="en">Tightly Coupled Memory</gui_name>
      <description language="en">Tightly Coupled Memory Configuration and Control</description>
      <register access="RO" name="TCM_TYPE" size="4">
        <gui_name language="en">CP15_TCM_TYPE</gui_name>
        <alias_name>CP15_TCM_TYPE</alias_name>
        <device_name type="rvi">CP15_TCM_TYPE</device_name>
        <device_name type="cadi">CP15_TCM_TYPE</device_name>
        <description language="en">TCM Type Register</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Non_Secure" xml:base="Registers/CP15/PJ4.xml">
      <gui_name language="en">Non Secure Mode Registers</gui_name>
      <description language="en">CP15 Registers that are banked in Non Secure Mode</description>
      <register access="RO" name="N_CACHE_SIZE_SELECT" size="4">
        <gui_name language="en">CP15_N_CACHE_SIZE_SELECT</gui_name>
        <alias_name>CP15_N_CACHE_SIZE_SELECT</alias_name>
        <device_name type="rvi">CP15_N_CACHE_SIZE_SELECT</device_name>
        <device_name type="cadi">CP15_N_CACHE_SIZE_SELECT</device_name>
        <description language="en">Non-secure World cache size selection register</description>
        <bitField conditional="false" enumerationId="E_CSS_LEVEL" high_bit="3" low_bit="1" name="Level">
          <gui_name language="en">Cache level selected</gui_name>
          <description language="en">Cache level selected</description>
          <definition>[3:1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CSS_IND" high_bit="0" low_bit="0" name="InD">
          <gui_name language="en">InD</gui_name>
          <description language="en">Instruction or Data/Unified.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_CONTROL" size="4">
        <gui_name language="en">CP15_N_CONTROL</gui_name>
        <alias_name>CP15_N_CONTROL</alias_name>
        <device_name type="rvi">CP15_N_CONTROL</device_name>
        <device_name type="cadi">CP15_N_CONTROL</device_name>
        <description language="en">Non-secure World control register</description>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="30" low_bit="30" name="TE">
          <gui_name language="en">Thumb exception enable</gui_name>
          <description language="en">Thumb exception enable bit.</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="29" low_bit="29" name="FA">
          <gui_name language="en">Force AP functionality</gui_name>
          <description language="en">This bit controls the Force AP functionality in the MMU that generates Access Bit faults.</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="28" low_bit="28" name="TR">
          <gui_name language="en">TEX remap</gui_name>
          <description language="en">This bit controls the TEX remap functionality in the MMU.</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="27" name="NMFI" access="RO">
          <gui_name language="en">Non-maskable Fast Interrupt Enable</gui_name>
          <description language="en">This is the Non-Maskable Fast Interrupt enable bit.</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" high_bit="25" low_bit="25" name="EE">
          <gui_name language="en">EE</gui_name>
          <description language="en">Determines how the E bit in the CPSR is set on an exception.</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="24" low_bit="24" name="VE">
          <gui_name language="en">VIC interface enable</gui_name>
          <description language="en">This bit enables the VIC interface to determine interrupt vectors.</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" high_bit="23" low_bit="23" name="XP">
          <gui_name language="en">Extended page enable</gui_name>
          <description language="en">This bit enables extended page tables to be configured for the hardware page translation mechanism.</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="22" low_bit="22" name="U">
          <gui_name language="en">Unaligned data access enable</gui_name>
          <description language="en">Enables unaligned data access operations, including mixed little/big endian operation.</description>
          <definition>[22]</definition>
        </bitField>
        <bitField conditional="false" high_bit="21" low_bit="21" name="FI">
          <gui_name language="en">FI</gui_name>
          <description language="en">FI</description>
          <definition>[21]</definition>
        </bitField>
        <bitField conditional="false" high_bit="18" low_bit="18" name="IT">
          <gui_name language="en">Instruction TCM</gui_name>
          <description language="en">This field is deprecated.</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" high_bit="16" low_bit="16" name="DT">
          <gui_name language="en">Data TCM</gui_name>
          <description language="en">This field is deprecated.</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="13" low_bit="13" name="V">
          <gui_name language="en">Exception vector address</gui_name>
          <description language="en">This bit defines the location of exception vectors.</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="12" low_bit="12" name="I">
          <gui_name language="en">I-cache enable</gui_name>
          <description language="en">Determines if instructions can be cached in any instruction cache at any cache level.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="11" low_bit="11" name="BPU">
          <gui_name language="en">Branch prediction unit enable</gui_name>
          <description language="en">Enables the branch prediction unit.</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="2" low_bit="2" name="C">
          <gui_name language="en">D-cache enable</gui_name>
          <description language="en">Determines if data can be cached in a data or unified cache at any cache level.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="1" low_bit="1" name="A">
          <gui_name language="en">Alignment fault check enable</gui_name>
          <description language="en">This bit enables data address alignment fault checking.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="0" low_bit="0" name="M">
          <gui_name language="en">MMU enable</gui_name>
          <description language="en">Enables the MMU.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_AUXILIARY_CONTROL" size="4">
        <gui_name language="en">CP15_N_AUXILIARY_CONTROL</gui_name>
        <alias_name>CP15_N_AUXILIARY_CONTROL</alias_name>
        <device_name type="rvi">CP15_N_AUXILIARY_CONTROL</device_name>
        <device_name type="cadi">CP15_N_AUXILIARY_CONTROL</device_name>
        <description language="en">Non-secure World auxiliary control register</description>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="3" low_bit="3" name="L1PE">
          <gui_name language="en">L1 parity checking enable</gui_name>
          <description language="en">Enables L1 cache parity checking.</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_ENABLED" high_bit="1" low_bit="1" name="L2EN">
          <gui_name language="en">L2 parity checking enable</gui_name>
          <description language="en">Enables L2 cache parity checking.</description>
          <definition>[1]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_TTBR0" size="4">
        <gui_name language="en">CP15_N_TTBR0</gui_name>
        <alias_name>CP15_N_TTBR0</alias_name>
        <device_name type="rvi">CP15_N_TTBR0</device_name>
        <device_name type="cadi">CP15_N_TTBR0</device_name>
        <description language="en">Non-secure World translation table base register 0</description>
        <bitField conditional="false" high_bit="31" low_bit="7" name="Translation_table_base_0">
          <gui_name language="en">Translation_table_base_0</gui_name>
          <description language="en">Holds the translation table base address, the physical address of the first level translation table.</description>
          <definition>[31:7]</definition>
        </bitField>
        <bitField conditional="false" high_bit="5" low_bit="5" name="NOS">
          <gui_name language="en">Not outer shareable</gui_name>
          <description language="en">This bit indicates the outer-shareable attribute for the memory associated with a translation table walk to shared memory.</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_RGN_TYPE" high_bit="4" low_bit="3" name="OC">
          <gui_name language="en">OC</gui_name>
          <description language="en">Indicates the outer cacheable attributes for translation table walking.</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" high_bit="1" low_bit="1" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Indicates the translation table walk is to non-shared or to shared memory.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" high_bit="0" low_bit="0" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Indicates the translation table walk is inner cacheable or inner non-cacheable.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_TTBR1" size="4">
        <gui_name language="en">CP15_N_TTBR1</gui_name>
        <alias_name>CP15_N_TTBR1</alias_name>
        <device_name type="rvi">CP15_N_TTBR1</device_name>
        <device_name type="cadi">CP15_N_TTBR1</device_name>
        <description language="en">Non-secure World translation table base register 1</description>
        <bitField conditional="false" high_bit="31" low_bit="14" name="Translation_table_base_0">
          <gui_name language="en">Translation_table_base_0</gui_name>
          <description language="en">Holds the translation table base address, the physical address of the first level translation table.</description>
          <definition>[31:14]</definition>
        </bitField>
        <bitField conditional="false" high_bit="5" low_bit="5" name="NOS">
          <gui_name language="en">Not outer shareable</gui_name>
          <description language="en">This bit indicates the outer-shareable attribute for the memory associated with a translation table walk to shared memory.</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_RGN_TYPE" high_bit="4" low_bit="3" name="OC">
          <gui_name language="en">OC</gui_name>
          <description language="en">Indicates the outer cacheable attributes for translation table walking.</description>
          <definition>[4:3]</definition>
        </bitField>
        <bitField conditional="false" high_bit="2" low_bit="2" name="P">
          <gui_name language="en">P</gui_name>
          <description language="en">Table walk memory attribute.</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" high_bit="1" low_bit="1" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Indicates the translation table walk is to non-shared or to shared memory.</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" high_bit="0" low_bit="0" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Indicates the translation table walk is inner cacheable or inner non-cacheable.</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_TTBC" size="4">
        <gui_name language="en">CP15_N_TTBC</gui_name>
        <alias_name>CP15_N_TTBC</alias_name>
        <device_name type="rvi">CP15_N_TTBC</device_name>
        <device_name type="cadi">CP15_N_TTBC</device_name>
        <description language="en">Non-secure World translation table base control register</description>
        <bitField conditional="false" high_bit="5" low_bit="5" name="PD1">
          <gui_name language="en">PD1</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using Translation Table Base Register 1. When translation table walk is disabled, a section translation fault occurs instead on a TLB miss.</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" high_bit="4" low_bit="4" name="PD0">
          <gui_name language="en">PD0</gui_name>
          <description language="en">Specifies occurrence of a translation table walk on a TLB miss when using Translation Table Base Register 0. When translation table walk is disabled, a section translation fault occurs instead on a TLB miss.</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_TBR_PAGE_SIZE" high_bit="2" low_bit="0" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Specifies the boundary size of Translation Table Base Register 0.</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_DACR" size="4">
        <gui_name language="en">CP15_N_DACR</gui_name>
        <alias_name>CP15_N_DACR</alias_name>
        <device_name type="rvi">CP15_N_DACR</device_name>
        <device_name type="cadi">CP15_N_DACR</device_name>
        <description language="en">Non-secure World domain access control register</description>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="31" low_bit="30" name="D15">
          <gui_name language="en">D15</gui_name>
          <description language="en">Defines the access permissions for domain D15</description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="29" low_bit="28" name="D14">
          <gui_name language="en">D14</gui_name>
          <description language="en">Defines the access permissions for domain D14</description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="27" low_bit="26" name="D13">
          <gui_name language="en">D13</gui_name>
          <description language="en">Defines the access permissions for domain D13</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="25" low_bit="24" name="D12">
          <gui_name language="en">D12</gui_name>
          <description language="en">Defines the access permissions for domain D12</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="23" low_bit="22" name="D11">
          <gui_name language="en">D11</gui_name>
          <description language="en">Defines the access permissions for domain D11</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="21" low_bit="20" name="D10">
          <gui_name language="en">D10</gui_name>
          <description language="en">Defines the access permissions for domain D10</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="19" low_bit="18" name="D9">
          <gui_name language="en">D9</gui_name>
          <description language="en">Defines the access permissions for domain D9</description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="17" low_bit="16" name="D8">
          <gui_name language="en">D8</gui_name>
          <description language="en">Defines the access permissions for domain D8</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="15" low_bit="14" name="D7">
          <gui_name language="en">D7</gui_name>
          <description language="en">Defines the access permissions for domain D7</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="13" low_bit="12" name="D6">
          <gui_name language="en">D6</gui_name>
          <description language="en">Defines the access permissions for domain D6</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="11" low_bit="10" name="D5">
          <gui_name language="en">D5</gui_name>
          <description language="en">Defines the access permissions for domain D5</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="9" low_bit="8" name="D4">
          <gui_name language="en">D4</gui_name>
          <description language="en">Defines the access permissions for domain D4</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="7" low_bit="6" name="D3">
          <gui_name language="en">D3</gui_name>
          <description language="en">Defines the access permissions for domain D3</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="5" low_bit="4" name="D2">
          <gui_name language="en">D2</gui_name>
          <description language="en">Defines the access permissions for domain D2</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="3" low_bit="2" name="D1">
          <gui_name language="en">D1</gui_name>
          <description language="en">Defines the access permissions for domain D1</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DOMAIN_ACC_CTRL" high_bit="2" low_bit="0" name="D0">
          <gui_name language="en">D0</gui_name>
          <description language="en">Defines the access permissions for domain D0</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_DFSR" size="4">
        <gui_name language="en">CP15_N_DFSR</gui_name>
        <alias_name>CP15_N_DFSR</alias_name>
        <device_name type="rvi">CP15_N_DFSR</device_name>
        <device_name type="cadi">CP15_N_DFSR</device_name>
        <description language="en">Non-secure World data fault status register</description>
        <bitField conditional="false" high_bit="12" low_bit="12" name="SD">
          <gui_name language="en">SD</gui_name>
          <description language="en">Indicates whether an AXI Decode or Slave error caused an abort. This bit is only valid for external aborts. For all other aborts this bit Should-Be-Zero.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" high_bit="11" low_bit="11" name="RW">
          <gui_name language="en">RW</gui_name>
          <description language="en">Indicates whether a read or write access caused an abort.</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" high_bit="10" low_bit="10" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Part of the Status field. See Status bits [3:0].</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="Domain">
          <gui_name language="en">Domain</gui_name>
          <description language="en">Indicates which one of the 16 domains, D15-D0, is accessed when a data fault occurs. This field takes values 0-15.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_D_FAULT_STATUS" high_bit="3" low_bit="0" name="Status">
          <gui_name language="en">Status</gui_name>
          <description language="en">Indicates the type of exception generated. Determined by bits 10, 3:0.</description>
          <definition>[10][3:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_IFSR" size="4">
        <gui_name language="en">CP15_N_IFSR</gui_name>
        <alias_name>CP15_N_IFSR</alias_name>
        <device_name type="rvi">CP15_N_IFSR</device_name>
        <device_name type="cadi">CP15_N_IFSR</device_name>
        <description language="en">Non-secure World instruction fault status register</description>
        <bitField conditional="false" high_bit="12" low_bit="12" name="SD">
          <gui_name language="en">SD</gui_name>
          <description language="en">Indicates whether an AXI Decode or Slave error caused an abort. This bit is only valid for external aborts. For all other aborts this bit Should-Be-Zero.</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" high_bit="10" low_bit="10" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">Part of the Status field. See bits [3:0].</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_I_FAULT_STATUS" high_bit="3" low_bit="0" name="STATUS">
          <gui_name language="en">STATUS</gui_name>
          <description language="en">Indicates the type of exception generated. Determined by bits 10, 3:0.</description>
          <definition>[10][3:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_DATA_AUX_FAULT" size="4">
        <gui_name language="en">CP15_N_DATA_AUX_FAULT</gui_name>
        <alias_name>CP15_N_DATA_AUX_FAULT</alias_name>
        <device_name type="rvi">CP15_N_DATA_AUX_FAULT</device_name>
        <device_name type="cadi">CP15_N_DATA_AUX_FAULT</device_name>
        <description language="en">Non-secure World data auxiliary fault status register</description>
      </register>
      <register access="RW" name="N_INSTR_AUX_FAULT" size="4">
        <gui_name language="en">CP15_N_INSTR_AUX_FAULT</gui_name>
        <alias_name>CP15_N_INSTR_AUX_FAULT</alias_name>
        <device_name type="rvi">CP15_N_INSTR_AUX_FAULT</device_name>
        <device_name type="cadi">CP15_N_INSTR_AUX_FAULT</device_name>
        <description language="en">Non-secure World instruction auxiliary fault status register</description>
      </register>
      <register access="RW" name="N_DFAR" size="4">
        <gui_name language="en">CP15_N_DFAR</gui_name>
        <alias_name>CP15_N_DFAR</alias_name>
        <device_name type="rvi">CP15_N_DFAR</device_name>
        <device_name type="cadi">CP15_N_DFAR</device_name>
        <description language="en">Non-secure World data fault address register</description>
      </register>
      <register access="RW" name="N_IFAR" size="4">
        <gui_name language="en">CP15_N_IFAR</gui_name>
        <alias_name>CP15_N_IFAR</alias_name>
        <device_name type="rvi">CP15_N_IFAR</device_name>
        <device_name type="cadi">CP15_N_IFAR</device_name>
        <description language="en">Non-secure World instruction fault address register</description>
      </register>
      <register access="WO" name="N_TLB_INVALIDATE_ALL" size="4">
        <gui_name language="en">CP15_N_TLB_INVALIDATE_ALL</gui_name>
        <alias_name>CP15_N_TLB_INVALIDATE_ALL</alias_name>
        <device_name type="rvi">CP15_N_TLB_INVALIDATE_ALL</device_name>
        <device_name type="cadi">CP15_N_TLB_INVALIDATE_ALL</device_name>
        <description language="en">Non-secure World invalidate TLB all unlocked entries.</description>
      </register>
      <register access="WO" name="N_TLB_INVALIDATE_MVA" size="4">
        <gui_name language="en">CP15_N_TLB_INVALIDATE_MVA</gui_name>
        <alias_name>CP15_N_TLB_INVALIDATE_MVA</alias_name>
        <device_name type="rvi">CP15_N_TLB_INVALIDATE_MVA</device_name>
        <device_name type="cadi">CP15_N_TLB_INVALIDATE_MVA</device_name>
        <description language="en">Non-secure World invalidate TLB single entry by MVA.</description>
      </register>
      <register access="WO" name="N_TLB_INVALIDATE_ASID" size="4">
        <gui_name language="en">CP15_N_TLB_INVALIDATE_ASID</gui_name>
        <alias_name>CP15_N_TLB_INVALIDATE_ASID</alias_name>
        <device_name type="rvi">CP15_N_TLB_INVALIDATE_ASID</device_name>
        <device_name type="cadi">CP15_N_TLB_INVALIDATE_ASID</device_name>
        <description language="en">Non-secure World invalidate TLB entry on ASID match.</description>
      </register>
      <register access="RW" name="N_PRIM_REGION_REMAP" size="4">
        <gui_name language="en">CP15_N_PRIM_REGION_REMAP</gui_name>
        <alias_name>CP15_N_PRIM_REGION_REMAP</alias_name>
        <device_name type="rvi">CP15_N_PRIM_REGION_REMAP</device_name>
        <device_name type="cadi">CP15_N_PRIM_REGION_REMAP</device_name>
        <description language="en">Non-secure World primary region remap register</description>
        <bitField conditional="false" high_bit="19" low_bit="19" name="_19">
          <gui_name language="en">_19</gui_name>
          <description language="en">Remaps shareable attribute when S=1 for Normal regions</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" high_bit="18" low_bit="18" name="_18">
          <gui_name language="en">_18</gui_name>
          <description language="en">Remaps shareable attribute when S=0 for Normal regions</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" high_bit="17" low_bit="17" name="_17">
          <gui_name language="en">_17</gui_name>
          <description language="en">Remaps shareable attribute when S=1 for Device regions</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" high_bit="16" low_bit="16" name="_16">
          <gui_name language="en">_16</gui_name>
          <description language="en">Remaps shareable attribute when S=0 for Device regions</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" high_bit="15" low_bit="14" name="_15_14">
          <gui_name language="en">_15_14</gui_name>
          <description language="en">Remaps {TEX[0],C,B} = 0x7</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" high_bit="13" low_bit="12" name="_13_12">
          <gui_name language="en">_13_12</gui_name>
          <description language="en">Remaps {TEX[0],C,B} = 0x6</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" high_bit="11" low_bit="10" name="_11_10">
          <gui_name language="en">_11_10</gui_name>
          <description language="en">Remaps {TEX[0],C,B} = 0x5</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" high_bit="9" low_bit="8" name="_9_8">
          <gui_name language="en">_9_8</gui_name>
          <description language="en">Remaps {TEX[0],C,B} = 0x4</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" high_bit="7" low_bit="6" name="_7_6">
          <gui_name language="en">_7_6</gui_name>
          <description language="en">Remaps {TEX[0],C,B} = 0x3</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" high_bit="5" low_bit="4" name="_5_4">
          <gui_name language="en">_5_4</gui_name>
          <description language="en">Remaps {TEX[0],C,B} = 0x2</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" high_bit="3" low_bit="2" name="_3_2">
          <gui_name language="en">_3_2</gui_name>
          <description language="en">Remaps {TEX[0],C,B} = 0x1</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PRIME_MEM_ENCODING" high_bit="1" low_bit="0" name="_1_0">
          <gui_name language="en">_1_0</gui_name>
          <description language="en">Remaps {TEX[0],C,B} = 0x0</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_NORM_MEM_REMAP" size="4">
        <gui_name language="en">CP15_N_NORM_MEM_REMAP</gui_name>
        <alias_name>CP15_N_NORM_MEM_REMAP</alias_name>
        <device_name type="rvi">CP15_N_NORM_MEM_REMAP</device_name>
        <device_name type="cadi">CP15_N_NORM_MEM_REMAP</device_name>
        <description language="en">Non-secure World normal memory remap register</description>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="31" low_bit="30" name="_31_30">
          <gui_name language="en">_31_30</gui_name>
          <description language="en">Remaps outer attribute for {TEX[0],C,B} = b111</description>
          <definition>[31:30]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="29" low_bit="28" name="_29_28">
          <gui_name language="en">_29_28</gui_name>
          <description language="en">Remaps outer attribute for {TEX[0],C,B} = b110</description>
          <definition>[29:28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="27" low_bit="26" name="_27_26">
          <gui_name language="en">_27_26</gui_name>
          <description language="en">Remaps outer attribute for {TEX[0],C,B} = b101</description>
          <definition>[27:26]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="25" low_bit="24" name="_25_24">
          <gui_name language="en">_25_24</gui_name>
          <description language="en">Remaps outer attribute for {TEX[0],C,B} = b100</description>
          <definition>[25:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="23" low_bit="22" name="_23_22">
          <gui_name language="en">_23_22</gui_name>
          <description language="en">Remaps outer attribute for {TEX[0],C,B} = b011</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="21" low_bit="20" name="_21_20">
          <gui_name language="en">_21_20</gui_name>
          <description language="en">Remaps outer attribute for {TEX[0],C,B} = b010</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="19" low_bit="18" name="_19_18">
          <gui_name language="en">_19_18</gui_name>
          <description language="en">Remaps outer attribute for {TEX[0],C,B} = b001</description>
          <definition>[19:18]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="17" low_bit="16" name="_17_16">
          <gui_name language="en">_17_16</gui_name>
          <description language="en">Remaps outer attribute for {TEX[0],C,B} = b000</description>
          <definition>[17:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="15" low_bit="14" name="_15_14">
          <gui_name language="en">_15_14</gui_name>
          <description language="en">Remaps inner attribute for {TEX[0],C,B} = b111</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="13" low_bit="12" name="_13_12">
          <gui_name language="en">_13_12</gui_name>
          <description language="en">Remaps inner attribute for {TEX[0],C,B} = b110</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="11" low_bit="10" name="_11_10">
          <gui_name language="en">_11_10</gui_name>
          <description language="en">Remaps inner attribute for {TEX[0],C,B} = b101</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="9" low_bit="8" name="_9_8">
          <gui_name language="en">_9_8</gui_name>
          <description language="en">Remaps inner attribute for {TEX[0],C,B} = b100</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="7" low_bit="6" name="_7_6">
          <gui_name language="en">_7_6</gui_name>
          <description language="en">Remaps inner attribute for {TEX[0],C,B} = b011</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="5" low_bit="4" name="_5_4">
          <gui_name language="en">_5_4</gui_name>
          <description language="en">Remaps inner attribute for {TEX[0],C,B} = b010</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="3" low_bit="2" name="_3_2">
          <gui_name language="en">_3_2</gui_name>
          <description language="en">Remaps inner attribute for {TEX[0],C,B} = b001</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="1" low_bit="0" name="_1_0">
          <gui_name language="en">_1_0</gui_name>
          <description language="en">Remaps inner attribute for {TEX[0],C,B} = b000</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_PID" size="4">
        <gui_name language="en">CP15_N_PID</gui_name>
        <alias_name>CP15_N_PID</alias_name>
        <device_name type="rvi">CP15_N_PID</device_name>
        <device_name type="cadi">CP15_N_PID</device_name>
        <description language="en">Non-secure World Process ID</description>
        <bitField conditional="false" high_bit="31" low_bit="25" name="PID">
          <gui_name language="en">FCSE PID</gui_name>
          <description language="en">Provides the Process ID for fast context switch memory mappings</description>
          <definition>[31:25]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_CID" size="4">
        <gui_name language="en">CP15_N_CID</gui_name>
        <alias_name>CP15_N_CID</alias_name>
        <device_name type="rvi">CP15_N_CID</device_name>
        <device_name type="cadi">CP15_N_CID</device_name>
        <description language="en">Non-secure World context ID</description>
        <bitField conditional="false" high_bit="31" low_bit="8" name="Context_ID">
          <gui_name language="en">Context_ID</gui_name>
          <description language="en">Extends the ASID to form the process ID and identifies the current process</description>
          <definition>[31:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="0" name="ASID">
          <gui_name language="en">ASID</gui_name>
          <description language="en">Holds the ASID of the current process to identify the current ASID</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="N_USER_RW_ID" size="4">
        <gui_name language="en">CP15_N_USER_RW_ID</gui_name>
        <alias_name>CP15_N_USER_RW_ID</alias_name>
        <device_name type="rvi">CP15_N_USER_RW_ID</device_name>
        <device_name type="cadi">CP15_N_USER_RW_ID</device_name>
        <description language="en">Non-secure World User read/write thread and process ID register</description>
      </register>
      <register access="RW" name="N_USER_RO_ID" size="4">
        <gui_name language="en">CP15_N_USER_RO_ID</gui_name>
        <alias_name>CP15_N_USER_RO_ID</alias_name>
        <device_name type="rvi">CP15_N_USER_RO_ID</device_name>
        <device_name type="cadi">CP15_N_USER_RO_ID</device_name>
        <description language="en">Non-secure World User read-only thread and process ID register</description>
      </register>
      <register access="RW" name="N_PRIVILEGED_ID" size="4">
        <gui_name language="en">CP15_N_PRIVILEGED_ID</gui_name>
        <alias_name>CP15_N_PRIVILEGED_ID</alias_name>
        <device_name type="rvi">CP15_N_PRIVILEGED_ID</device_name>
        <device_name type="cadi">CP15_N_PRIVILEGED_ID</device_name>
        <description language="en">Non-secure World User privileged only thread and process ID register</description>
      </register>
      <register access="RW" name="N_PA" size="4">
        <gui_name language="en">CP15_N_PA</gui_name>
        <alias_name>CP15_N_PA</alias_name>
        <device_name type="rvi">CP15_N_PA</device_name>
        <device_name type="cadi">CP15_N_PA</device_name>
        <description language="en">Non-secure World Physical Address register</description>
        <bitField conditional="false" high_bit="31" low_bit="10" name="PA">
          <gui_name language="en">PA</gui_name>
          <description language="en">Contains the physical address after a successful translation.</description>
          <definition>[31:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_NS" high_bit="9" low_bit="9" name="NS">
          <gui_name language="en">NS</gui_name>
          <description language="en">Indicates the state of the NS attribute bit in the translation table.</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" high_bit="8" low_bit="8" name="P">
          <gui_name language="en">P</gui_name>
          <description language="en">Not used in the processor.</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_SHARED" high_bit="7" low_bit="7" name="SH">
          <gui_name language="en">SH</gui_name>
          <description language="en">Indicates shareable memory: 0 = non-shared 1 = shared.</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_INNER" high_bit="6" low_bit="4" name="INNER">
          <gui_name language="en">INNER</gui_name>
          <description language="en">Indicates the inner attributes from the translation table.</description>
          <definition>[6:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_OUTER" high_bit="3" low_bit="2" name="OUTER">
          <gui_name language="en">OUTER</gui_name>
          <description language="en">Indicates the outer attributes from the translation table.</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_PA_0" high_bit="0" low_bit="0" name="_0">
          <gui_name language="en">_0</gui_name>
          <description language="en">Indicates that the translation succeeded. 0=Translation successful.</description>
          <definition>[0]</definition>
        </bitField>
        <bitField conditional="false" high_bit="6" low_bit="1" name="FSR">
          <gui_name language="en">FSR</gui_name>
          <description language="en">Holds the FSR bits for the aborted address.</description>
          <definition>[6:1]</definition>
        </bitField>
      </register>
    </register_group>


    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_AFMC_WWC" values="No_wait_cycle=0,_2_wait_cycles=1,_4_wait_cycles=2,_8_wait_cycles=3,_16_wait_cycles=4,_16_32_wait_cycles=5,_16_64_wait_cycles=6,_16_64_wait_cycles=7" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_CACHE_SUPPORT" values="No_cache=0x0,Instruction_cache_only=0x1,Data_cache_only=0x2,Separate_instruction_and_data_cache=0x3,Unified_cache=0x4" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_CACHE_TYPE_DIMINLINE" values="Eight_32_bit_word_data_line_length=0x3" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_CACHE_TYPE_FORMAT" values="ARMv7_Format=0x4" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_CACHE_TYPE_L1IPOLICY" values="Physical_Index_Tag_L1_ICache_Policy=0x3" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_CONTROL_EE" values="CPSR_E_bit_0_on_exception=0,CPSR_E_bit_1_on_exception=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_CONTROL_FI" values="All_performance_features_enabled=0,Low_interrupt_latency_configuration_enabled=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_CONTROL_NMFI" values="Fast_interrupts_maskable_in_CPSR=0,Fast_interrupts_not_maskable=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_CONTROL_V" values="Normal_exception_vectors=0,High_exception_vectors=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_CONTROL_XP" values="Subpage_AP_bits_enabled=0,Subpage_AP_bits_disabled=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_CP_ACC_PERMISSION" values="Access_denied=0,Privileged_mode_access_only=1,Reserved=2,Privileged_and_User_mode_access=3" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_CSID_ASSOC" values="_4_ways=0x3,_8_ways=0x7" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_CSID_LINESIZE" values="_8_words_per_cache_line=0x1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_CSID_NUMSETS" values="_128_Sets=0x7f,_256_sets=0xff,_2048_sets=0x7ff" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_CSS_IND" values="Select_data_or_unified_cache=0,Select_instruction_cache=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_CSS_LEVEL" values="Select_L1_Cache=0x0,Select_L2_Cache=0x1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_D_FAULT_STATUS" values="Alignment_fault=1,Instruction_debug_event_fault=2,Access_Bit_fault_on_Section=3,Instruction_cache_maintenance_fault=4,Translation_Section_fault=5,Access_Bit_fault_on_Page=6,Translation_Page_fault=7,Precise_external_abort=8,Domain_Section_fault=9,Domain_Page_fault=11,External_abort_on_translation_first_level=12,Permission_Section_fault=13,External_abort_on_translation_second_level=14,Permission_Page_fault=15,No_function_reset_value=16,Imprecise_External_Abort=22,Data_side_asynchronous_parity_error=24" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_DFSR_RW" values="Read_access_caused_abort=0,Write_access_caused_abort=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_DISABLED" values="Enabled=0,Disabled=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_DOMAIN_ACC_CTRL" values="No_Access=0,Client=1,Reserved=2,Manager=3" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_ENABLED" values="Disabled=0,Enabled=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_EVENT" values="Software_Increment=0x00,Instruction_fetch_cache_refill=0x01,Instruction_fetch_TLB_refill=0x02,Data_read_write_cache_refill=0x03,Data_read_write_cache_access=0x04,Data_read_write_TLB_refill=0x05,Data_read_architecturally_executed=0x06,Data_write_architecturally_executed=0x07,Instruction_architecturally_executed=0x08,Exception_taken=0x09,Exception_return_architecturally_executed=0x0A,Instruction_context_ID_write_architecturally_executed=0x0B,Non_exception_PC_change_architecturally_executed=0x0C,Immediate_branch_architecturally_executed=0x0D,Non_exception_procedure_return_architecturally_executed=0x0E,Unaligned_access_architecturally_executed=0x0F,Branch_mispredicted_or_not_predicted=0x10,Cycle_count=0x11,Predictable_branch=0x12,D_Cache_Read_Hit=0x40,D_Cache_Read_Miss=0x41,D_Cache_Write_Hit=0x42,D_Cache_Write_Miss=0x43,MMU_Bus_Request=0x44,I_Cache_Bus_Request=0x45,WB_write_latency=0x46,Hold_LDM_STM=0x47,No_Dual_cflag=0x48,No_Dual_Register_Plus=0x49,LDST_ROB0_on_Hold=0x4A,LDST_ROB1_on_Hold=0x4B,Data_Write_Access_Count=0x4C,Data_Read_Access_Count=0x4D,A2_Stall=0x4E,L2_Cache_Write_Hit=0x4F,L2_Cache_Write_Miss=0x50,L2_Cache_Read_Count=0x51,I_Cache_Read_Miss=0x60,ITLB_Miss=0x61,Single_Issue=0x62,Branch_Retired=0x63,ROB_Full=0x64,MMU_Read_Beat=0x65,WB_Write_Beat=0x66,Dual_Issue=0x67,No_Dual_Raw=0x68,Hold_IS=0x69,L2_Cache_Latency=0x6A,D_Cache_Access=0x70,DTLB_Miss=0x71,Branch_Prediction_Miss=0x72,A1_Stall=0x74,D_Cache_Read_Latency=0x75,D_Cache_Write_Latency=0x76,No_Dual_Register_File=0x77,BIU_Simultaneous_Access=0x78,L2_Cache_Read_Hit=0x79,L2_Cache_Read_Miss=0x7A,L2_Cache_Eviction=0x7B,TLB_Miss=0x80,Branches_Taken=0x81,WB_Full=0x82,D_Cache_Read_Beat=0x83,D_Cache_Write_Beat=0x84,No_Dual_HW=0x85,No_Dual_Multiple=0x86,BIU_Any_Access=0x87,Main_TLB_refill_caused_by_I_Cache=0x88,Main_TLB_refill_caused_by_D_Cache=0x89,I_Cache_read_beat=0x8A,Event_from_source_PMUEXTIN_0=0x90,Event_from_source_PMUEXTIN_1=0x91,Event_from_source_PMUEXTIN_0_or_1=0x92,WMMX2_store_FIFO_full=0xC0,WMMX2_finish_FIFO_full=0xC1,WMMX2_instruction_FIFO_full=0xC2,WMMX2_instruction_retired=0xC3,WMMX2_Busy=0xC4,WMMX2_Hold_MI=0xC5,WMMX2_Hold_MW=0xC6,L0IC_line_fill=0xF0,L0IC_hit_prefetch_buffer=0xF1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_FEATURE_SUPPORT" values="Not_Supported=0,Supported=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_FEATURE_SUPPORT_2" values="Not_Supported=0,Supported=2" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_FEATURE_SUPPORT_3" values="Not_Supported=0,Supported=3" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_FEATURE_SUPPORT_4" values="Not_Supported=0,Supported=4" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_I_FAULT_STATUS" values="Instruction_debug_event_fault=2,Access_Bit_fault_on_Section=3,Translation_Section_fault=5,Access_Bit_fault_on_Page=6,Translation_Page_fault=7,Precise_external_abort=8,Domain_Section_fault=9,Domain_Page_fault=11,External_abort_on_translation_first_level=12,Permission_Section_fault=13,External_abort_on_translation_second_level=14,Permission_Page_fault=15,Instruction_side_asynchronous_parity_error=25" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_ID_IMP" values="Marvell=0x56" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_INNER" values="Non_cacheable=0x0,Strongly_Ordered=0x1,Reserved=0x2,Device=0x3,Reserved=0x4,Reserved=0x5,Inner_Write_through_no_allocate_on_write=0x6,Inner_Write_back_no_allocate_on_write=0x7" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_ISAR0_COP_INST" values="No_coprocessor_support=0x0,Adds_CDP_LDC_MCR_MRC_STC=0x1,Adds_CDP2_LDC2_MCR2_MRC2_STC2=0x2,Adds_MCRR_MRRC=0x3,Adds_MCRR2_MRRC2=0x4" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_ISAR2_MAI_INST" values="LDM_STM_non_interruptable=0x0,LDM_STM_restartable=0x1,LDM_STM_continuable=0x2" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_ISAR2_MH_INST" values="No_memory_hint_instructions=0x0,Adds_PLD=0x1,Adds_PLD=0x2,Adds_PLI=0x3" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_ISAR2_MUL_INST" values="Only_MUL=0x0,Adds_MLA=0x1,Adds_MLS=0x2" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_ISAR2_REV_INST" values="No_reversal_instructions=0x0,Adds_REV_REV16_REVSH=0x1,Adds_RBIT=0x2" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_ISAR3_SP_INST" values="No_synchronization_primitives=0x0,Adds_LDREX_STREX=0x1,Adds_LDREXB_LDREXH_LDREXD_STREXB_STREXH_STREXD_CLREX=0x2" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_ISAR3_SVC_INST" values="No_SIMD_instructions=0x0,Adds_SSAT_USAT=0x1,Reserved=0x2,SIMD_instructions=0x3" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_ISAR4_UNP_INST" values="No_T_variant_instructions=0x0,Adds_LDRBT_LDRT_STRBT_STRT=0x1,Adds_LDRHT_LDRSBT_LDRSHT_STRHT=0x2" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_ISAR4_WS_INST" values="Non_zero_shifts_support_MOV_and_shift_instructions=0x0,Shifts_of_loads_stores_over_range_LSL_0_to_3=0x1,Reserved=0x2,Adds_other_constant_shift_operations=0x3,Adds_register_controlled_shift_options=0x4" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_ISR_A" values="No_abort=0,Abort_pending=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_ISR_F" values="No_FIQ=0,FIQ_pending=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_ISR_I" values="No_IRQ=0,IRQ_pending=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_L2CAC_L2I" values="L2_observes_outer_cacheability=0,L2_observes_inner_cacheability=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_LOCKED" values="Unlocked=0,Locked=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_MMFR1_BTB" values="BTB_flushing_not_required=0x4" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_NS" values="Secure=0,Non_secure=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_OUTER" values="Non_cacheable=0x0,Write_back_allocate_on_write=0x1,Write_through_no_allocate_on_write=0x2,Write_back_no_allocate_on_write=0x3" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_PA_0" values="Translation_successful=0,Translation_aborted=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_PCS_SEL" values="Select_counter_0=0,Select_counter1=1,Select_counter_2=2,Select_counter_3=3" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_PMC_C" values="No_action=0,Reset_cycle_counter=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_PMC_D" values="Count_every_clock_cycle=0,Count_every_64th_clock_cycle=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_PMC_P" values="No_action=0,Reset_performance_counters=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_PRIME_MEM_ENCODING" values="Strongly_ordered=0,Device=1,Normal=2,UNP_Normal=3" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_RGN_TYPE" values="Outer_non_cacheable=0,Reserved=1,Outer_non_cacheable=2,Outer_Write_back=3" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_SD" values="AXI_Decode_error_caused_abort=0,AXI_Slave_error_caused_abort=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_SECURITY" values="Secure_Access_only=0,Secure_or_Non_Secure_Access=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_SHARED" values="Non_Shared=0,Shared=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_TBR_PAGE_SIZE" values="_16KB=0,_8KB=1,_4KB=2,_2KB=3,_1KB=4,_512B=5,_256B=6,_128B=7" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_TLB_TYPE_DLSIZE" values="Eight_lockable_entries=0x8" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_TLB_TYPE_ILSIZE" values="Unified_TLB=0" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_TLB_TYPE_U" values="Unified_TLB=0,Separate_data_and_instruction_TLBs=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_TLBLA_XN" values="Can_execute=0,Cannot_execute=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_TLBLCK_P" values="Place_next_entry_in_unlocked_region=0,Lock_next_entry_into_selected_slot=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_TLBLCK_V" values="Slot_1=0x0,Slot_2=0x1,Slot_3=0x2,Slot_4=0x3,Slot_5=0x4,Slot_6=0x5,Slot_7=0x6,Slot_8=0x7" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_TLBLPA_SIZE" values="_16MB_supersection=0x0,_4KB_page=0x1,_64KB_page=0x2,_1MB_section=0x3" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_TLBLVA_G" values="Application_specific_entry=0,Global_entry=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_TTBC_N" values="_16KB=0,_8KB=1,_4KB=2,_2KB=3,_1KB=4,_512B=5,_256B=6,_128B=7" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_TTBC_PD01" values="Perform_translation_table_walk=0,Do_not_perform_translation_table_walk=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_TTBR01_C" values="Inner_non_cacheable=0,Inner_cacheable=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_TTBR01_NOS" values="Shareable_Outer_shareable=0,Shareable_Not_Outer_shareable=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_TTBR01_OC" values="Outer_Non_Cacheable=0,Reserved=1,Outer_Non_Cacheable=2,Outer_Write_back=3" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_TTBR1_P" values="ASSP_attribute_not_applied_during_page_table_access=0,ASSP_attribute_is_applied_during_page_table_access=1" xml:base="Registers/CP15/PJ4.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_VALID" values="Invalid=0,Valid=1" xml:base="Registers/CP15/PJ4.xml"/>

  </cr:register_list>
  <cr:register_list name="VFP">

    <register_group xmlns="http://www.arm.com/core_reg" name="Single" xml:base="Registers/VFP/VFPv3.xml">
      <gui_name language="en">Single Precision</gui_name>
      <description language="en">VFP Register Bank and Control Registers</description>
      <register name="S0" size="4" access="RW" format="Float">
        <gui_name language="en">S0</gui_name>
        <description language="en">S0</description>
      </register>
      <register name="S1" size="4" access="RW" format="Float">
        <gui_name language="en">S1</gui_name>
        <description language="en">S1</description>
      </register>
      <register name="S2" size="4" access="RW" format="Float">
        <gui_name language="en">S2</gui_name>
        <description language="en">S2</description>
      </register>
      <register name="S3" size="4" access="RW" format="Float">
        <gui_name language="en">S3</gui_name>
        <description language="en">S3</description>
      </register>
      <register name="S4" size="4" access="RW" format="Float">
        <gui_name language="en">S4</gui_name>
        <description language="en">S4</description>
      </register>
      <register name="S5" size="4" access="RW" format="Float">
        <gui_name language="en">S5</gui_name>
        <description language="en">S5</description>
      </register>
      <register name="S6" size="4" access="RW" format="Float">
        <gui_name language="en">S6</gui_name>
        <description language="en">S6</description>
      </register>
      <register name="S7" size="4" access="RW" format="Float">
        <gui_name language="en">S7</gui_name>
        <description language="en">S7</description>
      </register>
      <register name="S8" size="4" access="RW" format="Float">
        <gui_name language="en">S8</gui_name>
        <description language="en">S8</description>
      </register>
      <register name="S9" size="4" access="RW" format="Float">
        <gui_name language="en">S9</gui_name>
        <description language="en">S9</description>
      </register>
      <register name="S10" size="4" access="RW" format="Float">
        <gui_name language="en">S10</gui_name>
        <description language="en">S10</description>
      </register>
      <register name="S11" size="4" access="RW" format="Float">
        <gui_name language="en">S11</gui_name>
        <description language="en">S11</description>
      </register>
      <register name="S12" size="4" access="RW" format="Float">
        <gui_name language="en">S12</gui_name>
        <description language="en">S12</description>
      </register>
      <register name="S13" size="4" access="RW" format="Float">
        <gui_name language="en">S13</gui_name>
        <description language="en">S13</description>
      </register>
      <register name="S14" size="4" access="RW" format="Float">
        <gui_name language="en">S14</gui_name>
        <description language="en">S14</description>
      </register>
      <register name="S15" size="4" access="RW" format="Float">
        <gui_name language="en">S15</gui_name>
        <description language="en">S15</description>
      </register>
      <register name="S16" size="4" access="RW" format="Float">
        <gui_name language="en">S16</gui_name>
        <description language="en">S16</description>
      </register>
      <register name="S17" size="4" access="RW" format="Float">
        <gui_name language="en">S17</gui_name>
        <description language="en">S17</description>
      </register>
      <register name="S18" size="4" access="RW" format="Float">
        <gui_name language="en">S18</gui_name>
        <description language="en">S18</description>
      </register>
      <register name="S19" size="4" access="RW" format="Float">
        <gui_name language="en">S19</gui_name>
        <description language="en">S19</description>
      </register>
      <register name="S20" size="4" access="RW" format="Float">
        <gui_name language="en">S20</gui_name>
        <description language="en">S20</description>
      </register>
      <register name="S21" size="4" access="RW" format="Float">
        <gui_name language="en">S21</gui_name>
        <description language="en">S21</description>
      </register>
      <register name="S22" size="4" access="RW" format="Float">
        <gui_name language="en">S22</gui_name>
        <description language="en">S22</description>
      </register>
      <register name="S23" size="4" access="RW" format="Float">
        <gui_name language="en">S23</gui_name>
        <description language="en">S23</description>
      </register>
      <register name="S24" size="4" access="RW" format="Float">
        <gui_name language="en">S24</gui_name>
        <description language="en">S24</description>
      </register>
      <register name="S25" size="4" access="RW" format="Float">
        <gui_name language="en">S25</gui_name>
        <description language="en">S25</description>
      </register>
      <register name="S26" size="4" access="RW" format="Float">
        <gui_name language="en">S26</gui_name>
        <description language="en">S26</description>
      </register>
      <register name="S27" size="4" access="RW" format="Float">
        <gui_name language="en">S27</gui_name>
        <description language="en">S27</description>
      </register>
      <register name="S28" size="4" access="RW" format="Float">
        <gui_name language="en">S28</gui_name>
        <description language="en">S28</description>
      </register>
      <register name="S29" size="4" access="RW" format="Float">
        <gui_name language="en">S29</gui_name>
        <description language="en">S29</description>
      </register>
      <register name="S30" size="4" access="RW" format="Float">
        <gui_name language="en">S30</gui_name>
        <description language="en">S30</description>
      </register>
      <register name="S31" size="4" access="RW" format="Float">
        <gui_name language="en">S31</gui_name>
        <description language="en">S31</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Double" xml:base="Registers/VFP/VFPv3.xml">
      <gui_name language="en">Double Precision</gui_name>
      <description language="en">VFP Double Precision Register file</description>
      <register name="D0" size="8" access="RW" format="Float">
        <gui_name language="en">D0</gui_name>
        <description language="en">D0</description>
      </register>
      <register name="D1" size="8" access="RW" format="Float">
        <gui_name language="en">D1</gui_name>
        <description language="en">D1</description>
      </register>
      <register name="D2" size="8" access="RW" format="Float">
        <gui_name language="en">D2</gui_name>
        <description language="en">D2</description>
      </register>
      <register name="D3" size="8" access="RW" format="Float">
        <gui_name language="en">D3</gui_name>
        <description language="en">D3</description>
      </register>
      <register name="D4" size="8" access="RW" format="Float">
        <gui_name language="en">D4</gui_name>
        <description language="en">D4</description>
      </register>
      <register name="D5" size="8" access="RW" format="Float">
        <gui_name language="en">D5</gui_name>
        <description language="en">D5</description>
      </register>
      <register name="D6" size="8" access="RW" format="Float">
        <gui_name language="en">D6</gui_name>
        <description language="en">D6</description>
      </register>
      <register name="D7" size="8" access="RW" format="Float">
        <gui_name language="en">D7</gui_name>
        <description language="en">D7</description>
      </register>
      <register name="D8" size="8" access="RW" format="Float">
        <gui_name language="en">D8</gui_name>
        <description language="en">D8</description>
      </register>
      <register name="D9" size="8" access="RW" format="Float">
        <gui_name language="en">D9</gui_name>
        <description language="en">D9</description>
      </register>
      <register name="D10" size="8" access="RW" format="Float">
        <gui_name language="en">D10</gui_name>
        <description language="en">D10</description>
      </register>
      <register name="D11" size="8" access="RW" format="Float">
        <gui_name language="en">D11</gui_name>
        <description language="en">D11</description>
      </register>
      <register name="D12" size="8" access="RW" format="Float">
        <gui_name language="en">D12</gui_name>
        <description language="en">D12</description>
      </register>
      <register name="D13" size="8" access="RW" format="Float">
        <gui_name language="en">D13</gui_name>
        <description language="en">D13</description>
      </register>
      <register name="D14" size="8" access="RW" format="Float">
        <gui_name language="en">D14</gui_name>
        <description language="en">D14</description>
      </register>
      <register name="D15" size="8" access="RW" format="Float">
        <gui_name language="en">D15</gui_name>
        <description language="en">D15</description>
      </register>
      <register name="D16" size="8" access="RW" format="Float">
        <gui_name language="en">D16</gui_name>
        <description language="en">D16</description>
      </register>
      <register name="D17" size="8" access="RW" format="Float">
        <gui_name language="en">D17</gui_name>
        <description language="en">D17</description>
      </register>
      <register name="D18" size="8" access="RW" format="Float">
        <gui_name language="en">D18</gui_name>
        <description language="en">D18</description>
      </register>
      <register name="D19" size="8" access="RW" format="Float">
        <gui_name language="en">D19</gui_name>
        <description language="en">D19</description>
      </register>
      <register name="D20" size="8" access="RW" format="Float">
        <gui_name language="en">D20</gui_name>
        <description language="en">D20</description>
      </register>
      <register name="D21" size="8" access="RW" format="Float">
        <gui_name language="en">D21</gui_name>
        <description language="en">D21</description>
      </register>
      <register name="D22" size="8" access="RW" format="Float">
        <gui_name language="en">D22</gui_name>
        <description language="en">D22</description>
      </register>
      <register name="D23" size="8" access="RW" format="Float">
        <gui_name language="en">D23</gui_name>
        <description language="en">D23</description>
      </register>
      <register name="D24" size="8" access="RW" format="Float">
        <gui_name language="en">D24</gui_name>
        <description language="en">D24</description>
      </register>
      <register name="D25" size="8" access="RW" format="Float">
        <gui_name language="en">D25</gui_name>
        <description language="en">D25</description>
      </register>
      <register name="D26" size="8" access="RW" format="Float">
        <gui_name language="en">D26</gui_name>
        <description language="en">D26</description>
      </register>
      <register name="D27" size="8" access="RW" format="Float">
        <gui_name language="en">D27</gui_name>
        <description language="en">D27</description>
      </register>
      <register name="D28" size="8" access="RW" format="Float">
        <gui_name language="en">D28</gui_name>
        <description language="en">D28</description>
      </register>
      <register name="D29" size="8" access="RW" format="Float">
        <gui_name language="en">D29</gui_name>
        <description language="en">D29</description>
      </register>
      <register name="D30" size="8" access="RW" format="Float">
        <gui_name language="en">D30</gui_name>
        <description language="en">D30</description>
      </register>
      <register name="D31" size="8" access="RW" format="Float">
        <gui_name language="en">D31</gui_name>
        <description language="en">D31</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Control" xml:base="Registers/VFP/VFPv3.xml">
      <gui_name language="en">Control</gui_name>
      <description language="en">VFP Control Register</description>
      <register name="FPSID" size="4" access="RO">
        <gui_name language="en">FPSID</gui_name>
        <description language="en">Floating-Point System ID Register</description>
        <bitField conditional="false" enumerationId="E_IMPLEMENTOR" high_bit="31" low_bit="24" name="Implementor">
          <gui_name language="en">Implementor</gui_name>
          <description language="en">Indicates the implementor</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FP_IMPLEMENTATION" high_bit="23" low_bit="23" name="SW">
          <gui_name language="en">HW</gui_name>
          <description language="en">VFP Implementation. Shows whether FP is implemented in Hardware and Software</description>
          <definition>[23]</definition>
        </bitField>
        <bitField conditional="false" high_bit="22" low_bit="16" name="Architecture">
          <gui_name language="en">Architecture</gui_name>
          <description language="en">Shows the VFP Coprocessor architecture version</description>
          <definition>[22:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="8" name="Part_num">
          <gui_name language="en">Part_num</gui_name>
          <description language="en">Part Number</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="Variant">
          <gui_name language="en">Variant</gui_name>
          <description language="en">Variant</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="Revision">
          <gui_name language="en">Revision</gui_name>
          <description language="en">Revision</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register name="FPSCR" size="4" access="RW">
        <gui_name language="en">FPSCR</gui_name>
        <description language="en">Floating-Point Status and Control Register</description>
        <bitField conditional="false" high_bit="31" low_bit="31" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Set if comparison produces a less than result</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" high_bit="30" low_bit="30" name="Z">
          <gui_name language="en">Z</gui_name>
          <description language="en">Set if comparison produces an equal result</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" high_bit="29" low_bit="29" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Set if comparison produces an equal, greater than, or unordered result</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" high_bit="28" low_bit="28" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Set if comparison produces an unordered result</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="27" name="QC">
          <gui_name language="en">DC</gui_name>
          <description language="en">Saturation cumulative flag</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="25" low_bit="25" name="DN">
          <gui_name language="en">DN</gui_name>
          <description language="en">Default NaN mode enable bit:</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="24" low_bit="24" name="FZ">
          <gui_name language="en">FZ</gui_name>
          <description language="en">Flush-to-zero mode enable bit</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_RMODE" high_bit="23" low_bit="22" name="R_MODE">
          <gui_name language="en">R_MODE</gui_name>
          <description language="en">Rounding mode control field</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" high_bit="21" low_bit="20" name="Stride">
          <gui_name language="en">Stride</gui_name>
          <description language="en">The vector stride is the increment value used to select the registers involved in the next iteration of the short vector instruction</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="18" low_bit="16" name="LEN">
          <gui_name language="en">LEN</gui_name>
          <description language="en">Controls the vector length for VFP instructions that operate on short vectors. The vector length is the number of iterations in a short vector instruction.</description>
          <definition>[18:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="15" low_bit="15" name="IDE">
          <gui_name language="en">IDE</gui_name>
          <description language="en">Input Subnormal exception enable bit</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="12" low_bit="12" name="IXE">
          <gui_name language="en">IXE</gui_name>
          <description language="en">Inexact exception enable bit</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="11" low_bit="11" name="UFE">
          <gui_name language="en">UFE</gui_name>
          <description language="en">Underflow exception enable bit</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="10" low_bit="10" name="OFE">
          <gui_name language="en">OFE</gui_name>
          <description language="en">Overflow exception enable bit</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="9" low_bit="9" name="DZE">
          <gui_name language="en">DZE</gui_name>
          <description language="en">Division by Zero exception enable bit</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="8" low_bit="8" name="IOE">
          <gui_name language="en">IOE</gui_name>
          <description language="en">Invalid Operation exception enable bit</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="7" low_bit="7" name="IDC">
          <gui_name language="en">IDC</gui_name>
          <description language="en">Input Subnormal cumulative flag</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" high_bit="4" low_bit="4" name="IXC">
          <gui_name language="en">IXC</gui_name>
          <description language="en">Inexact cumulative flag</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="3" name="UFC">
          <gui_name language="en">UFC</gui_name>
          <description language="en">Underflow cumulative flag</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" high_bit="2" low_bit="2" name="OFC">
          <gui_name language="en">OFC</gui_name>
          <description language="en">Overflow cumulative flag</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" high_bit="1" low_bit="1" name="DZC">
          <gui_name language="en">DZC</gui_name>
          <description language="en">Division by Zero cumulative flag</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" high_bit="0" low_bit="0" name="IOC">
          <gui_name language="en">IOC</gui_name>
          <description language="en">Invalid Operation cumulative flag</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register name="FPEXC" size="4" access="RW">
        <gui_name language="en">FPEXC</gui_name>
        <description language="en">Floating-Point Exception Register</description>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="30" low_bit="30" name="EN">
          <gui_name language="en">ENEN</gui_name>
          <description language="en">A global enable for the Advanced SIMD and Floating-point Extensions. Setting the EN bit to 1 enables the Advanced SIMD and VFP Extension.</description>
          <definition>[30]</definition>
        </bitField>
      </register>
      <register name="MVFR0" size="4" access="RO">
        <gui_name language="en">MVFR0</gui_name>
        <description language="en">Media and VFP Feature Register 0</description>
        <bitField conditional="false" high_bit="31" low_bit="28" name="Rounding_modes_support">
          <gui_name language="en">Rounding_modes_support</gui_name>
          <description language="en">All VFP rounding modes supported</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="24" name="Short_vectors_support">
          <gui_name language="en">Short_vectors_support</gui_name>
          <description language="en">Indicates support for short vectors.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" high_bit="23" low_bit="20" name="HW_square_root_support">
          <gui_name language="en">HW_square_root_support</gui_name>
          <description language="en">Indicates support for hardware square root</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="19" low_bit="16" name="HW_Division_support">
          <gui_name language="en">HW_division_support</gui_name>
          <description language="en">Indicates support for hardware divide.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="12" name="TE">
          <gui_name language="en">TE</gui_name>
          <description language="en">Indicates support for user traps.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" high_bit="11" low_bit="8" name="Double_precision_Support">
          <gui_name language="en">Double_precision_Support</gui_name>
          <description language="en">Indicates support for double precision VFP</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="Single_precision_Support">
          <gui_name language="en">Single_precision_Support</gui_name>
          <description language="en">Indicates support for single precision VFP.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="Media_reg_bank_support">
          <gui_name language="en">Media_reg_bank_support</gui_name>
          <description language="en">Indicates support for the media register bank.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register name="MVFR1" size="4" access="RO">
        <gui_name language="en">MVFR1</gui_name>
        <description language="en">Media and VFP Feature Register 1</description>
        <bitField conditional="false" high_bit="31" low_bit="28" name="A_SIMD_FMAC">
          <gui_name language="en">A_SIMD_FMAC</gui_name>
          <description language="en">Indicates whether any implemented Floating-point or Advanced SIMD Extension implements the fused multiply accumulate instructions</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" high_bit="27" low_bit="24" name="FVP_HPFP">
          <gui_name language="en">FVP_HPFP</gui_name>
          <description language="en">Indicates whether the Floating-point Extension implements half-precision floating-point conversion instructions.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" high_bit="23" low_bit="20" name="A_SIMD_HPFP">
          <gui_name language="en">SIMD_HPFP</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements half-precision floating-point conversion instructions.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" high_bit="19" low_bit="16" name="A_SIMD_SPFP">
          <gui_name language="en">A_SIMD_SPFP</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements single-precision floating-point instructions.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" high_bit="15" low_bit="12" name="A_SIMD_I">
          <gui_name language="en">A_SIMD_I</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements integer instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" high_bit="11" low_bit="8" name="A_SIMD_LS">
          <gui_name language="en">A_SIMD_LS</gui_name>
          <description language="en">Indicates whether the Advanced SIMD Extension implements load/store instructions</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" high_bit="7" low_bit="4" name="DN">
          <gui_name language="en">DN</gui_name>
          <description language="en"/>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="0" name="FZ">
          <gui_name language="en">FZ</gui_name>
          <description language="en">Full denormal arithmetic supported for VFP</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
    </register_group>


    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_IMPLEMENTOR" values="ARM=0x41" xml:base="Registers/VFP/VFPv3.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_FP_IMPLEMENTATION" values="Hardware_Implementation=0,Software_Implementation=1" xml:base="Registers/VFP/VFPv3.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_PART_NUM" values="VFP10=0x01,VFP9_S=0x10,VFP11=0x20" xml:base="Registers/VFP/VFPv3.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_VARIANT" values="ARM9_VFP=9,ARM10E_VFP=10,ARM11_VFP=11" xml:base="Registers/VFP/VFPv3.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_DISABLE_ENABLE" values="Disable=0,Enable=1" xml:base="Registers/VFP/VFPv3.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_RMODE" values="Round_to_nearest_mode=0,Round_towards_plus_infinity=1,Round_towards_minus_infinity=2,Round_towards_zero=3" xml:base="Registers/VFP/VFPv3.xml"/>

  </cr:register_list>
</core_definition>
