--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,ft256,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X46Y83.G1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.798ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.798ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y84.YQ      Tcklo                 0.646   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X43Y84.F3      net (fanout=1)        0.512   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X43Y84.X       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X43Y83.G2      net (fanout=2)        0.354   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X43Y83.X       Tif5x                 0.890   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X44Y82.G2      net (fanout=1)        0.377   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X44Y82.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X46Y83.G1      net (fanout=1)        0.631   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X46Y83.CLK     Tgck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.798ns (3.924ns logic, 1.874ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X42Y85.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.952ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.952ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y84.YQ      Tcklo                 0.646   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X43Y84.F3      net (fanout=1)        0.512   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X43Y84.X       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X42Y85.BY      net (fanout=2)        0.849   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X42Y85.CLK     Tdick                 0.333   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.952ns (1.591ns logic, 1.361ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X43Y84.F3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.886ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.886ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y84.YQ      Tcklo                 0.646   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X43Y84.F3      net (fanout=1)        0.512   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X43Y84.CLK     Tfck                  0.728   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (1.374ns logic, 0.512ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X43Y84.F3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.374ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.374ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y84.YQ      Tcklo                 0.517   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X43Y84.F3      net (fanout=1)        0.409   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X43Y84.CLK     Tckf        (-Th)    -0.448   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (0.965ns logic, 0.409ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X42Y85.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.227ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.227ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y84.YQ      Tcklo                 0.517   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X43Y84.F3      net (fanout=1)        0.409   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X43Y84.X       Tilo                  0.490   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X42Y85.BY      net (fanout=2)        0.679   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X42Y85.CLK     Tckdi       (-Th)    -0.132   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.227ns (1.139ns logic, 1.088ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X46Y83.G1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.505ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.505ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y84.YQ      Tcklo                 0.517   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X43Y84.F3      net (fanout=1)        0.409   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X43Y84.X       Tilo                  0.490   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X43Y83.G2      net (fanout=2)        0.283   ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X43Y83.X       Tif5x                 0.712   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X44Y82.G2      net (fanout=1)        0.302   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X44Y82.X       Tif5x                 0.800   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X46Y83.G1      net (fanout=1)        0.505   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X46Y83.CLK     Tckg        (-Th)    -0.487   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.505ns (3.006ns logic, 1.499ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X42Y84.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.279ns (data path)
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.279ns (Levels of Logic = 2)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y75.YQ      Tcko                  0.511   icon_inst/U0/U_ICON/iCORE_ID<1>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X46Y74.F3      net (fanout=6)        1.338   icon_inst/U0/U_ICON/iCORE_ID<0>
    SLICE_X46Y74.X       Tilo                  0.660   icon_inst/U0/U_ICON/iCORE_ID_SEL<1>
                                                       icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X41Y77.G3      net (fanout=29)       1.325   icon_inst/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X41Y77.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X42Y84.CLK     net (fanout=5)        0.833   ila_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.279ns (1.783ns logic, 3.496ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.674ns (data path)
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.674ns (Levels of Logic = 2)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y75.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X43Y75.F2      net (fanout=17)       1.505   icon_inst/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X43Y75.X       Tilo                  0.612   icon_inst/U0/U_ICON/iCOMMAND_SEL<9>
                                                       icon_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X41Y77.G4      net (fanout=1)        0.545   icon_inst/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X41Y77.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X42Y84.CLK     net (fanout=5)        0.833   ila_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.674ns (1.791ns logic, 2.883ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.623ns (data path)
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.623ns (Levels of Logic = 2)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y74.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iCORE_ID<3>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X46Y74.F1      net (fanout=6)        0.626   icon_inst/U0/U_ICON/iCORE_ID<2>
    SLICE_X46Y74.X       Tilo                  0.660   icon_inst/U0/U_ICON/iCORE_ID_SEL<1>
                                                       icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X41Y77.G3      net (fanout=29)       1.325   icon_inst/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X41Y77.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X42Y84.CLK     net (fanout=5)        0.833   ila_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (1.839ns logic, 2.784ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.604ns.
--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X48Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y90.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X52Y78.G4      net (fanout=7)        1.876   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X52Y78.Y       Tilo                  0.660   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X48Y74.CE      net (fanout=5)        1.018   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X48Y74.CLK     Tceck                 0.483   icon_inst/U0/U_ICON/iCORE_ID<3>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.604ns (1.710ns logic, 2.894ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X48Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y90.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X52Y78.G4      net (fanout=7)        1.876   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X52Y78.Y       Tilo                  0.660   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X48Y74.CE      net (fanout=5)        1.018   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X48Y74.CLK     Tceck                 0.483   icon_inst/U0/U_ICON/iCORE_ID<3>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.604ns (1.710ns logic, 2.894ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X48Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y90.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X52Y78.G4      net (fanout=7)        1.876   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X52Y78.Y       Tilo                  0.660   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X48Y75.CE      net (fanout=5)        1.018   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X48Y75.CLK     Tceck                 0.483   icon_inst/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.604ns (1.710ns logic, 2.894ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X62Y89.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.625ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.625ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y90.YQ      Tcko                  0.454   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X62Y89.SR      net (fanout=7)        0.680   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X62Y89.CLK     Tcksr       (-Th)    -0.491   icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.625ns (0.945ns logic, 0.680ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X64Y88.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.627ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y90.YQ      Tcko                  0.454   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y88.SR      net (fanout=7)        0.682   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X64Y88.CLK     Tcksr       (-Th)    -0.491   icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.627ns (0.945ns logic, 0.682ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X64Y88.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.627ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y90.YQ      Tcko                  0.454   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y88.SR      net (fanout=7)        0.682   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X64Y88.CLK     Tcksr       (-Th)    -0.491   icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.627ns (0.945ns logic, 0.682ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.622ns.
--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_iDATA_CMD (SLICE_X64Y90.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.622ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    icon_inst/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y90.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y90.BY      net (fanout=7)        0.722   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X64Y90.CLK     Tdick                 0.333   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.622ns (0.900ns logic, 0.722ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_iDATA_CMD (SLICE_X64Y90.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.164ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    icon_inst/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y90.YQ      Tcko                  0.454   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y90.BY      net (fanout=7)        0.578   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X64Y90.CLK     Tckdi       (-Th)    -0.132   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (0.586ns logic, 0.578ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 207771 paths analyzed, 177 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING (SLICE_X13Y61.CLK), 3047 paths
--------------------------------------------------------------------------------
Delay (setup path):     16.499ns (data path)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING (FF)
  Data Path Delay:      16.499ns (Levels of Logic = 10)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y67.YQ      Tcko                  0.567   instr<13>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG
    SLICE_X52Y54.G4      net (fanout=22)       1.472   instr<13>
    SLICE_X52Y54.Y       Tilo                  0.660   decoder/op<2>31
                                                       decoder/op<0>207
    SLICE_X50Y55.F4      net (fanout=1)        0.304   decoder/op<0>207
    SLICE_X50Y55.X       Tilo                  0.660   decoder/op<0>226
                                                       decoder/op<0>226
    SLICE_X50Y56.G1      net (fanout=1)        0.358   decoder/op<0>226
    SLICE_X50Y56.Y       Tilo                  0.660   op<0>
                                                       decoder/op<0>259
    SLICE_X50Y56.F4      net (fanout=1)        0.020   decoder/op<0>259
    SLICE_X50Y56.X       Tilo                  0.660   op<0>
                                                       decoder/op<0>289
    SLICE_X26Y43.G3      net (fanout=17)       2.637   op<0>
    SLICE_X26Y43.Y       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000_SW0
    SLICE_X26Y43.F3      net (fanout=1)        0.020   N205
    SLICE_X26Y43.X       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000
    SLICE_X25Y32.BX      net (fanout=33)       1.220   alu_main_function/out_mux0000
    SLICE_X25Y32.X       Tbxx                  1.031   alu_main_function/out_addsub0000<0>
                                                       alu_main_function/Maddsub_out_addsub0000_xor<0>
    SLICE_X24Y33.F4      net (fanout=1)        0.298   alu_main_function/out_addsub0000<0>
    SLICE_X24Y33.X       Tilo                  0.660   alu_main_function/out<0>93
                                                       alu_main_function/out<0>93
    SLICE_X20Y43.F2      net (fanout=1)        0.837   alu_main_function/out<0>93
    SLICE_X20Y43.X       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>213
    SLICE_X13Y59.F3      net (fanout=3)        1.091   out<0>
    SLICE_X13Y59.X       Tilo                  0.612   vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_STATCMD_n
    SLICE_X13Y61.CLK     net (fanout=1)        0.752   vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/user_in_n
    -------------------------------------------------  ---------------------------
    Total                                     16.499ns (7.490ns logic, 9.009ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     16.359ns (data path)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING (FF)
  Data Path Delay:      16.359ns (Levels of Logic = 10)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y64.YQ      Tcko                  0.567   instr<14>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG
    SLICE_X52Y54.G3      net (fanout=21)       1.332   instr<14>
    SLICE_X52Y54.Y       Tilo                  0.660   decoder/op<2>31
                                                       decoder/op<0>207
    SLICE_X50Y55.F4      net (fanout=1)        0.304   decoder/op<0>207
    SLICE_X50Y55.X       Tilo                  0.660   decoder/op<0>226
                                                       decoder/op<0>226
    SLICE_X50Y56.G1      net (fanout=1)        0.358   decoder/op<0>226
    SLICE_X50Y56.Y       Tilo                  0.660   op<0>
                                                       decoder/op<0>259
    SLICE_X50Y56.F4      net (fanout=1)        0.020   decoder/op<0>259
    SLICE_X50Y56.X       Tilo                  0.660   op<0>
                                                       decoder/op<0>289
    SLICE_X26Y43.G3      net (fanout=17)       2.637   op<0>
    SLICE_X26Y43.Y       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000_SW0
    SLICE_X26Y43.F3      net (fanout=1)        0.020   N205
    SLICE_X26Y43.X       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000
    SLICE_X25Y32.BX      net (fanout=33)       1.220   alu_main_function/out_mux0000
    SLICE_X25Y32.X       Tbxx                  1.031   alu_main_function/out_addsub0000<0>
                                                       alu_main_function/Maddsub_out_addsub0000_xor<0>
    SLICE_X24Y33.F4      net (fanout=1)        0.298   alu_main_function/out_addsub0000<0>
    SLICE_X24Y33.X       Tilo                  0.660   alu_main_function/out<0>93
                                                       alu_main_function/out<0>93
    SLICE_X20Y43.F2      net (fanout=1)        0.837   alu_main_function/out<0>93
    SLICE_X20Y43.X       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>213
    SLICE_X13Y59.F3      net (fanout=3)        1.091   out<0>
    SLICE_X13Y59.X       Tilo                  0.612   vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_STATCMD_n
    SLICE_X13Y61.CLK     net (fanout=1)        0.752   vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/user_in_n
    -------------------------------------------------  ---------------------------
    Total                                     16.359ns (7.490ns logic, 8.869ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     16.318ns (data path)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING (FF)
  Data Path Delay:      16.318ns (Levels of Logic = 9)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y61.YQ      Tcko                  0.567   instr<5>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG
    SLICE_X49Y55.F2      net (fanout=19)       2.316   instr<5>
    SLICE_X49Y55.X       Tilo                  0.612   decoder/op<0>257
                                                       decoder/op<3>34
    SLICE_X48Y57.G1      net (fanout=1)        0.358   decoder/op<0>257
    SLICE_X48Y57.Y       Tilo                  0.660   op<3>
                                                       decoder/op<3>81
    SLICE_X48Y57.F4      net (fanout=1)        0.298   decoder/op<3>81
    SLICE_X48Y57.X       Tilo                  0.660   op<3>
                                                       decoder/op<3>157
    SLICE_X26Y43.G4      net (fanout=15)       2.346   op<3>
    SLICE_X26Y43.Y       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000_SW0
    SLICE_X26Y43.F3      net (fanout=1)        0.020   N205
    SLICE_X26Y43.X       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000
    SLICE_X25Y32.BX      net (fanout=33)       1.220   alu_main_function/out_mux0000
    SLICE_X25Y32.X       Tbxx                  1.031   alu_main_function/out_addsub0000<0>
                                                       alu_main_function/Maddsub_out_addsub0000_xor<0>
    SLICE_X24Y33.F4      net (fanout=1)        0.298   alu_main_function/out_addsub0000<0>
    SLICE_X24Y33.X       Tilo                  0.660   alu_main_function/out<0>93
                                                       alu_main_function/out<0>93
    SLICE_X20Y43.F2      net (fanout=1)        0.837   alu_main_function/out<0>93
    SLICE_X20Y43.X       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>213
    SLICE_X13Y59.F3      net (fanout=3)        1.091   out<0>
    SLICE_X13Y59.X       Tilo                  0.612   vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_STATCMD_n
    SLICE_X13Y61.CLK     net (fanout=1)        0.752   vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/user_in_n
    -------------------------------------------------  ---------------------------
    Total                                     16.318ns (6.782ns logic, 9.536ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (SLICE_X13Y59.G3), 3047 paths
--------------------------------------------------------------------------------
Delay (setup path):     15.892ns (data path - clock path skew + uncertainty)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      15.892ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y67.YQ      Tcko                  0.567   instr<13>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG
    SLICE_X52Y54.G4      net (fanout=22)       1.472   instr<13>
    SLICE_X52Y54.Y       Tilo                  0.660   decoder/op<2>31
                                                       decoder/op<0>207
    SLICE_X50Y55.F4      net (fanout=1)        0.304   decoder/op<0>207
    SLICE_X50Y55.X       Tilo                  0.660   decoder/op<0>226
                                                       decoder/op<0>226
    SLICE_X50Y56.G1      net (fanout=1)        0.358   decoder/op<0>226
    SLICE_X50Y56.Y       Tilo                  0.660   op<0>
                                                       decoder/op<0>259
    SLICE_X50Y56.F4      net (fanout=1)        0.020   decoder/op<0>259
    SLICE_X50Y56.X       Tilo                  0.660   op<0>
                                                       decoder/op<0>289
    SLICE_X26Y43.G3      net (fanout=17)       2.637   op<0>
    SLICE_X26Y43.Y       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000_SW0
    SLICE_X26Y43.F3      net (fanout=1)        0.020   N205
    SLICE_X26Y43.X       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000
    SLICE_X25Y32.BX      net (fanout=33)       1.220   alu_main_function/out_mux0000
    SLICE_X25Y32.X       Tbxx                  1.031   alu_main_function/out_addsub0000<0>
                                                       alu_main_function/Maddsub_out_addsub0000_xor<0>
    SLICE_X24Y33.F4      net (fanout=1)        0.298   alu_main_function/out_addsub0000<0>
    SLICE_X24Y33.X       Tilo                  0.660   alu_main_function/out<0>93
                                                       alu_main_function/out<0>93
    SLICE_X20Y43.F2      net (fanout=1)        0.837   alu_main_function/out<0>93
    SLICE_X20Y43.X       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>213
    SLICE_X13Y59.G3      net (fanout=3)        1.120   out<0>
    SLICE_X13Y59.CLK     Tgck                  0.728   vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     15.892ns (7.606ns logic, 8.286ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     15.752ns (data path - clock path skew + uncertainty)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      15.752ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y64.YQ      Tcko                  0.567   instr<14>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG
    SLICE_X52Y54.G3      net (fanout=21)       1.332   instr<14>
    SLICE_X52Y54.Y       Tilo                  0.660   decoder/op<2>31
                                                       decoder/op<0>207
    SLICE_X50Y55.F4      net (fanout=1)        0.304   decoder/op<0>207
    SLICE_X50Y55.X       Tilo                  0.660   decoder/op<0>226
                                                       decoder/op<0>226
    SLICE_X50Y56.G1      net (fanout=1)        0.358   decoder/op<0>226
    SLICE_X50Y56.Y       Tilo                  0.660   op<0>
                                                       decoder/op<0>259
    SLICE_X50Y56.F4      net (fanout=1)        0.020   decoder/op<0>259
    SLICE_X50Y56.X       Tilo                  0.660   op<0>
                                                       decoder/op<0>289
    SLICE_X26Y43.G3      net (fanout=17)       2.637   op<0>
    SLICE_X26Y43.Y       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000_SW0
    SLICE_X26Y43.F3      net (fanout=1)        0.020   N205
    SLICE_X26Y43.X       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000
    SLICE_X25Y32.BX      net (fanout=33)       1.220   alu_main_function/out_mux0000
    SLICE_X25Y32.X       Tbxx                  1.031   alu_main_function/out_addsub0000<0>
                                                       alu_main_function/Maddsub_out_addsub0000_xor<0>
    SLICE_X24Y33.F4      net (fanout=1)        0.298   alu_main_function/out_addsub0000<0>
    SLICE_X24Y33.X       Tilo                  0.660   alu_main_function/out<0>93
                                                       alu_main_function/out<0>93
    SLICE_X20Y43.F2      net (fanout=1)        0.837   alu_main_function/out<0>93
    SLICE_X20Y43.X       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>213
    SLICE_X13Y59.G3      net (fanout=3)        1.120   out<0>
    SLICE_X13Y59.CLK     Tgck                  0.728   vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     15.752ns (7.606ns logic, 8.146ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     15.711ns (data path - clock path skew + uncertainty)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      15.711ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y61.YQ      Tcko                  0.567   instr<5>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG
    SLICE_X49Y55.F2      net (fanout=19)       2.316   instr<5>
    SLICE_X49Y55.X       Tilo                  0.612   decoder/op<0>257
                                                       decoder/op<3>34
    SLICE_X48Y57.G1      net (fanout=1)        0.358   decoder/op<0>257
    SLICE_X48Y57.Y       Tilo                  0.660   op<3>
                                                       decoder/op<3>81
    SLICE_X48Y57.F4      net (fanout=1)        0.298   decoder/op<3>81
    SLICE_X48Y57.X       Tilo                  0.660   op<3>
                                                       decoder/op<3>157
    SLICE_X26Y43.G4      net (fanout=15)       2.346   op<3>
    SLICE_X26Y43.Y       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000_SW0
    SLICE_X26Y43.F3      net (fanout=1)        0.020   N205
    SLICE_X26Y43.X       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000
    SLICE_X25Y32.BX      net (fanout=33)       1.220   alu_main_function/out_mux0000
    SLICE_X25Y32.X       Tbxx                  1.031   alu_main_function/out_addsub0000<0>
                                                       alu_main_function/Maddsub_out_addsub0000_xor<0>
    SLICE_X24Y33.F4      net (fanout=1)        0.298   alu_main_function/out_addsub0000<0>
    SLICE_X24Y33.X       Tilo                  0.660   alu_main_function/out<0>93
                                                       alu_main_function/out<0>93
    SLICE_X20Y43.F2      net (fanout=1)        0.837   alu_main_function/out<0>93
    SLICE_X20Y43.X       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>213
    SLICE_X13Y59.G3      net (fanout=3)        1.120   out<0>
    SLICE_X13Y59.CLK     Tgck                  0.728   vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     15.711ns (6.898ns logic, 8.813ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING (SLICE_X15Y58.CLK), 3047 paths
--------------------------------------------------------------------------------
Delay (setup path):     15.093ns (data path)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING (FF)
  Data Path Delay:      15.093ns (Levels of Logic = 9)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y67.YQ      Tcko                  0.567   instr<13>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG
    SLICE_X52Y54.G4      net (fanout=22)       1.472   instr<13>
    SLICE_X52Y54.Y       Tilo                  0.660   decoder/op<2>31
                                                       decoder/op<0>207
    SLICE_X50Y55.F4      net (fanout=1)        0.304   decoder/op<0>207
    SLICE_X50Y55.X       Tilo                  0.660   decoder/op<0>226
                                                       decoder/op<0>226
    SLICE_X50Y56.G1      net (fanout=1)        0.358   decoder/op<0>226
    SLICE_X50Y56.Y       Tilo                  0.660   op<0>
                                                       decoder/op<0>259
    SLICE_X50Y56.F4      net (fanout=1)        0.020   decoder/op<0>259
    SLICE_X50Y56.X       Tilo                  0.660   op<0>
                                                       decoder/op<0>289
    SLICE_X26Y43.G3      net (fanout=17)       2.637   op<0>
    SLICE_X26Y43.Y       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000_SW0
    SLICE_X26Y43.F3      net (fanout=1)        0.020   N205
    SLICE_X26Y43.X       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000
    SLICE_X25Y32.BX      net (fanout=33)       1.220   alu_main_function/out_mux0000
    SLICE_X25Y32.X       Tbxx                  1.031   alu_main_function/out_addsub0000<0>
                                                       alu_main_function/Maddsub_out_addsub0000_xor<0>
    SLICE_X24Y33.F4      net (fanout=1)        0.298   alu_main_function/out_addsub0000<0>
    SLICE_X24Y33.X       Tilo                  0.660   alu_main_function/out<0>93
                                                       alu_main_function/out<0>93
    SLICE_X20Y43.F2      net (fanout=1)        0.837   alu_main_function/out<0>93
    SLICE_X20Y43.X       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>213
    SLICE_X15Y58.CLK     net (fanout=3)        1.049   out<0>
    -------------------------------------------------  ---------------------------
    Total                                     15.093ns (6.878ns logic, 8.215ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.953ns (data path)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING (FF)
  Data Path Delay:      14.953ns (Levels of Logic = 9)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y64.YQ      Tcko                  0.567   instr<14>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG
    SLICE_X52Y54.G3      net (fanout=21)       1.332   instr<14>
    SLICE_X52Y54.Y       Tilo                  0.660   decoder/op<2>31
                                                       decoder/op<0>207
    SLICE_X50Y55.F4      net (fanout=1)        0.304   decoder/op<0>207
    SLICE_X50Y55.X       Tilo                  0.660   decoder/op<0>226
                                                       decoder/op<0>226
    SLICE_X50Y56.G1      net (fanout=1)        0.358   decoder/op<0>226
    SLICE_X50Y56.Y       Tilo                  0.660   op<0>
                                                       decoder/op<0>259
    SLICE_X50Y56.F4      net (fanout=1)        0.020   decoder/op<0>259
    SLICE_X50Y56.X       Tilo                  0.660   op<0>
                                                       decoder/op<0>289
    SLICE_X26Y43.G3      net (fanout=17)       2.637   op<0>
    SLICE_X26Y43.Y       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000_SW0
    SLICE_X26Y43.F3      net (fanout=1)        0.020   N205
    SLICE_X26Y43.X       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000
    SLICE_X25Y32.BX      net (fanout=33)       1.220   alu_main_function/out_mux0000
    SLICE_X25Y32.X       Tbxx                  1.031   alu_main_function/out_addsub0000<0>
                                                       alu_main_function/Maddsub_out_addsub0000_xor<0>
    SLICE_X24Y33.F4      net (fanout=1)        0.298   alu_main_function/out_addsub0000<0>
    SLICE_X24Y33.X       Tilo                  0.660   alu_main_function/out<0>93
                                                       alu_main_function/out<0>93
    SLICE_X20Y43.F2      net (fanout=1)        0.837   alu_main_function/out<0>93
    SLICE_X20Y43.X       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>213
    SLICE_X15Y58.CLK     net (fanout=3)        1.049   out<0>
    -------------------------------------------------  ---------------------------
    Total                                     14.953ns (6.878ns logic, 8.075ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.912ns (data path)
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING (FF)
  Data Path Delay:      14.912ns (Levels of Logic = 8)
  Source Clock:         ila_control<0> rising at 0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y61.YQ      Tcko                  0.567   instr<5>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG
    SLICE_X49Y55.F2      net (fanout=19)       2.316   instr<5>
    SLICE_X49Y55.X       Tilo                  0.612   decoder/op<0>257
                                                       decoder/op<3>34
    SLICE_X48Y57.G1      net (fanout=1)        0.358   decoder/op<0>257
    SLICE_X48Y57.Y       Tilo                  0.660   op<3>
                                                       decoder/op<3>81
    SLICE_X48Y57.F4      net (fanout=1)        0.298   decoder/op<3>81
    SLICE_X48Y57.X       Tilo                  0.660   op<3>
                                                       decoder/op<3>157
    SLICE_X26Y43.G4      net (fanout=15)       2.346   op<3>
    SLICE_X26Y43.Y       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000_SW0
    SLICE_X26Y43.F3      net (fanout=1)        0.020   N205
    SLICE_X26Y43.X       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000
    SLICE_X25Y32.BX      net (fanout=33)       1.220   alu_main_function/out_mux0000
    SLICE_X25Y32.X       Tbxx                  1.031   alu_main_function/out_addsub0000<0>
                                                       alu_main_function/Maddsub_out_addsub0000_xor<0>
    SLICE_X24Y33.F4      net (fanout=1)        0.298   alu_main_function/out_addsub0000<0>
    SLICE_X24Y33.X       Tilo                  0.660   alu_main_function/out<0>93
                                                       alu_main_function/out<0>93
    SLICE_X20Y43.F2      net (fanout=1)        0.837   alu_main_function/out<0>93
    SLICE_X20Y43.X       Tilo                  0.660   ila_inst/U0/iTRIG_IN<0>
                                                       alu_main_function/out<0>213
    SLICE_X15Y58.CLK     net (fanout=3)        1.049   out<0>
    -------------------------------------------------  ---------------------------
    Total                                     14.912ns (6.170ns logic, 8.742ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (SLICE_X15Y80.G4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.127ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (FF)
  Data Path Delay:      1.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL to ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y78.YQ      Tcko                  0.409   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    SLICE_X15Y80.G4      net (fanout=2)        0.270   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<7>
    SLICE_X15Y80.CLK     Tckg        (-Th)    -0.448   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.127ns (0.857ns logic, 0.270ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X16Y79.F3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.202ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Data Path Delay:      1.202ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL to ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y78.XQ      Tcko                  0.412   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    SLICE_X16Y79.F3      net (fanout=2)        0.303   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
    SLICE_X16Y79.CLK     Tckf        (-Th)    -0.487   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.202ns (0.899ns logic, 0.303ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X16Y78.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.206ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      1.206ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y79.XQ      Tcko                  0.411   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X16Y78.F4      net (fanout=2)        0.308   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X16Y78.CLK     Tckf        (-Th)    -0.487   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<1>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (0.898ns logic, 0.308ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 256 paths analyzed, 241 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X46Y83.G1), 16 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.082ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.082ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y80.YQ      Tcko                  0.511   ila_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<5>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ
    SLICE_X37Y80.G1      net (fanout=1)        1.135   ila_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<4>
    SLICE_X37Y80.F5      Tif5                  0.759   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f5
    SLICE_X37Y80.FXINA   net (fanout=1)        0.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f5
    SLICE_X37Y80.Y       Tif6y                 0.451   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
    SLICE_X44Y82.F2      net (fanout=1)        0.819   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
    SLICE_X44Y82.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X46Y83.G1      net (fanout=1)        0.631   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X46Y83.CLK     Tgck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.082ns (3.497ns logic, 2.585ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.998ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.998ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y77.XQ      Tcko                  0.515   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X39Y82.G2      net (fanout=2)        0.906   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X39Y82.Y       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<1>1
    SLICE_X39Y82.F1      net (fanout=1)        0.414   ila_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<1>1/O
    SLICE_X39Y82.X       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X44Y82.G3      net (fanout=1)        0.532   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X44Y82.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X46Y83.G1      net (fanout=1)        0.631   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X46Y83.CLK     Tgck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.998ns (3.515ns logic, 2.483ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.914ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.914ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    ila_control<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_FULL to ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.XQ      Tcko                  0.515   ila_inst/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X37Y83.G2      net (fanout=2)        0.654   ila_inst/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X37Y83.X       Tif5x                 0.890   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_14
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X39Y82.F3      net (fanout=1)        0.304   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X39Y82.X       Tilo                  0.612   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X44Y82.G3      net (fanout=1)        0.532   ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X44Y82.X       Tif5x                 1.000   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X46Y83.G1      net (fanout=1)        0.631   ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X46Y83.CLK     Tgck                  0.776   ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.914ns (3.793ns logic, 2.121ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (SLICE_X26Y82.G2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.566ns (data path)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Data Path Delay:      3.566ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG to ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.YQ      Tcko                  0.511   ila_inst/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X26Y82.G2      net (fanout=38)       3.055   ila_inst/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.566ns (0.511ns logic, 3.055ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (SLICE_X26Y83.G2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.566ns (data path)
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Data Path Delay:      3.566ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG to ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.YQ      Tcko                  0.511   ila_inst/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X26Y83.G2      net (fanout=38)       3.055   ila_inst/U0/I_NO_D.U_ILA/iCAP_STATE<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.566ns (0.511ns logic, 3.055ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 204456 paths analyzed, 1417 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.763ns.
--------------------------------------------------------------------------------

Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG (SLICE_X3Y65.F4), 8879 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.763ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y67.YQ      Tcko                  0.567   instr<13>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG
    SLICE_X52Y54.G4      net (fanout=22)       1.472   instr<13>
    SLICE_X52Y54.Y       Tilo                  0.660   decoder/op<2>31
                                                       decoder/op<0>207
    SLICE_X50Y55.F4      net (fanout=1)        0.304   decoder/op<0>207
    SLICE_X50Y55.X       Tilo                  0.660   decoder/op<0>226
                                                       decoder/op<0>226
    SLICE_X50Y56.G1      net (fanout=1)        0.358   decoder/op<0>226
    SLICE_X50Y56.Y       Tilo                  0.660   op<0>
                                                       decoder/op<0>259
    SLICE_X50Y56.F4      net (fanout=1)        0.020   decoder/op<0>259
    SLICE_X50Y56.X       Tilo                  0.660   op<0>
                                                       decoder/op<0>289
    SLICE_X26Y43.G3      net (fanout=17)       2.637   op<0>
    SLICE_X26Y43.Y       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000_SW0
    SLICE_X26Y43.F3      net (fanout=1)        0.020   N205
    SLICE_X26Y43.X       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000
    SLICE_X25Y36.F4      net (fanout=33)       1.360   alu_main_function/out_mux0000
    SLICE_X25Y36.COUT    Topcyf                1.011   alu_main_function/out_addsub0000<8>
                                                       alu_main_function/Maddsub_out_addsub0000_lut<8>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<8>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<9>
    SLICE_X25Y37.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<9>
    SLICE_X25Y37.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<10>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<10>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<11>
    SLICE_X25Y38.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<11>
    SLICE_X25Y38.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<12>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<12>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<13>
    SLICE_X25Y39.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<13>
    SLICE_X25Y39.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<14>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<14>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<15>
    SLICE_X25Y40.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<15>
    SLICE_X25Y40.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<16>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<16>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<17>
    SLICE_X25Y41.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<17>
    SLICE_X25Y41.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<18>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<18>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<19>
    SLICE_X25Y42.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<19>
    SLICE_X25Y42.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<20>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<20>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<21>
    SLICE_X25Y43.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<21>
    SLICE_X25Y43.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<22>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<22>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<23>
    SLICE_X25Y44.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<23>
    SLICE_X25Y44.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<24>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<24>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<25>
    SLICE_X25Y45.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<25>
    SLICE_X25Y45.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<26>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<26>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<27>
    SLICE_X25Y46.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<27>
    SLICE_X25Y46.Y       Tciny                 0.756   alu_main_function/out_addsub0000<28>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<28>
                                                       alu_main_function/Maddsub_out_addsub0000_xor<29>
    SLICE_X23Y57.G3      net (fanout=1)        0.820   alu_main_function/out_addsub0000<29>
    SLICE_X23Y57.Y       Tilo                  0.612   ila_inst/U0/iTRIG_IN<29>
                                                       alu_main_function/out<29>160
    SLICE_X3Y65.F4       net (fanout=3)        1.211   out<29>
    SLICE_X3Y65.CLK      Tfck                  0.728   vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     16.763ns (8.561ns logic, 8.202ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.708ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y67.YQ      Tcko                  0.567   instr<13>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG
    SLICE_X52Y54.G4      net (fanout=22)       1.472   instr<13>
    SLICE_X52Y54.Y       Tilo                  0.660   decoder/op<2>31
                                                       decoder/op<0>207
    SLICE_X50Y55.F4      net (fanout=1)        0.304   decoder/op<0>207
    SLICE_X50Y55.X       Tilo                  0.660   decoder/op<0>226
                                                       decoder/op<0>226
    SLICE_X50Y56.G1      net (fanout=1)        0.358   decoder/op<0>226
    SLICE_X50Y56.Y       Tilo                  0.660   op<0>
                                                       decoder/op<0>259
    SLICE_X50Y56.F4      net (fanout=1)        0.020   decoder/op<0>259
    SLICE_X50Y56.X       Tilo                  0.660   op<0>
                                                       decoder/op<0>289
    SLICE_X26Y43.G3      net (fanout=17)       2.637   op<0>
    SLICE_X26Y43.Y       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000_SW0
    SLICE_X26Y43.F3      net (fanout=1)        0.020   N205
    SLICE_X26Y43.X       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000
    SLICE_X25Y32.F3      net (fanout=33)       0.893   alu_main_function/out_mux0000
    SLICE_X25Y32.COUT    Topcyf                1.011   alu_main_function/out_addsub0000<0>
                                                       alu_main_function/Maddsub_out_addsub0000_lut<0>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<0>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<1>
    SLICE_X25Y33.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<1>
    SLICE_X25Y33.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<2>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<2>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<3>
    SLICE_X25Y34.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<3>
    SLICE_X25Y34.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<4>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<4>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<5>
    SLICE_X25Y35.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<5>
    SLICE_X25Y35.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<6>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<6>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<7>
    SLICE_X25Y36.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<7>
    SLICE_X25Y36.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<8>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<8>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<9>
    SLICE_X25Y37.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<9>
    SLICE_X25Y37.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<10>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<10>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<11>
    SLICE_X25Y38.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<11>
    SLICE_X25Y38.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<12>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<12>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<13>
    SLICE_X25Y39.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<13>
    SLICE_X25Y39.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<14>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<14>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<15>
    SLICE_X25Y40.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<15>
    SLICE_X25Y40.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<16>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<16>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<17>
    SLICE_X25Y41.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<17>
    SLICE_X25Y41.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<18>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<18>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<19>
    SLICE_X25Y42.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<19>
    SLICE_X25Y42.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<20>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<20>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<21>
    SLICE_X25Y43.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<21>
    SLICE_X25Y43.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<22>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<22>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<23>
    SLICE_X25Y44.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<23>
    SLICE_X25Y44.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<24>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<24>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<25>
    SLICE_X25Y45.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<25>
    SLICE_X25Y45.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<26>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<26>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<27>
    SLICE_X25Y46.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<27>
    SLICE_X25Y46.Y       Tciny                 0.756   alu_main_function/out_addsub0000<28>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<28>
                                                       alu_main_function/Maddsub_out_addsub0000_xor<29>
    SLICE_X23Y57.G3      net (fanout=1)        0.820   alu_main_function/out_addsub0000<29>
    SLICE_X23Y57.Y       Tilo                  0.612   ila_inst/U0/iTRIG_IN<29>
                                                       alu_main_function/out<29>160
    SLICE_X3Y65.F4       net (fanout=3)        1.211   out<29>
    SLICE_X3Y65.CLK      Tfck                  0.728   vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     16.708ns (8.973ns logic, 7.735ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.693ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y67.YQ      Tcko                  0.567   instr<13>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG
    SLICE_X52Y54.G4      net (fanout=22)       1.472   instr<13>
    SLICE_X52Y54.Y       Tilo                  0.660   decoder/op<2>31
                                                       decoder/op<0>207
    SLICE_X50Y55.F4      net (fanout=1)        0.304   decoder/op<0>207
    SLICE_X50Y55.X       Tilo                  0.660   decoder/op<0>226
                                                       decoder/op<0>226
    SLICE_X50Y56.G1      net (fanout=1)        0.358   decoder/op<0>226
    SLICE_X50Y56.Y       Tilo                  0.660   op<0>
                                                       decoder/op<0>259
    SLICE_X50Y56.F4      net (fanout=1)        0.020   decoder/op<0>259
    SLICE_X50Y56.X       Tilo                  0.660   op<0>
                                                       decoder/op<0>289
    SLICE_X26Y43.G3      net (fanout=17)       2.637   op<0>
    SLICE_X26Y43.Y       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000_SW0
    SLICE_X26Y43.F3      net (fanout=1)        0.020   N205
    SLICE_X26Y43.X       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000
    SLICE_X25Y32.BX      net (fanout=33)       1.220   alu_main_function/out_mux0000
    SLICE_X25Y32.COUT    Tbxcy                 0.669   alu_main_function/out_addsub0000<0>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<0>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<1>
    SLICE_X25Y33.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<1>
    SLICE_X25Y33.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<2>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<2>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<3>
    SLICE_X25Y34.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<3>
    SLICE_X25Y34.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<4>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<4>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<5>
    SLICE_X25Y35.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<5>
    SLICE_X25Y35.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<6>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<6>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<7>
    SLICE_X25Y36.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<7>
    SLICE_X25Y36.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<8>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<8>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<9>
    SLICE_X25Y37.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<9>
    SLICE_X25Y37.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<10>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<10>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<11>
    SLICE_X25Y38.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<11>
    SLICE_X25Y38.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<12>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<12>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<13>
    SLICE_X25Y39.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<13>
    SLICE_X25Y39.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<14>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<14>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<15>
    SLICE_X25Y40.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<15>
    SLICE_X25Y40.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<16>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<16>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<17>
    SLICE_X25Y41.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<17>
    SLICE_X25Y41.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<18>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<18>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<19>
    SLICE_X25Y42.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<19>
    SLICE_X25Y42.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<20>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<20>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<21>
    SLICE_X25Y43.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<21>
    SLICE_X25Y43.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<22>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<22>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<23>
    SLICE_X25Y44.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<23>
    SLICE_X25Y44.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<24>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<24>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<25>
    SLICE_X25Y45.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<25>
    SLICE_X25Y45.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<26>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<26>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<27>
    SLICE_X25Y46.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<27>
    SLICE_X25Y46.Y       Tciny                 0.756   alu_main_function/out_addsub0000<28>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<28>
                                                       alu_main_function/Maddsub_out_addsub0000_xor<29>
    SLICE_X23Y57.G3      net (fanout=1)        0.820   alu_main_function/out_addsub0000<29>
    SLICE_X23Y57.Y       Tilo                  0.612   ila_inst/U0/iTRIG_IN<29>
                                                       alu_main_function/out<29>160
    SLICE_X3Y65.F4       net (fanout=3)        1.211   out<29>
    SLICE_X3Y65.CLK      Tfck                  0.728   vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     16.693ns (8.631ns logic, 8.062ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG (SLICE_X2Y68.F3), 9095 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.758ns (Levels of Logic = 20)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y67.YQ      Tcko                  0.567   instr<13>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG
    SLICE_X52Y54.G4      net (fanout=22)       1.472   instr<13>
    SLICE_X52Y54.Y       Tilo                  0.660   decoder/op<2>31
                                                       decoder/op<0>207
    SLICE_X50Y55.F4      net (fanout=1)        0.304   decoder/op<0>207
    SLICE_X50Y55.X       Tilo                  0.660   decoder/op<0>226
                                                       decoder/op<0>226
    SLICE_X50Y56.G1      net (fanout=1)        0.358   decoder/op<0>226
    SLICE_X50Y56.Y       Tilo                  0.660   op<0>
                                                       decoder/op<0>259
    SLICE_X50Y56.F4      net (fanout=1)        0.020   decoder/op<0>259
    SLICE_X50Y56.X       Tilo                  0.660   op<0>
                                                       decoder/op<0>289
    SLICE_X26Y43.G3      net (fanout=17)       2.637   op<0>
    SLICE_X26Y43.Y       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000_SW0
    SLICE_X26Y43.F3      net (fanout=1)        0.020   N205
    SLICE_X26Y43.X       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000
    SLICE_X25Y36.F4      net (fanout=33)       1.360   alu_main_function/out_mux0000
    SLICE_X25Y36.COUT    Topcyf                1.011   alu_main_function/out_addsub0000<8>
                                                       alu_main_function/Maddsub_out_addsub0000_lut<8>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<8>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<9>
    SLICE_X25Y37.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<9>
    SLICE_X25Y37.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<10>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<10>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<11>
    SLICE_X25Y38.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<11>
    SLICE_X25Y38.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<12>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<12>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<13>
    SLICE_X25Y39.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<13>
    SLICE_X25Y39.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<14>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<14>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<15>
    SLICE_X25Y40.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<15>
    SLICE_X25Y40.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<16>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<16>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<17>
    SLICE_X25Y41.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<17>
    SLICE_X25Y41.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<18>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<18>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<19>
    SLICE_X25Y42.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<19>
    SLICE_X25Y42.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<20>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<20>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<21>
    SLICE_X25Y43.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<21>
    SLICE_X25Y43.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<22>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<22>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<23>
    SLICE_X25Y44.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<23>
    SLICE_X25Y44.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<24>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<24>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<25>
    SLICE_X25Y45.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<25>
    SLICE_X25Y45.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<26>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<26>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<27>
    SLICE_X25Y46.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<27>
    SLICE_X25Y46.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<28>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<28>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<29>
    SLICE_X25Y47.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<29>
    SLICE_X25Y47.X       Tcinx                 0.402   alu_main_function/out_addsub0000<30>
                                                       alu_main_function/Maddsub_out_addsub0000_xor<30>
    SLICE_X16Y58.G2      net (fanout=1)        0.902   alu_main_function/out_addsub0000<30>
    SLICE_X16Y58.Y       Tilo                  0.660   ila_inst/U0/iTRIG_IN<30>
                                                       alu_main_function/out<30>160
    SLICE_X2Y68.F3       net (fanout=3)        1.279   out<30>
    SLICE_X2Y68.CLK      Tfck                  0.776   vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     16.758ns (8.406ns logic, 8.352ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.703ns (Levels of Logic = 24)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y67.YQ      Tcko                  0.567   instr<13>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG
    SLICE_X52Y54.G4      net (fanout=22)       1.472   instr<13>
    SLICE_X52Y54.Y       Tilo                  0.660   decoder/op<2>31
                                                       decoder/op<0>207
    SLICE_X50Y55.F4      net (fanout=1)        0.304   decoder/op<0>207
    SLICE_X50Y55.X       Tilo                  0.660   decoder/op<0>226
                                                       decoder/op<0>226
    SLICE_X50Y56.G1      net (fanout=1)        0.358   decoder/op<0>226
    SLICE_X50Y56.Y       Tilo                  0.660   op<0>
                                                       decoder/op<0>259
    SLICE_X50Y56.F4      net (fanout=1)        0.020   decoder/op<0>259
    SLICE_X50Y56.X       Tilo                  0.660   op<0>
                                                       decoder/op<0>289
    SLICE_X26Y43.G3      net (fanout=17)       2.637   op<0>
    SLICE_X26Y43.Y       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000_SW0
    SLICE_X26Y43.F3      net (fanout=1)        0.020   N205
    SLICE_X26Y43.X       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000
    SLICE_X25Y32.F3      net (fanout=33)       0.893   alu_main_function/out_mux0000
    SLICE_X25Y32.COUT    Topcyf                1.011   alu_main_function/out_addsub0000<0>
                                                       alu_main_function/Maddsub_out_addsub0000_lut<0>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<0>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<1>
    SLICE_X25Y33.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<1>
    SLICE_X25Y33.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<2>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<2>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<3>
    SLICE_X25Y34.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<3>
    SLICE_X25Y34.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<4>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<4>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<5>
    SLICE_X25Y35.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<5>
    SLICE_X25Y35.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<6>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<6>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<7>
    SLICE_X25Y36.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<7>
    SLICE_X25Y36.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<8>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<8>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<9>
    SLICE_X25Y37.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<9>
    SLICE_X25Y37.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<10>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<10>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<11>
    SLICE_X25Y38.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<11>
    SLICE_X25Y38.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<12>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<12>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<13>
    SLICE_X25Y39.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<13>
    SLICE_X25Y39.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<14>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<14>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<15>
    SLICE_X25Y40.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<15>
    SLICE_X25Y40.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<16>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<16>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<17>
    SLICE_X25Y41.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<17>
    SLICE_X25Y41.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<18>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<18>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<19>
    SLICE_X25Y42.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<19>
    SLICE_X25Y42.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<20>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<20>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<21>
    SLICE_X25Y43.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<21>
    SLICE_X25Y43.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<22>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<22>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<23>
    SLICE_X25Y44.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<23>
    SLICE_X25Y44.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<24>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<24>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<25>
    SLICE_X25Y45.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<25>
    SLICE_X25Y45.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<26>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<26>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<27>
    SLICE_X25Y46.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<27>
    SLICE_X25Y46.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<28>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<28>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<29>
    SLICE_X25Y47.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<29>
    SLICE_X25Y47.X       Tcinx                 0.402   alu_main_function/out_addsub0000<30>
                                                       alu_main_function/Maddsub_out_addsub0000_xor<30>
    SLICE_X16Y58.G2      net (fanout=1)        0.902   alu_main_function/out_addsub0000<30>
    SLICE_X16Y58.Y       Tilo                  0.660   ila_inst/U0/iTRIG_IN<30>
                                                       alu_main_function/out<30>160
    SLICE_X2Y68.F3       net (fanout=3)        1.279   out<30>
    SLICE_X2Y68.CLK      Tfck                  0.776   vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     16.703ns (8.818ns logic, 7.885ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.688ns (Levels of Logic = 24)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y67.YQ      Tcko                  0.567   instr<13>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG
    SLICE_X52Y54.G4      net (fanout=22)       1.472   instr<13>
    SLICE_X52Y54.Y       Tilo                  0.660   decoder/op<2>31
                                                       decoder/op<0>207
    SLICE_X50Y55.F4      net (fanout=1)        0.304   decoder/op<0>207
    SLICE_X50Y55.X       Tilo                  0.660   decoder/op<0>226
                                                       decoder/op<0>226
    SLICE_X50Y56.G1      net (fanout=1)        0.358   decoder/op<0>226
    SLICE_X50Y56.Y       Tilo                  0.660   op<0>
                                                       decoder/op<0>259
    SLICE_X50Y56.F4      net (fanout=1)        0.020   decoder/op<0>259
    SLICE_X50Y56.X       Tilo                  0.660   op<0>
                                                       decoder/op<0>289
    SLICE_X26Y43.G3      net (fanout=17)       2.637   op<0>
    SLICE_X26Y43.Y       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000_SW0
    SLICE_X26Y43.F3      net (fanout=1)        0.020   N205
    SLICE_X26Y43.X       Tilo                  0.660   alu_main_function/out_mux0000
                                                       alu_main_function/out_mux0000
    SLICE_X25Y32.BX      net (fanout=33)       1.220   alu_main_function/out_mux0000
    SLICE_X25Y32.COUT    Tbxcy                 0.669   alu_main_function/out_addsub0000<0>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<0>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<1>
    SLICE_X25Y33.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<1>
    SLICE_X25Y33.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<2>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<2>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<3>
    SLICE_X25Y34.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<3>
    SLICE_X25Y34.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<4>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<4>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<5>
    SLICE_X25Y35.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<5>
    SLICE_X25Y35.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<6>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<6>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<7>
    SLICE_X25Y36.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<7>
    SLICE_X25Y36.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<8>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<8>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<9>
    SLICE_X25Y37.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<9>
    SLICE_X25Y37.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<10>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<10>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<11>
    SLICE_X25Y38.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<11>
    SLICE_X25Y38.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<12>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<12>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<13>
    SLICE_X25Y39.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<13>
    SLICE_X25Y39.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<14>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<14>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<15>
    SLICE_X25Y40.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<15>
    SLICE_X25Y40.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<16>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<16>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<17>
    SLICE_X25Y41.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<17>
    SLICE_X25Y41.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<18>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<18>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<19>
    SLICE_X25Y42.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<19>
    SLICE_X25Y42.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<20>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<20>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<21>
    SLICE_X25Y43.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<21>
    SLICE_X25Y43.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<22>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<22>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<23>
    SLICE_X25Y44.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<23>
    SLICE_X25Y44.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<24>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<24>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<25>
    SLICE_X25Y45.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<25>
    SLICE_X25Y45.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<26>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<26>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<27>
    SLICE_X25Y46.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<27>
    SLICE_X25Y46.COUT    Tbyp                  0.103   alu_main_function/out_addsub0000<28>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<28>
                                                       alu_main_function/Maddsub_out_addsub0000_cy<29>
    SLICE_X25Y47.CIN     net (fanout=1)        0.000   alu_main_function/Maddsub_out_addsub0000_cy<29>
    SLICE_X25Y47.X       Tcinx                 0.402   alu_main_function/out_addsub0000<30>
                                                       alu_main_function/Maddsub_out_addsub0000_xor<30>
    SLICE_X16Y58.G2      net (fanout=1)        0.902   alu_main_function/out_addsub0000<30>
    SLICE_X16Y58.Y       Tilo                  0.660   ila_inst/U0/iTRIG_IN<30>
                                                       alu_main_function/out<30>160
    SLICE_X2Y68.F3       net (fanout=3)        1.279   out<30>
    SLICE_X2Y68.CLK      Tfck                  0.776   vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     16.688ns (8.476ns logic, 8.212ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG (SLICE_X12Y66.G2), 6996 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.725ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y61.YQ      Tcko                  0.567   instr<5>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG
    SLICE_X48Y54.F4      net (fanout=19)       1.834   instr<5>
    SLICE_X48Y54.X       Tilo                  0.660   decoder/op<1>101
                                                       decoder/op<1>101
    SLICE_X49Y54.G1      net (fanout=1)        0.445   decoder/op<1>101
    SLICE_X49Y54.Y       Tilo                  0.612   decoder/op<1>163
                                                       decoder/op<1>148
    SLICE_X49Y54.F3      net (fanout=1)        0.020   decoder/op<1>148
    SLICE_X49Y54.X       Tilo                  0.612   decoder/op<1>163
                                                       decoder/op<1>163
    SLICE_X40Y53.G1      net (fanout=1)        0.871   decoder/op<1>163
    SLICE_X40Y53.Y       Tilo                  0.660   alu_main_function/out<19>49
                                                       decoder/op<1>203
    SLICE_X35Y42.F1      net (fanout=18)       1.774   op<1>
    SLICE_X35Y42.X       Tilo                  0.612   alu_main_function/out_or0006
                                                       alu_main_function/out_or0006
    SLICE_X26Y33.G3      net (fanout=40)       1.599   alu_main_function/out_or0006
    SLICE_X26Y33.Y       Tilo                  0.660   alu_main_function/out<0>109
                                                       alu_main_function/out<20>23
    SLICE_X31Y43.G2      net (fanout=1)        1.088   alu_main_function/out<20>23
    SLICE_X31Y43.Y       Tilo                  0.612   alu_main_function/out<20>134
                                                       alu_main_function/out<20>81
    SLICE_X31Y43.F4      net (fanout=1)        0.020   alu_main_function/out<20>81
    SLICE_X31Y43.X       Tilo                  0.612   alu_main_function/out<20>134
                                                       alu_main_function/out<20>134
    SLICE_X27Y46.F2      net (fanout=1)        0.560   alu_main_function/out<20>134
    SLICE_X27Y46.X       Tilo                  0.612   ila_inst/U0/iTRIG_IN<20>
                                                       alu_main_function/out<20>145
    SLICE_X12Y66.G2      net (fanout=3)        1.519   out<20>
    SLICE_X12Y66.CLK     Tgck                  0.776   vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     16.725ns (6.995ns logic, 9.730ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.517ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y64.YQ      Tcko                  0.567   instr<14>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG
    SLICE_X48Y55.G2      net (fanout=21)       1.683   instr<14>
    SLICE_X48Y55.X       Tif5x                 1.000   decoder/op<1>125
                                                       decoder/op<1>1252
                                                       decoder/op<1>125_f5
    SLICE_X49Y54.G3      net (fanout=1)        0.048   decoder/op<1>125
    SLICE_X49Y54.Y       Tilo                  0.612   decoder/op<1>163
                                                       decoder/op<1>148
    SLICE_X49Y54.F3      net (fanout=1)        0.020   decoder/op<1>148
    SLICE_X49Y54.X       Tilo                  0.612   decoder/op<1>163
                                                       decoder/op<1>163
    SLICE_X40Y53.G1      net (fanout=1)        0.871   decoder/op<1>163
    SLICE_X40Y53.Y       Tilo                  0.660   alu_main_function/out<19>49
                                                       decoder/op<1>203
    SLICE_X35Y42.F1      net (fanout=18)       1.774   op<1>
    SLICE_X35Y42.X       Tilo                  0.612   alu_main_function/out_or0006
                                                       alu_main_function/out_or0006
    SLICE_X26Y33.G3      net (fanout=40)       1.599   alu_main_function/out_or0006
    SLICE_X26Y33.Y       Tilo                  0.660   alu_main_function/out<0>109
                                                       alu_main_function/out<20>23
    SLICE_X31Y43.G2      net (fanout=1)        1.088   alu_main_function/out<20>23
    SLICE_X31Y43.Y       Tilo                  0.612   alu_main_function/out<20>134
                                                       alu_main_function/out<20>81
    SLICE_X31Y43.F4      net (fanout=1)        0.020   alu_main_function/out<20>81
    SLICE_X31Y43.X       Tilo                  0.612   alu_main_function/out<20>134
                                                       alu_main_function/out<20>134
    SLICE_X27Y46.F2      net (fanout=1)        0.560   alu_main_function/out<20>134
    SLICE_X27Y46.X       Tilo                  0.612   ila_inst/U0/iTRIG_IN<20>
                                                       alu_main_function/out<20>145
    SLICE_X12Y66.G2      net (fanout=3)        1.519   out<20>
    SLICE_X12Y66.CLK     Tgck                  0.776   vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     16.517ns (7.335ns logic, 9.182ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.450ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 0.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG to vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y61.YQ      Tcko                  0.567   instr<5>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG
    SLICE_X48Y55.BX      net (fanout=19)       1.917   instr<5>
    SLICE_X48Y55.X       Tbxx                  0.699   decoder/op<1>125
                                                       decoder/op<1>125_f5
    SLICE_X49Y54.G3      net (fanout=1)        0.048   decoder/op<1>125
    SLICE_X49Y54.Y       Tilo                  0.612   decoder/op<1>163
                                                       decoder/op<1>148
    SLICE_X49Y54.F3      net (fanout=1)        0.020   decoder/op<1>148
    SLICE_X49Y54.X       Tilo                  0.612   decoder/op<1>163
                                                       decoder/op<1>163
    SLICE_X40Y53.G1      net (fanout=1)        0.871   decoder/op<1>163
    SLICE_X40Y53.Y       Tilo                  0.660   alu_main_function/out<19>49
                                                       decoder/op<1>203
    SLICE_X35Y42.F1      net (fanout=18)       1.774   op<1>
    SLICE_X35Y42.X       Tilo                  0.612   alu_main_function/out_or0006
                                                       alu_main_function/out_or0006
    SLICE_X26Y33.G3      net (fanout=40)       1.599   alu_main_function/out_or0006
    SLICE_X26Y33.Y       Tilo                  0.660   alu_main_function/out<0>109
                                                       alu_main_function/out<20>23
    SLICE_X31Y43.G2      net (fanout=1)        1.088   alu_main_function/out<20>23
    SLICE_X31Y43.Y       Tilo                  0.612   alu_main_function/out<20>134
                                                       alu_main_function/out<20>81
    SLICE_X31Y43.F4      net (fanout=1)        0.020   alu_main_function/out<20>81
    SLICE_X31Y43.X       Tilo                  0.612   alu_main_function/out<20>134
                                                       alu_main_function/out<20>134
    SLICE_X27Y46.F2      net (fanout=1)        0.560   alu_main_function/out<20>134
    SLICE_X27Y46.X       Tilo                  0.612   ila_inst/U0/iTRIG_IN<20>
                                                       alu_main_function/out<20>145
    SLICE_X12Y66.G2      net (fanout=3)        1.519   out<20>
    SLICE_X12Y66.CLK     Tgck                  0.776   vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/fd1_out
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/USER_MUX
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                     16.450ns (7.034ns logic, 9.416ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X6Y88.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.631ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 30.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y89.XQ       Tcko                  0.411   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X6Y88.BY       net (fanout=1)        0.330   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X6Y88.CLK      Tdh         (-Th)     0.110   ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.301ns logic, 0.330ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_OUT[29].ASYNC_OUT_CELL/SHIFT_REG (SLICE_X65Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[28].ASYNC_OUT_CELL/SHIFT_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_OUT[29].ASYNC_OUT_CELL/SHIFT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 30.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[28].ASYNC_OUT_CELL/SHIFT_REG to vio_inst/U0/I_VIO/GEN_ASYNC_OUT[29].ASYNC_OUT_CELL/SHIFT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y49.YQ      Tcko                  0.409   vio_inst/U0/I_VIO/OUTPUT_SHIFT<30>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[28].ASYNC_OUT_CELL/SHIFT_REG
    SLICE_X65Y49.BX      net (fanout=1)        0.317   vio_inst/U0/I_VIO/OUTPUT_SHIFT<29>
    SLICE_X65Y49.CLK     Tckdi       (-Th)    -0.080   vio_inst/U0/I_VIO/OUTPUT_SHIFT<30>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[29].ASYNC_OUT_CELL/SHIFT_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_OUT[25].ASYNC_OUT_CELL/SHIFT_REG (SLICE_X67Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vio_inst/U0/I_VIO/GEN_ASYNC_OUT[24].ASYNC_OUT_CELL/SHIFT_REG (FF)
  Destination:          vio_inst/U0/I_VIO/GEN_ASYNC_OUT[25].ASYNC_OUT_CELL/SHIFT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<0> rising at 30.000ns
  Destination Clock:    ila_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vio_inst/U0/I_VIO/GEN_ASYNC_OUT[24].ASYNC_OUT_CELL/SHIFT_REG to vio_inst/U0/I_VIO/GEN_ASYNC_OUT[25].ASYNC_OUT_CELL/SHIFT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y54.YQ      Tcko                  0.409   vio_inst/U0/I_VIO/OUTPUT_SHIFT<26>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[24].ASYNC_OUT_CELL/SHIFT_REG
    SLICE_X67Y54.BX      net (fanout=1)        0.317   vio_inst/U0/I_VIO/OUTPUT_SHIFT<25>
    SLICE_X67Y54.CLK     Tckdi       (-Th)    -0.080   vio_inst/U0/I_VIO/OUTPUT_SHIFT<26>
                                                       vio_inst/U0/I_VIO/GEN_ASYNC_OUT[25].ASYNC_OUT_CELL/SHIFT_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched/SR
  Logical resource: ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/SR
  Location pin: SLICE_X41Y73.SR
  Clock network: ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched/SR
  Logical resource: ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/SR
  Location pin: SLICE_X41Y73.SR
  Clock network: ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched/SR
  Logical resource: ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE/SR
  Location pin: SLICE_X41Y77.SR
  Clock network: ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 412516 paths, 0 nets, and 4345 connections

Design statistics:
   Minimum period:  16.763ns{1}   (Maximum frequency:  59.655MHz)
   Maximum path delay from/to any node:   4.604ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 29 09:30:32 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 388 MB



