\subsection{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg Package Reference}
\label{classddr2__phy__alt__mem__phy__record__pkg}\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}


Collaboration diagram for ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=328pt]{df/d63/classddr2__phy__alt__mem__phy__record__pkg__coll__graph}
\end{center}
\end{figure}
{\bfseries Package Body $>$$>$ }{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}\\*
\subsubsection*{Functions}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+admin\+\_\+ctrl}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+admin\+\_\+stat}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+ctrl}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+stat}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+dgrb\+\_\+mmi}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+active\+\_\+block}} \textcolor{vhdlchar}{ }}} {\bf ret\+\_\+proc}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+active\+\_\+block}} \textcolor{vhdlchar}{ }}} {\bf ret\+\_\+dgrb}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+active\+\_\+block}} \textcolor{vhdlchar}{ }}} {\bf curr\+\_\+active\+\_\+block}{\bfseries  ( }{\bfseries \textcolor{vhdlchar}{ctrl\+\_\+cmd\+\_\+id\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{t\+\_\+ctrl\+\_\+cmd\+\_\+id}}{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+command\+\_\+op}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+command}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+stat}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+push}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+hl\+\_\+css\+\_\+reg}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+mmi}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+mmi\+\_\+ctrl}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+iram}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+sc\+\_\+ctrl\+\_\+if}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+sc\+\_\+stat}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+sc\+\_\+int\+\_\+ctrl}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+preset\+\_\+cal}} \textcolor{vhdlchar}{ }}} {\bf defaults}{\bfseries  ( }{\bfseries  )} 
\item 
{\bfseries {\bfseries {\bfseries {\bf t\+\_\+preset\+\_\+cal}} \textcolor{vhdlchar}{ }}} {\bf setup\+\_\+instant\+\_\+on}{\bfseries  ( }\\*
{\bfseries \textcolor{vhdlchar}{sim\+\_\+time\+\_\+red\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{family\+\_\+id\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{memory\+\_\+type\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{dwidth\+\_\+ratio\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{pll\+\_\+steps\+: }\textcolor{stringliteral}{in }{\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}}\\*
{\bfseries \textcolor{vhdlchar}{mr0\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector( 15 downto  0)}}\\*
{\bfseries \textcolor{vhdlchar}{mr1\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector( 15 downto  0)}}\\*
{\bfseries \textcolor{vhdlchar}{mr2\+: }\textcolor{stringliteral}{in }\textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector( 15 downto  0)}}\\*
{\bfseries  )} 
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf c\+\_\+max\+\_\+num\+\_\+dqs\+\_\+groups} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+max\+\_\+num\+\_\+pins} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+max\+\_\+ranks} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+max\+\_\+pll\+\_\+steps} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{80} \textcolor{vhdlchar}{ }} 
\item 
{\bf record\+\_\+report\+\_\+prefix} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg \+:  \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+ddr\+\_\+default\+\_\+cl} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+ddr2\+\_\+default\+\_\+cl} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+ddr3\+\_\+default\+\_\+cl} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+ddr2\+\_\+default\+\_\+cwl} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+ddr3\+\_\+default\+\_\+cwl} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+ddr2\+\_\+default\+\_\+al} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+ddr3\+\_\+default\+\_\+al} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+ddr\+\_\+default\+\_\+rl} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ddr\+\_\+default\+\_\+cl}} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+ddr2\+\_\+default\+\_\+rl} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ddr2\+\_\+default\+\_\+cl}} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ddr2\+\_\+default\+\_\+al}} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+ddr3\+\_\+default\+\_\+rl} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ddr3\+\_\+default\+\_\+cl}} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ddr3\+\_\+default\+\_\+al}} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+ddr\+\_\+default\+\_\+wl} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+ddr2\+\_\+default\+\_\+wl} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ddr2\+\_\+default\+\_\+cwl}} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ddr2\+\_\+default\+\_\+al}} \textcolor{vhdlchar}{ }} 
\item 
{\bf c\+\_\+ddr3\+\_\+default\+\_\+wl} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ddr3\+\_\+default\+\_\+cwl}} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ddr3\+\_\+default\+\_\+al}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf t\+\_\+family}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cyclone3}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stratix2}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stratix3}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf t\+\_\+ctrl\+\_\+active\+\_\+block}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{admin}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dgwb}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dgrb}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{proc}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{setup}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{iram}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf t\+\_\+ctrl\+\_\+cmd\+\_\+id}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+phy\+\_\+initialise}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+init\+\_\+dram}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+prog\+\_\+cal\+\_\+mr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+write\+\_\+ihi}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+write\+\_\+btp}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+write\+\_\+mtp}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+read\+\_\+mtp}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+rrp\+\_\+reset}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+rrp\+\_\+sweep}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+rrp\+\_\+seek}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+rdv}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+poa}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+was}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+prep\+\_\+adv\+\_\+rd\+\_\+lat}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+prep\+\_\+adv\+\_\+wr\+\_\+lat}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+prep\+\_\+customer\+\_\+mr\+\_\+setup}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+tr\+\_\+due}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf t\+\_\+master\+\_\+sm\+\_\+state}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+reset}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+phy\+\_\+initialise}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+init\+\_\+dram}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+prog\+\_\+cal\+\_\+mr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+write\+\_\+ihi}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+cal}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+write\+\_\+btp}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+write\+\_\+mtp}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+read\+\_\+mtp}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rrp\+\_\+reset}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rrp\+\_\+sweep}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rrp\+\_\+seek}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rdv}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+was}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+adv\+\_\+rd\+\_\+lat}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+adv\+\_\+wr\+\_\+lat}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+poa}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+tracking\+\_\+setup}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+prep\+\_\+customer\+\_\+mr\+\_\+setup}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+tracking}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+operational}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+non\+\_\+operational}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf t\+\_\+iram\+\_\+packing\+\_\+mode}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dq\+\_\+bitwise}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dq\+\_\+wordwise}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf t\+\_\+iram\+\_\+write\+\_\+mode}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{overwrite\+\_\+ram}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{or\+\_\+into\+\_\+ram}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{and\+\_\+into\+\_\+ram}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf t\+\_\+element\+\_\+to\+\_\+reconfigure}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{pp\+\_\+t9}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{pp\+\_\+t10}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{pp\+\_\+t1}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+rsc\+\_\+phs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+poa\+\_\+phs\+\_\+ofst}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+dqs\+\_\+phs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+dq\+\_\+phs\+\_\+ofst}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+dq\+\_\+1t}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+dqs\+\_\+1t}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+rsc\+\_\+1t}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+div2\+\_\+phs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+oct\+\_\+t9}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+oct\+\_\+t10}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+poa\+\_\+t7}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+poa\+\_\+t11}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+dqs\+\_\+dly}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+lvlng\+\_\+byps}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf t\+\_\+sc\+\_\+type}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{D\+Q\+S\+\_\+\+LB}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{D\+Q\+S\+\_\+\+D\+Q\+\_\+\+D\+M\+\_\+\+P\+I\+NS}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{D\+Q\+\_\+\+D\+M\+\_\+\+P\+I\+NS}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqs\+\_\+dqsn\+\_\+pins}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dq\+\_\+pin}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqs\+\_\+pin}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dm\+\_\+pin}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dq\+\_\+pins}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Records}
 \begin{DoxyCompactItemize}
\item 
{\bf t\+\_\+admin\+\_\+ctrl} {\bfseries  }
\item 
{\bf mr0} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf mr1} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf mr2} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf mr3} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+admin\+\_\+stat} {\bfseries  }
\item 
{\bf init\+\_\+done} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+iram\+\_\+ctrl} {\bfseries  }
\item 
{\bf addr} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1023} \textcolor{vhdlchar}{ }}} 
\item 
{\bf wdata} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf write} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf read} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+iram\+\_\+stat} {\bfseries  }
\item 
{\bf rdata} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf done} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf err} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf err\+\_\+code} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf out\+\_\+of\+\_\+mem} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf contested\+\_\+access} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+dgrb\+\_\+mmi} {\bfseries  }
\item 
{\bf cal\+\_\+codvw\+\_\+phase} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf cal\+\_\+codvw\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf codvw\+\_\+trk\+\_\+shift} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf codvw\+\_\+grt\+\_\+one\+\_\+dvw} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+command\+\_\+op} {\bfseries  }
\item 
{\bf current\+\_\+cs} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+ranks}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}} 
\item 
{\bf single\+\_\+bit} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf mtp\+\_\+almt} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+ctrl\+\_\+command} {\bfseries  }
\item 
{\bf command} {\bfseries {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+cmd\+\_\+id}} \textcolor{vhdlchar}{ }}} 
\item 
{\bf command\+\_\+op} {\bfseries {\bfseries {\bfseries {\bf t\+\_\+command\+\_\+op}} \textcolor{vhdlchar}{ }}} 
\item 
{\bf command\+\_\+req} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+ctrl\+\_\+stat} {\bfseries  }
\item 
{\bf command\+\_\+ack} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf command\+\_\+done} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf command\+\_\+result} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf command\+\_\+err} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+iram\+\_\+push} {\bfseries  }
\item 
{\bf iram\+\_\+done} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf iram\+\_\+write} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf iram\+\_\+wordnum} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{511} \textcolor{vhdlchar}{ }}} 
\item 
{\bf iram\+\_\+bitnum} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }}} 
\item 
{\bf iram\+\_\+pushdata} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+hl\+\_\+css\+\_\+reg} {\bfseries  }
\item 
{\bf phy\+\_\+initialise\+\_\+dis} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf init\+\_\+dram\+\_\+dis} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf write\+\_\+ihi\+\_\+dis} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf cal\+\_\+dis} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf write\+\_\+btp\+\_\+dis} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf write\+\_\+mtp\+\_\+dis} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf read\+\_\+mtp\+\_\+dis} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf rrp\+\_\+reset\+\_\+dis} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf rrp\+\_\+sweep\+\_\+dis} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf rrp\+\_\+seek\+\_\+dis} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf rdv\+\_\+dis} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf poa\+\_\+dis} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf was\+\_\+dis} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf adv\+\_\+rd\+\_\+lat\+\_\+dis} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf adv\+\_\+wr\+\_\+lat\+\_\+dis} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf prep\+\_\+customer\+\_\+mr\+\_\+setup\+\_\+dis} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf tracking\+\_\+dis} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen} {\bfseries  }
\item 
{\bf cal} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf phy\+\_\+initialise} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf init\+\_\+dram} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf write\+\_\+ihi} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf write\+\_\+btp} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf write\+\_\+mtp} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf read\+\_\+mtp} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf rrp\+\_\+reset} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf rrp\+\_\+sweep} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf rrp\+\_\+seek} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf rdv} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf poa} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf was} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf adv\+\_\+rd\+\_\+lat} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf adv\+\_\+wr\+\_\+lat} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf prep\+\_\+customer\+\_\+mr\+\_\+setup} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf tracking\+\_\+setup} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+ctrl\+\_\+mmi} {\bfseries  }
\item 
{\bf master\+\_\+state\+\_\+r} {\bfseries {\bfseries {\bfseries {\bf t\+\_\+master\+\_\+sm\+\_\+state}} \textcolor{vhdlchar}{ }}} 
\item 
{\bf ctrl\+\_\+calibration\+\_\+success} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf ctrl\+\_\+calibration\+\_\+fail} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf ctrl\+\_\+current\+\_\+stage\+\_\+done} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf ctrl\+\_\+current\+\_\+stage} {\bfseries {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+cmd\+\_\+id}} \textcolor{vhdlchar}{ }}} 
\item 
{\bf ctrl\+\_\+current\+\_\+active\+\_\+block} {\bfseries {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+active\+\_\+block}} \textcolor{vhdlchar}{ }}} 
\item 
{\bf ctrl\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen} {\bfseries {\bfseries {\bfseries {\bf t\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen}} \textcolor{vhdlchar}{ }}} 
\item 
{\bf ctrl\+\_\+err\+\_\+code} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+mmi\+\_\+ctrl} {\bfseries  }
\item 
{\bf hl\+\_\+css} {\bfseries {\bfseries {\bfseries {\bf t\+\_\+hl\+\_\+css\+\_\+reg}} \textcolor{vhdlchar}{ }}} 
\item 
{\bf calibration\+\_\+start} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf tracking\+\_\+period\+\_\+ms} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{255} \textcolor{vhdlchar}{ }}} 
\item 
{\bf tracking\+\_\+orvd\+\_\+to\+\_\+10ms} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+algm\+\_\+paramaterisation} {\bfseries  }
\item 
{\bf num\+\_\+phases\+\_\+per\+\_\+tck\+\_\+pll} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+pll\+\_\+steps}} \textcolor{vhdlchar}{ }}} 
\item 
{\bf nominal\+\_\+dqs\+\_\+delay} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }}} 
\item 
{\bf pll\+\_\+360\+\_\+sweeps} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }}} 
\item 
{\bf nominal\+\_\+poa\+\_\+phase\+\_\+lead} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }}} 
\item 
{\bf maximum\+\_\+poa\+\_\+delay} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }}} 
\item 
{\bf odt\+\_\+enabled} {\bfseries {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }}} 
\item 
{\bf extend\+\_\+octrt\+\_\+by} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }}} 
\item 
{\bf delay\+\_\+octrt\+\_\+by} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+mmi\+\_\+pll\+\_\+reconfig} {\bfseries  }
\item 
{\bf pll\+\_\+phs\+\_\+shft\+\_\+phase\+\_\+sel} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }}} 
\item 
{\bf pll\+\_\+phs\+\_\+shft\+\_\+up\+\_\+wc} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf pll\+\_\+phs\+\_\+shft\+\_\+dn\+\_\+wc} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+pll\+\_\+mmi} {\bfseries  }
\item 
{\bf pll\+\_\+busy} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf err} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+ctrl\+\_\+iram} {\bfseries  }
\item 
{\bf packing\+\_\+mode} {\bfseries {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+packing\+\_\+mode}} \textcolor{vhdlchar}{ }}} 
\item 
{\bf write\+\_\+mode} {\bfseries {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+write\+\_\+mode}} \textcolor{vhdlchar}{ }}} 
\item 
{\bf active\+\_\+block} {\bfseries {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+active\+\_\+block}} \textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+sc\+\_\+ctrl\+\_\+if} {\bfseries  }
\item 
{\bf dqs\+\_\+group\+\_\+sel} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf sc\+\_\+in\+\_\+group\+\_\+sel} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf wdata} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{45} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf op\+\_\+type} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+sc\+\_\+stat} {\bfseries  }
\item 
{\bf rdata} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{45} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf busy} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf error\+\_\+det} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf err\+\_\+code} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf sc\+\_\+cap} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+sc\+\_\+int\+\_\+ctrl} {\bfseries  }
\item 
{\bf group\+\_\+num} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+num\+\_\+dqs\+\_\+groups}} \textcolor{vhdlchar}{ }}} 
\item 
{\bf group\+\_\+type} {\bfseries {\bfseries {\bfseries {\bf t\+\_\+sc\+\_\+type}} \textcolor{vhdlchar}{ }}} 
\item 
{\bf pin\+\_\+num} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+num\+\_\+pins}} \textcolor{vhdlchar}{ }}} 
\item 
{\bf sc\+\_\+element} {\bfseries {\bfseries {\bfseries {\bf t\+\_\+element\+\_\+to\+\_\+reconfigure}} \textcolor{vhdlchar}{ }}} 
\item 
{\bf prog\+\_\+val} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bf ram\+\_\+set} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf sc\+\_\+update} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf t\+\_\+preset\+\_\+cal} {\bfseries  }
\item 
{\bf codvw\+\_\+phase} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+pll\+\_\+steps}} \textcolor{vhdlchar}{ }}} 
\item 
{\bf codvw\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+pll\+\_\+steps}} \textcolor{vhdlchar}{ }}} 
\item 
{\bf rlat} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} 
\item 
{\bf rdv\+\_\+lat} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} 
\item 
{\bf wlat} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} 
\item 
{\bf ac\+\_\+1t} {\bfseries {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }}} 
\item 
{\bf poa\+\_\+lat} {\bfseries {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 189} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Function Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!curr\+\_\+active\+\_\+block@{curr\+\_\+active\+\_\+block}}
\index{curr\+\_\+active\+\_\+block@{curr\+\_\+active\+\_\+block}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{curr\+\_\+active\+\_\+blockctrl\+\_\+cmd\+\_\+id,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+ctrl\+\_\+active\+\_\+block}} curr\+\_\+active\+\_\+block(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{ctrl\+\_\+cmd\+\_\+id}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }{\bfseries {\bf t\+\_\+ctrl\+\_\+cmd\+\_\+id}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a478e0b21af33ae986f10b1a7ef13c7fd}


Definition at line {\bf 311} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+admin\+\_\+ctrl}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_acaa6974d7468804d28a4ad1e9a6a6d4a}


Definition at line {\bf 220} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+admin\+\_\+stat}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a237ee8cbe4db720d28c31f2e82f67801}


Definition at line {\bf 231} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+iram\+\_\+ctrl}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ae1009df7e89a5bea50b904d7a4dd363b}


Definition at line {\bf 241} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+iram\+\_\+stat}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ab416601c0106eab2bcd1802a68e32911}


Definition at line {\bf 254} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+dgrb\+\_\+mmi}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a27136373afe10b7d57b8c44d18c25a8c}


Definition at line {\bf 264} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+command\+\_\+op}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_af9ce88f1146a998793b18faa4542f7e0}


Definition at line {\bf 322} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+ctrl\+\_\+command}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a8680cfd48981e30a5d1a22858ac315da}


Definition at line {\bf 331} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+ctrl\+\_\+stat}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_aa4467ef77530f07a93ae11846a96064a}


Definition at line {\bf 341} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+iram\+\_\+push}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_afd122eac6afd25209e5ca060bd228c05}


Definition at line {\bf 352} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+hl\+\_\+css\+\_\+reg}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a662104f0e62ec7f5feb18fb4543e7686}


Definition at line {\bf 404} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a924334e82587832be510cd35aba25242}


Definition at line {\bf 428} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+ctrl\+\_\+mmi}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ac1ab925aededf18a72c47d865de8aaa9}


Definition at line {\bf 442} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+mmi\+\_\+ctrl}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_af3cb79da38c4778a9e27a3991f9b3f31}


Definition at line {\bf 452} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+ctrl\+\_\+iram}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a294193501db404ac82177f5ddbd30189}


Definition at line {\bf 499} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+sc\+\_\+ctrl\+\_\+if}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a9c3a44e52320bb6253f100637d0fc123}


Definition at line {\bf 515} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+sc\+\_\+stat}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a0b3b1da5f65ea8b56fc74eb2ee7e7d53}


Definition at line {\bf 525} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+sc\+\_\+int\+\_\+ctrl}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ac23c1a9f519b7def8e7e2685042d4f19}


Definition at line {\bf 568} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!defaults@{defaults}}
\index{defaults@{defaults}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{defaults}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+preset\+\_\+cal}} defaults ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a27344becbb7fedd5240db969bdf14cd8}


Definition at line {\bf 602} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ret\+\_\+dgrb@{ret\+\_\+dgrb}}
\index{ret\+\_\+dgrb@{ret\+\_\+dgrb}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{ret\+\_\+dgrb}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+ctrl\+\_\+active\+\_\+block}} ret\+\_\+dgrb ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a7d6815a0603aba00cd1d3aa5f22bdfa5}


Definition at line {\bf 277} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ret\+\_\+proc@{ret\+\_\+proc}}
\index{ret\+\_\+proc@{ret\+\_\+proc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{ret\+\_\+proc}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+ctrl\+\_\+active\+\_\+block}} ret\+\_\+proc ( ) \hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a72464e03247ca05754e893a0dfb02655}


Definition at line {\bf 276} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!setup\+\_\+instant\+\_\+on@{setup\+\_\+instant\+\_\+on}}
\index{setup\+\_\+instant\+\_\+on@{setup\+\_\+instant\+\_\+on}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{setup\+\_\+instant\+\_\+onsim\+\_\+time\+\_\+red,family\+\_\+id,memory\+\_\+type,dwidth\+\_\+ratio,pll\+\_\+steps,mr0,mr1,mr2,}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries {\bf t\+\_\+preset\+\_\+cal}} setup\+\_\+instant\+\_\+on(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries \textcolor{vhdlchar}{sim\+\_\+time\+\_\+red}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{family\+\_\+id}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{memory\+\_\+type}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{dwidth\+\_\+ratio}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries \textcolor{vhdlchar}{pll\+\_\+steps}\textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries {\bfseries {\bf mr0}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries {\bfseries {\bf mr1}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}} , }
\item[{}]{{\bfseries {\bfseries {\bf mr2}} \textcolor{vhdlchar}{ }}\textcolor{stringliteral}{in} {\em {\bfseries \textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }}}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Function]}}\label{classddr2__phy__alt__mem__phy__record__pkg_aec119ba07f7f75c235c6a96772286830}


Definition at line {\bf 604} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ac\+\_\+1t@{ac\+\_\+1t}}
\index{ac\+\_\+1t@{ac\+\_\+1t}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{ac\+\_\+1t}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ac\+\_\+1t} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a86634c9dfef82f6fe9b99660f3018eb3}


Definition at line {\bf 581} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!active\+\_\+block@{active\+\_\+block}}
\index{active\+\_\+block@{active\+\_\+block}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{active\+\_\+block}]{\setlength{\rightskip}{0pt plus 5cm}{\bf active\+\_\+block} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+active\+\_\+block}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a36e182ac82af0c111cbc524195aee48f}


Definition at line {\bf 496} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!addr@{addr}}
\index{addr@{addr}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf addr} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1023} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_af98d7427cae5febc0bbf31d2a4a5db5a}


Definition at line {\bf 235} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!adv\+\_\+rd\+\_\+lat@{adv\+\_\+rd\+\_\+lat}}
\index{adv\+\_\+rd\+\_\+lat@{adv\+\_\+rd\+\_\+lat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{adv\+\_\+rd\+\_\+lat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf adv\+\_\+rd\+\_\+lat} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ab90c733886b7a50040706a6b3c888bb2}


Definition at line {\bf 422} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!adv\+\_\+rd\+\_\+lat\+\_\+dis@{adv\+\_\+rd\+\_\+lat\+\_\+dis}}
\index{adv\+\_\+rd\+\_\+lat\+\_\+dis@{adv\+\_\+rd\+\_\+lat\+\_\+dis}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{adv\+\_\+rd\+\_\+lat\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf adv\+\_\+rd\+\_\+lat\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_afd5823c185826450934c0b16e0f2ab66}


Definition at line {\bf 398} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!adv\+\_\+wr\+\_\+lat@{adv\+\_\+wr\+\_\+lat}}
\index{adv\+\_\+wr\+\_\+lat@{adv\+\_\+wr\+\_\+lat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{adv\+\_\+wr\+\_\+lat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf adv\+\_\+wr\+\_\+lat} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a860ee03cbb085a0c0c69830748654ab2}


Definition at line {\bf 423} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!adv\+\_\+wr\+\_\+lat\+\_\+dis@{adv\+\_\+wr\+\_\+lat\+\_\+dis}}
\index{adv\+\_\+wr\+\_\+lat\+\_\+dis@{adv\+\_\+wr\+\_\+lat\+\_\+dis}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{adv\+\_\+wr\+\_\+lat\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf adv\+\_\+wr\+\_\+lat\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_aef967486d6246b48aebfbe26497a2e38}


Definition at line {\bf 399} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!busy@{busy}}
\index{busy@{busy}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf busy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a6f2c6e06a4c8b2e9d3aee26a8feab9ef}


Definition at line {\bf 519} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!c\+\_\+ddr2\+\_\+default\+\_\+al@{c\+\_\+ddr2\+\_\+default\+\_\+al}}
\index{c\+\_\+ddr2\+\_\+default\+\_\+al@{c\+\_\+ddr2\+\_\+default\+\_\+al}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{c\+\_\+ddr2\+\_\+default\+\_\+al}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+ddr2\+\_\+default\+\_\+al} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a7a39f518f5b5acb2c7e7d8dbb8a53302}


Definition at line {\bf 591} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!c\+\_\+ddr2\+\_\+default\+\_\+cl@{c\+\_\+ddr2\+\_\+default\+\_\+cl}}
\index{c\+\_\+ddr2\+\_\+default\+\_\+cl@{c\+\_\+ddr2\+\_\+default\+\_\+cl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{c\+\_\+ddr2\+\_\+default\+\_\+cl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+ddr2\+\_\+default\+\_\+cl} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__record__pkg_af916585f46aa6ff3915fa08d43d95725}


Definition at line {\bf 587} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!c\+\_\+ddr2\+\_\+default\+\_\+cwl@{c\+\_\+ddr2\+\_\+default\+\_\+cwl}}
\index{c\+\_\+ddr2\+\_\+default\+\_\+cwl@{c\+\_\+ddr2\+\_\+default\+\_\+cwl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{c\+\_\+ddr2\+\_\+default\+\_\+cwl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+ddr2\+\_\+default\+\_\+cwl} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a966f0cea326c9fa79ae5fe9c7394f34b}


Definition at line {\bf 589} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!c\+\_\+ddr2\+\_\+default\+\_\+rl@{c\+\_\+ddr2\+\_\+default\+\_\+rl}}
\index{c\+\_\+ddr2\+\_\+default\+\_\+rl@{c\+\_\+ddr2\+\_\+default\+\_\+rl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{c\+\_\+ddr2\+\_\+default\+\_\+rl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+ddr2\+\_\+default\+\_\+rl} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ddr2\+\_\+default\+\_\+cl}} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ddr2\+\_\+default\+\_\+al}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a16f74c2b198efa7cf9106bc619dba216}


Definition at line {\bf 595} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!c\+\_\+ddr2\+\_\+default\+\_\+wl@{c\+\_\+ddr2\+\_\+default\+\_\+wl}}
\index{c\+\_\+ddr2\+\_\+default\+\_\+wl@{c\+\_\+ddr2\+\_\+default\+\_\+wl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{c\+\_\+ddr2\+\_\+default\+\_\+wl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+ddr2\+\_\+default\+\_\+wl} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ddr2\+\_\+default\+\_\+cwl}} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ddr2\+\_\+default\+\_\+al}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ae24ae072894d315095418dd66d6e5385}


Definition at line {\bf 599} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!c\+\_\+ddr3\+\_\+default\+\_\+al@{c\+\_\+ddr3\+\_\+default\+\_\+al}}
\index{c\+\_\+ddr3\+\_\+default\+\_\+al@{c\+\_\+ddr3\+\_\+default\+\_\+al}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{c\+\_\+ddr3\+\_\+default\+\_\+al}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+ddr3\+\_\+default\+\_\+al} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a7bde86145495b5ec37ed12497d0ebe85}


Definition at line {\bf 592} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!c\+\_\+ddr3\+\_\+default\+\_\+cl@{c\+\_\+ddr3\+\_\+default\+\_\+cl}}
\index{c\+\_\+ddr3\+\_\+default\+\_\+cl@{c\+\_\+ddr3\+\_\+default\+\_\+cl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{c\+\_\+ddr3\+\_\+default\+\_\+cl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+ddr3\+\_\+default\+\_\+cl} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a21a0259edebcc5238838f53e5ec2a653}


Definition at line {\bf 588} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!c\+\_\+ddr3\+\_\+default\+\_\+cwl@{c\+\_\+ddr3\+\_\+default\+\_\+cwl}}
\index{c\+\_\+ddr3\+\_\+default\+\_\+cwl@{c\+\_\+ddr3\+\_\+default\+\_\+cwl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{c\+\_\+ddr3\+\_\+default\+\_\+cwl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+ddr3\+\_\+default\+\_\+cwl} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a7ac3cb539b1c1fe194187ff20639113a}


Definition at line {\bf 590} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!c\+\_\+ddr3\+\_\+default\+\_\+rl@{c\+\_\+ddr3\+\_\+default\+\_\+rl}}
\index{c\+\_\+ddr3\+\_\+default\+\_\+rl@{c\+\_\+ddr3\+\_\+default\+\_\+rl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{c\+\_\+ddr3\+\_\+default\+\_\+rl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+ddr3\+\_\+default\+\_\+rl} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ddr3\+\_\+default\+\_\+cl}} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ddr3\+\_\+default\+\_\+al}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a03c51a93950a59d95f274f1a2989c407}


Definition at line {\bf 596} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!c\+\_\+ddr3\+\_\+default\+\_\+wl@{c\+\_\+ddr3\+\_\+default\+\_\+wl}}
\index{c\+\_\+ddr3\+\_\+default\+\_\+wl@{c\+\_\+ddr3\+\_\+default\+\_\+wl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{c\+\_\+ddr3\+\_\+default\+\_\+wl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+ddr3\+\_\+default\+\_\+wl} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ddr3\+\_\+default\+\_\+cwl}} \textcolor{vhdlchar}{+}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ddr3\+\_\+default\+\_\+al}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__record__pkg_afee27943f5bd597dae11ddd3a60ec0af}


Definition at line {\bf 600} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!c\+\_\+ddr\+\_\+default\+\_\+cl@{c\+\_\+ddr\+\_\+default\+\_\+cl}}
\index{c\+\_\+ddr\+\_\+default\+\_\+cl@{c\+\_\+ddr\+\_\+default\+\_\+cl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{c\+\_\+ddr\+\_\+default\+\_\+cl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+ddr\+\_\+default\+\_\+cl} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a86689cd53aece817b78d10a758dbc950}


Definition at line {\bf 586} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!c\+\_\+ddr\+\_\+default\+\_\+rl@{c\+\_\+ddr\+\_\+default\+\_\+rl}}
\index{c\+\_\+ddr\+\_\+default\+\_\+rl@{c\+\_\+ddr\+\_\+default\+\_\+rl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{c\+\_\+ddr\+\_\+default\+\_\+rl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+ddr\+\_\+default\+\_\+rl} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+ddr\+\_\+default\+\_\+cl}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a5d1301b0c9f0dcc27a08a2188604946e}


Definition at line {\bf 594} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!c\+\_\+ddr\+\_\+default\+\_\+wl@{c\+\_\+ddr\+\_\+default\+\_\+wl}}
\index{c\+\_\+ddr\+\_\+default\+\_\+wl@{c\+\_\+ddr\+\_\+default\+\_\+wl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{c\+\_\+ddr\+\_\+default\+\_\+wl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+ddr\+\_\+default\+\_\+wl} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a7fc06d03ebae161ea77dbc842e0282b3}


Definition at line {\bf 598} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!c\+\_\+max\+\_\+num\+\_\+dqs\+\_\+groups@{c\+\_\+max\+\_\+num\+\_\+dqs\+\_\+groups}}
\index{c\+\_\+max\+\_\+num\+\_\+dqs\+\_\+groups@{c\+\_\+max\+\_\+num\+\_\+dqs\+\_\+groups}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{c\+\_\+max\+\_\+num\+\_\+dqs\+\_\+groups}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+max\+\_\+num\+\_\+dqs\+\_\+groups} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a86bc361b0fd5b675ea95fb6a453c8f4c}


Definition at line {\bf 192} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!c\+\_\+max\+\_\+num\+\_\+pins@{c\+\_\+max\+\_\+num\+\_\+pins}}
\index{c\+\_\+max\+\_\+num\+\_\+pins@{c\+\_\+max\+\_\+num\+\_\+pins}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{c\+\_\+max\+\_\+num\+\_\+pins}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+max\+\_\+num\+\_\+pins} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a1952a9217618d65a4a59accc3b121fc2}


Definition at line {\bf 193} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!c\+\_\+max\+\_\+pll\+\_\+steps@{c\+\_\+max\+\_\+pll\+\_\+steps}}
\index{c\+\_\+max\+\_\+pll\+\_\+steps@{c\+\_\+max\+\_\+pll\+\_\+steps}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{c\+\_\+max\+\_\+pll\+\_\+steps}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+max\+\_\+pll\+\_\+steps} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{80} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a2e757d1e75d71dc8cccb53f6830d5acf}


Definition at line {\bf 195} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!c\+\_\+max\+\_\+ranks@{c\+\_\+max\+\_\+ranks}}
\index{c\+\_\+max\+\_\+ranks@{c\+\_\+max\+\_\+ranks}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{c\+\_\+max\+\_\+ranks}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c\+\_\+max\+\_\+ranks} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a4d1af56ebabe8419a6ffc2af62b2f3ba}


Definition at line {\bf 194} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!cal@{cal}}
\index{cal@{cal}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{cal}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cal} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_aee8fe1a97f81de16f314bbb3ac0d9800}


Definition at line {\bf 409} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!cal\+\_\+codvw\+\_\+phase@{cal\+\_\+codvw\+\_\+phase}}
\index{cal\+\_\+codvw\+\_\+phase@{cal\+\_\+codvw\+\_\+phase}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{cal\+\_\+codvw\+\_\+phase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cal\+\_\+codvw\+\_\+phase} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ab2df445095cd066730f7c3d22e0b3a30}


Definition at line {\bf 258} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!cal\+\_\+codvw\+\_\+size@{cal\+\_\+codvw\+\_\+size}}
\index{cal\+\_\+codvw\+\_\+size@{cal\+\_\+codvw\+\_\+size}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{cal\+\_\+codvw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cal\+\_\+codvw\+\_\+size} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_afa6ffd6571ce4391077adf571f06cb72}


Definition at line {\bf 259} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!cal\+\_\+dis@{cal\+\_\+dis}}
\index{cal\+\_\+dis@{cal\+\_\+dis}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{cal\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cal\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ac1342a16cc13a5eeeca1195acc318afd}


Definition at line {\bf 388} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!calibration\+\_\+start@{calibration\+\_\+start}}
\index{calibration\+\_\+start@{calibration\+\_\+start}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{calibration\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf calibration\+\_\+start} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a4c902f193a8ad38ba62cf98f09d053dc}


Definition at line {\bf 447} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!codvw\+\_\+grt\+\_\+one\+\_\+dvw@{codvw\+\_\+grt\+\_\+one\+\_\+dvw}}
\index{codvw\+\_\+grt\+\_\+one\+\_\+dvw@{codvw\+\_\+grt\+\_\+one\+\_\+dvw}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{codvw\+\_\+grt\+\_\+one\+\_\+dvw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf codvw\+\_\+grt\+\_\+one\+\_\+dvw} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a3fe98c8365cb7129865dbb7c331e0af5}


Definition at line {\bf 261} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!codvw\+\_\+phase@{codvw\+\_\+phase}}
\index{codvw\+\_\+phase@{codvw\+\_\+phase}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{codvw\+\_\+phase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf codvw\+\_\+phase} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+pll\+\_\+steps}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a1a87979708503e0a154225d56309d657}


Definition at line {\bf 576} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!codvw\+\_\+size@{codvw\+\_\+size}}
\index{codvw\+\_\+size@{codvw\+\_\+size}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{codvw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf codvw\+\_\+size} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+pll\+\_\+steps}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ab00ff14c8dc52df2e86aa2cf0793970b}


Definition at line {\bf 577} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!codvw\+\_\+trk\+\_\+shift@{codvw\+\_\+trk\+\_\+shift}}
\index{codvw\+\_\+trk\+\_\+shift@{codvw\+\_\+trk\+\_\+shift}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{codvw\+\_\+trk\+\_\+shift}]{\setlength{\rightskip}{0pt plus 5cm}{\bf codvw\+\_\+trk\+\_\+shift} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a5367f9aaca258e00a3e36625a0dd0f26}


Definition at line {\bf 260} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!command@{command}}
\index{command@{command}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{command}]{\setlength{\rightskip}{0pt plus 5cm}{\bf command} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+cmd\+\_\+id}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_acea8f46925abaaea7935802af5f13d38}


Definition at line {\bf 326} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!command\+\_\+ack@{command\+\_\+ack}}
\index{command\+\_\+ack@{command\+\_\+ack}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{command\+\_\+ack}]{\setlength{\rightskip}{0pt plus 5cm}{\bf command\+\_\+ack} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a1ae105ce38b1232c86f8fd189e6cc777}


Definition at line {\bf 335} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!command\+\_\+done@{command\+\_\+done}}
\index{command\+\_\+done@{command\+\_\+done}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{command\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf command\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_acf9c157ece6e0f109f69cb00d3dcabaa}


Definition at line {\bf 336} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!command\+\_\+err@{command\+\_\+err}}
\index{command\+\_\+err@{command\+\_\+err}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{command\+\_\+err}]{\setlength{\rightskip}{0pt plus 5cm}{\bf command\+\_\+err} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ad7b250a438d02b48b0e89ffd1760d9f8}


Definition at line {\bf 338} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!command\+\_\+op@{command\+\_\+op}}
\index{command\+\_\+op@{command\+\_\+op}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{command\+\_\+op}]{\setlength{\rightskip}{0pt plus 5cm}{\bf command\+\_\+op} {\bfseries {\bfseries {\bf t\+\_\+command\+\_\+op}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a6d28a70f4fe29939d3413a04db7ed39d}


Definition at line {\bf 327} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!command\+\_\+req@{command\+\_\+req}}
\index{command\+\_\+req@{command\+\_\+req}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{command\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf command\+\_\+req} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a3c8e4a6b087d89a968dfce825c9872cf}


Definition at line {\bf 328} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!command\+\_\+result@{command\+\_\+result}}
\index{command\+\_\+result@{command\+\_\+result}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{command\+\_\+result}]{\setlength{\rightskip}{0pt plus 5cm}{\bf command\+\_\+result} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a0951eea9fcd07248ae7f4adb3e805a4c}


Definition at line {\bf 337} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!contested\+\_\+access@{contested\+\_\+access}}
\index{contested\+\_\+access@{contested\+\_\+access}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{contested\+\_\+access}]{\setlength{\rightskip}{0pt plus 5cm}{\bf contested\+\_\+access} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a541e0885523f7f71e1e75bdc7e872513}


Definition at line {\bf 251} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ctrl\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen@{ctrl\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen}}
\index{ctrl\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen@{ctrl\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{ctrl\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen} {\bfseries {\bfseries {\bf t\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a515bb13ce770d500e86b229daff8f5a2}


Definition at line {\bf 438} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ctrl\+\_\+calibration\+\_\+fail@{ctrl\+\_\+calibration\+\_\+fail}}
\index{ctrl\+\_\+calibration\+\_\+fail@{ctrl\+\_\+calibration\+\_\+fail}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{ctrl\+\_\+calibration\+\_\+fail}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+calibration\+\_\+fail} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_aae97e86a6ece7c4b9d46d51a5a540197}


Definition at line {\bf 434} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ctrl\+\_\+calibration\+\_\+success@{ctrl\+\_\+calibration\+\_\+success}}
\index{ctrl\+\_\+calibration\+\_\+success@{ctrl\+\_\+calibration\+\_\+success}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{ctrl\+\_\+calibration\+\_\+success}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+calibration\+\_\+success} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_aa49959699c589b54e1af1867207d465e}


Definition at line {\bf 433} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ctrl\+\_\+current\+\_\+active\+\_\+block@{ctrl\+\_\+current\+\_\+active\+\_\+block}}
\index{ctrl\+\_\+current\+\_\+active\+\_\+block@{ctrl\+\_\+current\+\_\+active\+\_\+block}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{ctrl\+\_\+current\+\_\+active\+\_\+block}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+current\+\_\+active\+\_\+block} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+active\+\_\+block}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a3ad6ccfee90aceac48cfe2f4338dd8c2}


Definition at line {\bf 437} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ctrl\+\_\+current\+\_\+stage@{ctrl\+\_\+current\+\_\+stage}}
\index{ctrl\+\_\+current\+\_\+stage@{ctrl\+\_\+current\+\_\+stage}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{ctrl\+\_\+current\+\_\+stage}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+current\+\_\+stage} {\bfseries {\bfseries {\bf t\+\_\+ctrl\+\_\+cmd\+\_\+id}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a6974eab00d07ccd7e5b7e2a9582f3739}


Definition at line {\bf 436} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ctrl\+\_\+current\+\_\+stage\+\_\+done@{ctrl\+\_\+current\+\_\+stage\+\_\+done}}
\index{ctrl\+\_\+current\+\_\+stage\+\_\+done@{ctrl\+\_\+current\+\_\+stage\+\_\+done}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{ctrl\+\_\+current\+\_\+stage\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+current\+\_\+stage\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a5915694d4223f2274b1d9d9af58f7ebd}


Definition at line {\bf 435} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ctrl\+\_\+err\+\_\+code@{ctrl\+\_\+err\+\_\+code}}
\index{ctrl\+\_\+err\+\_\+code@{ctrl\+\_\+err\+\_\+code}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{ctrl\+\_\+err\+\_\+code}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctrl\+\_\+err\+\_\+code} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a7cbfd83b8aef93e645448813e4eae318}


Definition at line {\bf 439} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!current\+\_\+cs@{current\+\_\+cs}}
\index{current\+\_\+cs@{current\+\_\+cs}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{current\+\_\+cs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+cs} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+ranks}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_aaa0ed69e63af76b40b3d5fe2343a0c03}


Definition at line {\bf 317} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!delay\+\_\+octrt\+\_\+by@{delay\+\_\+octrt\+\_\+by}}
\index{delay\+\_\+octrt\+\_\+by@{delay\+\_\+octrt\+\_\+by}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{delay\+\_\+octrt\+\_\+by}]{\setlength{\rightskip}{0pt plus 5cm}{\bf delay\+\_\+octrt\+\_\+by} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_aab68f4e26dd41ebd7a4a367e26a2f265}


Definition at line {\bf 463} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!done@{done}}
\index{done@{done}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a24d12d16b0c59e1257a278e435ba67ef}


Definition at line {\bf 246} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!dqs\+\_\+group\+\_\+sel@{dqs\+\_\+group\+\_\+sel}}
\index{dqs\+\_\+group\+\_\+sel@{dqs\+\_\+group\+\_\+sel}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{dqs\+\_\+group\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dqs\+\_\+group\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a9b5c5ad165d3028d6a7934339f844740}


Definition at line {\bf 509} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!err@{err}}
\index{err@{err}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{err}]{\setlength{\rightskip}{0pt plus 5cm}{\bf err} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_aa268b8ef92791914a2e87689dcb358d1}


Definition at line {\bf 247} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!err@{err}}
\index{err@{err}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{err}]{\setlength{\rightskip}{0pt plus 5cm}{\bf err} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_abdff98f0802a6d754e84a1b787042d11}


Definition at line {\bf 476} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!err\+\_\+code@{err\+\_\+code}}
\index{err\+\_\+code@{err\+\_\+code}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{err\+\_\+code}]{\setlength{\rightskip}{0pt plus 5cm}{\bf err\+\_\+code} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a87a0ce29c49e10fbf124ed109ac24ef3}


Definition at line {\bf 248} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!err\+\_\+code@{err\+\_\+code}}
\index{err\+\_\+code@{err\+\_\+code}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{err\+\_\+code}]{\setlength{\rightskip}{0pt plus 5cm}{\bf err\+\_\+code} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a89147d562e118fa47dc0e25d98c5c0cb}


Definition at line {\bf 521} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!error\+\_\+det@{error\+\_\+det}}
\index{error\+\_\+det@{error\+\_\+det}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{error\+\_\+det}]{\setlength{\rightskip}{0pt plus 5cm}{\bf error\+\_\+det} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a85b0e2b68a6b0abbdf727624b1b42050}


Definition at line {\bf 520} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!extend\+\_\+octrt\+\_\+by@{extend\+\_\+octrt\+\_\+by}}
\index{extend\+\_\+octrt\+\_\+by@{extend\+\_\+octrt\+\_\+by}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{extend\+\_\+octrt\+\_\+by}]{\setlength{\rightskip}{0pt plus 5cm}{\bf extend\+\_\+octrt\+\_\+by} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a2513be471c75083eab1f0095e958d478}


Definition at line {\bf 462} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!group\+\_\+num@{group\+\_\+num}}
\index{group\+\_\+num@{group\+\_\+num}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{group\+\_\+num}]{\setlength{\rightskip}{0pt plus 5cm}{\bf group\+\_\+num} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+num\+\_\+dqs\+\_\+groups}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a9fbc3b92007e9f64121f9468ac43d964}


Definition at line {\bf 559} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!group\+\_\+type@{group\+\_\+type}}
\index{group\+\_\+type@{group\+\_\+type}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{group\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf group\+\_\+type} {\bfseries {\bfseries {\bf t\+\_\+sc\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a89b2006b0347d0c4d9c6b80c1326fdf6}


Definition at line {\bf 560} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!hl\+\_\+css@{hl\+\_\+css}}
\index{hl\+\_\+css@{hl\+\_\+css}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{hl\+\_\+css}]{\setlength{\rightskip}{0pt plus 5cm}{\bf hl\+\_\+css} {\bfseries {\bfseries {\bf t\+\_\+hl\+\_\+css\+\_\+reg}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_af34b59759a5c982e29bf64a04536d685}


Definition at line {\bf 446} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ieee@{ieee}}
\index{ieee@{ieee}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 184} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!init\+\_\+done@{init\+\_\+done}}
\index{init\+\_\+done@{init\+\_\+done}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{init\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf init\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a340508f1f18b73bef29fc03826a58135}


Definition at line {\bf 228} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!init\+\_\+dram@{init\+\_\+dram}}
\index{init\+\_\+dram@{init\+\_\+dram}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{init\+\_\+dram}]{\setlength{\rightskip}{0pt plus 5cm}{\bf init\+\_\+dram} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_afb6ac180ddf5727ecec2acb327aac823}


Definition at line {\bf 411} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!init\+\_\+dram\+\_\+dis@{init\+\_\+dram\+\_\+dis}}
\index{init\+\_\+dram\+\_\+dis@{init\+\_\+dram\+\_\+dis}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{init\+\_\+dram\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf init\+\_\+dram\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_abdca5d4dcd2a9a87c4882edd5e1db00b}


Definition at line {\bf 386} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!iram\+\_\+bitnum@{iram\+\_\+bitnum}}
\index{iram\+\_\+bitnum@{iram\+\_\+bitnum}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{iram\+\_\+bitnum}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+bitnum} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_af28d0afc2ec9112936f2956e5edcc521}


Definition at line {\bf 348} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!iram\+\_\+done@{iram\+\_\+done}}
\index{iram\+\_\+done@{iram\+\_\+done}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{iram\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_aa24f2f30555067822f65abb7a6e7adc9}


Definition at line {\bf 345} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!iram\+\_\+pushdata@{iram\+\_\+pushdata}}
\index{iram\+\_\+pushdata@{iram\+\_\+pushdata}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{iram\+\_\+pushdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+pushdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a0c1b5078333652f9c71f4ec8fbc6c7b8}


Definition at line {\bf 349} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!iram\+\_\+wordnum@{iram\+\_\+wordnum}}
\index{iram\+\_\+wordnum@{iram\+\_\+wordnum}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{iram\+\_\+wordnum}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+wordnum} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{511} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a45bfab7441dac7a0c6514f31c00486c8}


Definition at line {\bf 347} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!iram\+\_\+write@{iram\+\_\+write}}
\index{iram\+\_\+write@{iram\+\_\+write}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{iram\+\_\+write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iram\+\_\+write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a1e15fb77f0ceb2568e1acbfe5bde7d82}


Definition at line {\bf 346} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!master\+\_\+state\+\_\+r@{master\+\_\+state\+\_\+r}}
\index{master\+\_\+state\+\_\+r@{master\+\_\+state\+\_\+r}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{master\+\_\+state\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf master\+\_\+state\+\_\+r} {\bfseries {\bfseries {\bf t\+\_\+master\+\_\+sm\+\_\+state}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_aa8104b3bd5b74f266bc749431fcb2707}


Definition at line {\bf 432} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!maximum\+\_\+poa\+\_\+delay@{maximum\+\_\+poa\+\_\+delay}}
\index{maximum\+\_\+poa\+\_\+delay@{maximum\+\_\+poa\+\_\+delay}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{maximum\+\_\+poa\+\_\+delay}]{\setlength{\rightskip}{0pt plus 5cm}{\bf maximum\+\_\+poa\+\_\+delay} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ae1829f9b8341d5b5847e80f729ce5c77}


Definition at line {\bf 460} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!mr0@{mr0}}
\index{mr0@{mr0}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{mr0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mr0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a4a13b9116caaebf10e9359095cf8b49c}


Definition at line {\bf 214} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!mr1@{mr1}}
\index{mr1@{mr1}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{mr1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mr1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a69cc80f8ea854c0a277bfadaef25d16f}


Definition at line {\bf 215} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!mr2@{mr2}}
\index{mr2@{mr2}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{mr2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mr2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a0dd9ed78c9a6e0fe58c9d031113005c6}


Definition at line {\bf 216} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!mr3@{mr3}}
\index{mr3@{mr3}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{mr3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mr3} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_aa10b0f3e5b9ded4adb15a6f705fa0f97}


Definition at line {\bf 217} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!mtp\+\_\+almt@{mtp\+\_\+almt}}
\index{mtp\+\_\+almt@{mtp\+\_\+almt}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{mtp\+\_\+almt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mtp\+\_\+almt} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a401dc99041b6cfbc617d18025527b1f4}


Definition at line {\bf 319} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!nominal\+\_\+dqs\+\_\+delay@{nominal\+\_\+dqs\+\_\+delay}}
\index{nominal\+\_\+dqs\+\_\+delay@{nominal\+\_\+dqs\+\_\+delay}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{nominal\+\_\+dqs\+\_\+delay}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nominal\+\_\+dqs\+\_\+delay} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ac39c6eeaf4532d5e53faee621be98534}


Definition at line {\bf 457} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!nominal\+\_\+poa\+\_\+phase\+\_\+lead@{nominal\+\_\+poa\+\_\+phase\+\_\+lead}}
\index{nominal\+\_\+poa\+\_\+phase\+\_\+lead@{nominal\+\_\+poa\+\_\+phase\+\_\+lead}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{nominal\+\_\+poa\+\_\+phase\+\_\+lead}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nominal\+\_\+poa\+\_\+phase\+\_\+lead} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a777a7cb8a12fdbd7548c2e9130914426}


Definition at line {\bf 459} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!num\+\_\+phases\+\_\+per\+\_\+tck\+\_\+pll@{num\+\_\+phases\+\_\+per\+\_\+tck\+\_\+pll}}
\index{num\+\_\+phases\+\_\+per\+\_\+tck\+\_\+pll@{num\+\_\+phases\+\_\+per\+\_\+tck\+\_\+pll}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{num\+\_\+phases\+\_\+per\+\_\+tck\+\_\+pll}]{\setlength{\rightskip}{0pt plus 5cm}{\bf num\+\_\+phases\+\_\+per\+\_\+tck\+\_\+pll} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+pll\+\_\+steps}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ae1a0d4c118bf60a5e5b62a2e120e3376}


Definition at line {\bf 456} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 186} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!odt\+\_\+enabled@{odt\+\_\+enabled}}
\index{odt\+\_\+enabled@{odt\+\_\+enabled}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{odt\+\_\+enabled}]{\setlength{\rightskip}{0pt plus 5cm}{\bf odt\+\_\+enabled} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_acfdbce81c29c798fecd4eda427679e5b}


Definition at line {\bf 461} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!op\+\_\+type@{op\+\_\+type}}
\index{op\+\_\+type@{op\+\_\+type}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{op\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf op\+\_\+type} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a24ec25bb1eae2611c609bbbcee2a1b44}


Definition at line {\bf 512} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!out\+\_\+of\+\_\+mem@{out\+\_\+of\+\_\+mem}}
\index{out\+\_\+of\+\_\+mem@{out\+\_\+of\+\_\+mem}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{out\+\_\+of\+\_\+mem}]{\setlength{\rightskip}{0pt plus 5cm}{\bf out\+\_\+of\+\_\+mem} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a829442d5885d6c79c95369bb4939277c}


Definition at line {\bf 250} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!packing\+\_\+mode@{packing\+\_\+mode}}
\index{packing\+\_\+mode@{packing\+\_\+mode}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{packing\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf packing\+\_\+mode} {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+packing\+\_\+mode}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a2427d00ea5f740738114588ee04c3e37}


Definition at line {\bf 494} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!phy\+\_\+initialise@{phy\+\_\+initialise}}
\index{phy\+\_\+initialise@{phy\+\_\+initialise}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{phy\+\_\+initialise}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phy\+\_\+initialise} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a1474b7ddc28f24470fabde75fc05b44a}


Definition at line {\bf 410} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!phy\+\_\+initialise\+\_\+dis@{phy\+\_\+initialise\+\_\+dis}}
\index{phy\+\_\+initialise\+\_\+dis@{phy\+\_\+initialise\+\_\+dis}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{phy\+\_\+initialise\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phy\+\_\+initialise\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a04108a7c1cb3807a2bc05a63d84107a2}


Definition at line {\bf 385} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!pin\+\_\+num@{pin\+\_\+num}}
\index{pin\+\_\+num@{pin\+\_\+num}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{pin\+\_\+num}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pin\+\_\+num} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf c\+\_\+max\+\_\+num\+\_\+pins}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ac3a6a99b55033d9e4f9b5c94298f3596}


Definition at line {\bf 561} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!pll\+\_\+360\+\_\+sweeps@{pll\+\_\+360\+\_\+sweeps}}
\index{pll\+\_\+360\+\_\+sweeps@{pll\+\_\+360\+\_\+sweeps}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{pll\+\_\+360\+\_\+sweeps}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+360\+\_\+sweeps} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a63991bcf64194761d91ce3d8cad47ebb}


Definition at line {\bf 458} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!pll\+\_\+busy@{pll\+\_\+busy}}
\index{pll\+\_\+busy@{pll\+\_\+busy}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{pll\+\_\+busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+busy} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a8e2a50fd77863f5c053a53131987fcee}


Definition at line {\bf 475} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!pll\+\_\+phs\+\_\+shft\+\_\+dn\+\_\+wc@{pll\+\_\+phs\+\_\+shft\+\_\+dn\+\_\+wc}}
\index{pll\+\_\+phs\+\_\+shft\+\_\+dn\+\_\+wc@{pll\+\_\+phs\+\_\+shft\+\_\+dn\+\_\+wc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{pll\+\_\+phs\+\_\+shft\+\_\+dn\+\_\+wc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+phs\+\_\+shft\+\_\+dn\+\_\+wc} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a4badf81bc62769d74b542dd6bf859a22}


Definition at line {\bf 471} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!pll\+\_\+phs\+\_\+shft\+\_\+phase\+\_\+sel@{pll\+\_\+phs\+\_\+shft\+\_\+phase\+\_\+sel}}
\index{pll\+\_\+phs\+\_\+shft\+\_\+phase\+\_\+sel@{pll\+\_\+phs\+\_\+shft\+\_\+phase\+\_\+sel}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{pll\+\_\+phs\+\_\+shft\+\_\+phase\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+phs\+\_\+shft\+\_\+phase\+\_\+sel} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a2b1f6c4b9e45f3c537bd8d57e47f773d}


Definition at line {\bf 469} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!pll\+\_\+phs\+\_\+shft\+\_\+up\+\_\+wc@{pll\+\_\+phs\+\_\+shft\+\_\+up\+\_\+wc}}
\index{pll\+\_\+phs\+\_\+shft\+\_\+up\+\_\+wc@{pll\+\_\+phs\+\_\+shft\+\_\+up\+\_\+wc}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{pll\+\_\+phs\+\_\+shft\+\_\+up\+\_\+wc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+phs\+\_\+shft\+\_\+up\+\_\+wc} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a09df0486bfdfcb9e8cceaf2ef5806091}


Definition at line {\bf 470} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!poa@{poa}}
\index{poa@{poa}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{poa}]{\setlength{\rightskip}{0pt plus 5cm}{\bf poa} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ae080ad24f285d8022f90a3aa532d2298}


Definition at line {\bf 420} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!poa\+\_\+dis@{poa\+\_\+dis}}
\index{poa\+\_\+dis@{poa\+\_\+dis}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{poa\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf poa\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a928c4e4ea198c4b9f49a83544982d6d4}


Definition at line {\bf 396} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!poa\+\_\+lat@{poa\+\_\+lat}}
\index{poa\+\_\+lat@{poa\+\_\+lat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{poa\+\_\+lat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf poa\+\_\+lat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a2265a96a236592af2b92d7d169cfdca7}


Definition at line {\bf 582} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!prep\+\_\+customer\+\_\+mr\+\_\+setup@{prep\+\_\+customer\+\_\+mr\+\_\+setup}}
\index{prep\+\_\+customer\+\_\+mr\+\_\+setup@{prep\+\_\+customer\+\_\+mr\+\_\+setup}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{prep\+\_\+customer\+\_\+mr\+\_\+setup}]{\setlength{\rightskip}{0pt plus 5cm}{\bf prep\+\_\+customer\+\_\+mr\+\_\+setup} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a0b016838d64234c5e29bc108f83580b8}


Definition at line {\bf 424} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!prep\+\_\+customer\+\_\+mr\+\_\+setup\+\_\+dis@{prep\+\_\+customer\+\_\+mr\+\_\+setup\+\_\+dis}}
\index{prep\+\_\+customer\+\_\+mr\+\_\+setup\+\_\+dis@{prep\+\_\+customer\+\_\+mr\+\_\+setup\+\_\+dis}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{prep\+\_\+customer\+\_\+mr\+\_\+setup\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf prep\+\_\+customer\+\_\+mr\+\_\+setup\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a8f7f81cb08350f2c178b4f82ed632d84}


Definition at line {\bf 400} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!prog\+\_\+val@{prog\+\_\+val}}
\index{prog\+\_\+val@{prog\+\_\+val}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{prog\+\_\+val}]{\setlength{\rightskip}{0pt plus 5cm}{\bf prog\+\_\+val} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a2d9cade4df51d22a777fa3d1242c1cdb}


Definition at line {\bf 563} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!ram\+\_\+set@{ram\+\_\+set}}
\index{ram\+\_\+set@{ram\+\_\+set}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{ram\+\_\+set}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ram\+\_\+set} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_aba761d53764acca1099fc2b6062fa60b}


Definition at line {\bf 564} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!rdata@{rdata}}
\index{rdata@{rdata}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{rdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_acd6d95d1b2642f17d5ac71c26afbbb64}


Definition at line {\bf 245} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!rdata@{rdata}}
\index{rdata@{rdata}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{rdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{45} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ae85401d6e36be917b8d300ea379fe53a}


Definition at line {\bf 518} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!rdv@{rdv}}
\index{rdv@{rdv}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{rdv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdv} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a62424e53fc1245c41447fb277841fa01}


Definition at line {\bf 419} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!rdv\+\_\+dis@{rdv\+\_\+dis}}
\index{rdv\+\_\+dis@{rdv\+\_\+dis}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{rdv\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdv\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a2161dc0622e5324ee1d2fcf891a3c150}


Definition at line {\bf 395} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!rdv\+\_\+lat@{rdv\+\_\+lat}}
\index{rdv\+\_\+lat@{rdv\+\_\+lat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{rdv\+\_\+lat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdv\+\_\+lat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ac9f932b557648f10a8ba87a3c1cb70af}


Definition at line {\bf 579} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!read@{read}}
\index{read@{read}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{read}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a3f5c69d3df119689f40366c79a7e5406}


Definition at line {\bf 238} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!read\+\_\+mtp@{read\+\_\+mtp}}
\index{read\+\_\+mtp@{read\+\_\+mtp}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{read\+\_\+mtp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+mtp} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a9788a20b1980eedd24f756046ce78c83}


Definition at line {\bf 415} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!read\+\_\+mtp\+\_\+dis@{read\+\_\+mtp\+\_\+dis}}
\index{read\+\_\+mtp\+\_\+dis@{read\+\_\+mtp\+\_\+dis}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{read\+\_\+mtp\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+mtp\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ab4431d7675c59eb28a23858edde6c8c6}


Definition at line {\bf 391} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!record\+\_\+report\+\_\+prefix@{record\+\_\+report\+\_\+prefix}}
\index{record\+\_\+report\+\_\+prefix@{record\+\_\+report\+\_\+prefix}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{record\+\_\+report\+\_\+prefix}]{\setlength{\rightskip}{0pt plus 5cm}{\bf record\+\_\+report\+\_\+prefix} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg \+:  \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a5a97ac27bd009ec2455bc52d4e2f0a25}


Definition at line {\bf 199} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!rlat@{rlat}}
\index{rlat@{rlat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{rlat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rlat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_aae0666af463ad46947aacf938b681c49}


Definition at line {\bf 578} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!rrp\+\_\+reset@{rrp\+\_\+reset}}
\index{rrp\+\_\+reset@{rrp\+\_\+reset}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{rrp\+\_\+reset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rrp\+\_\+reset} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a7602b0b209841491c49e99837c62874c}


Definition at line {\bf 416} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!rrp\+\_\+reset\+\_\+dis@{rrp\+\_\+reset\+\_\+dis}}
\index{rrp\+\_\+reset\+\_\+dis@{rrp\+\_\+reset\+\_\+dis}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{rrp\+\_\+reset\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rrp\+\_\+reset\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a077404f9dd36895196caa1eda6807da7}


Definition at line {\bf 392} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!rrp\+\_\+seek@{rrp\+\_\+seek}}
\index{rrp\+\_\+seek@{rrp\+\_\+seek}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{rrp\+\_\+seek}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rrp\+\_\+seek} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a4f9cc561e11e9ade2b49a2ba7d754a04}


Definition at line {\bf 418} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!rrp\+\_\+seek\+\_\+dis@{rrp\+\_\+seek\+\_\+dis}}
\index{rrp\+\_\+seek\+\_\+dis@{rrp\+\_\+seek\+\_\+dis}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{rrp\+\_\+seek\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rrp\+\_\+seek\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a1ffb5db64010868ea85d1dd012c1edcb}


Definition at line {\bf 394} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!rrp\+\_\+sweep@{rrp\+\_\+sweep}}
\index{rrp\+\_\+sweep@{rrp\+\_\+sweep}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{rrp\+\_\+sweep}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rrp\+\_\+sweep} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_acfa4f92dd5cb6ed54770d4b4d0cb371d}


Definition at line {\bf 417} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!rrp\+\_\+sweep\+\_\+dis@{rrp\+\_\+sweep\+\_\+dis}}
\index{rrp\+\_\+sweep\+\_\+dis@{rrp\+\_\+sweep\+\_\+dis}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{rrp\+\_\+sweep\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rrp\+\_\+sweep\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a31d420393f6601fcedd58b883c14e5ae}


Definition at line {\bf 393} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!sc\+\_\+cap@{sc\+\_\+cap}}
\index{sc\+\_\+cap@{sc\+\_\+cap}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{sc\+\_\+cap}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sc\+\_\+cap} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a1dd0dae1b9114029dd0ebd22bff6e031}


Definition at line {\bf 522} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!sc\+\_\+element@{sc\+\_\+element}}
\index{sc\+\_\+element@{sc\+\_\+element}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{sc\+\_\+element}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sc\+\_\+element} {\bfseries {\bfseries {\bf t\+\_\+element\+\_\+to\+\_\+reconfigure}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a93205529779ea5171e9243607eab8510}


Definition at line {\bf 562} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!sc\+\_\+in\+\_\+group\+\_\+sel@{sc\+\_\+in\+\_\+group\+\_\+sel}}
\index{sc\+\_\+in\+\_\+group\+\_\+sel@{sc\+\_\+in\+\_\+group\+\_\+sel}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{sc\+\_\+in\+\_\+group\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sc\+\_\+in\+\_\+group\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ada27c41c932b196d59690b6a321e4892}


Definition at line {\bf 510} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!sc\+\_\+update@{sc\+\_\+update}}
\index{sc\+\_\+update@{sc\+\_\+update}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{sc\+\_\+update}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sc\+\_\+update} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a93dcd8f3e6bed7f35f2759c95c875dd8}


Definition at line {\bf 565} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!single\+\_\+bit@{single\+\_\+bit}}
\index{single\+\_\+bit@{single\+\_\+bit}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{single\+\_\+bit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf single\+\_\+bit} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ab926335ebb1c8180bd75c644d13cce59}


Definition at line {\bf 318} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__phy__alt__mem__phy__record__pkg_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 185} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+admin\+\_\+ctrl@{t\+\_\+admin\+\_\+ctrl}}
\index{t\+\_\+admin\+\_\+ctrl@{t\+\_\+admin\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+admin\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+admin\+\_\+ctrl} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a9d75e6381ed008970e0467509e4996dc}


Definition at line {\bf 213} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+admin\+\_\+stat@{t\+\_\+admin\+\_\+stat}}
\index{t\+\_\+admin\+\_\+stat@{t\+\_\+admin\+\_\+stat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+admin\+\_\+stat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+admin\+\_\+stat} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a514a452837650a4c6d74770c76ed9426}


Definition at line {\bf 223} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+algm\+\_\+paramaterisation@{t\+\_\+algm\+\_\+paramaterisation}}
\index{t\+\_\+algm\+\_\+paramaterisation@{t\+\_\+algm\+\_\+paramaterisation}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+algm\+\_\+paramaterisation}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+algm\+\_\+paramaterisation} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a2afb37c4859733f5c511bc3a6de08a61}


Definition at line {\bf 455} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen@{t\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen}}
\index{t\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen@{t\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+cal\+\_\+stage\+\_\+ack\+\_\+seen} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_aed84f2ae0de420a5ba6bbce8c4c0c1bb}


Definition at line {\bf 407} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+command\+\_\+op@{t\+\_\+command\+\_\+op}}
\index{t\+\_\+command\+\_\+op@{t\+\_\+command\+\_\+op}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+command\+\_\+op}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+command\+\_\+op} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a853e0329d930c365a760dbf0ff3aef30}


Definition at line {\bf 316} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+ctrl\+\_\+active\+\_\+block@{t\+\_\+ctrl\+\_\+active\+\_\+block}}
\index{t\+\_\+ctrl\+\_\+active\+\_\+block@{t\+\_\+ctrl\+\_\+active\+\_\+block}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+ctrl\+\_\+active\+\_\+block}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+ctrl\+\_\+active\+\_\+block} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{admin}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dgwb}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dgrb}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{proc}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{setup}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{iram}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a360ce9e1918a81d88ee053907cc2786d}


Definition at line {\bf 267} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+ctrl\+\_\+cmd\+\_\+id@{t\+\_\+ctrl\+\_\+cmd\+\_\+id}}
\index{t\+\_\+ctrl\+\_\+cmd\+\_\+id@{t\+\_\+ctrl\+\_\+cmd\+\_\+id}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+ctrl\+\_\+cmd\+\_\+id}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+ctrl\+\_\+cmd\+\_\+id} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+phy\+\_\+initialise}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+init\+\_\+dram}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+prog\+\_\+cal\+\_\+mr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+write\+\_\+ihi}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+write\+\_\+btp}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+write\+\_\+mtp}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+read\+\_\+mtp}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+rrp\+\_\+reset}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+rrp\+\_\+sweep}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+rrp\+\_\+seek}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+rdv}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+poa}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+was}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+prep\+\_\+adv\+\_\+rd\+\_\+lat}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+prep\+\_\+adv\+\_\+wr\+\_\+lat}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+prep\+\_\+customer\+\_\+mr\+\_\+setup}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cmd\+\_\+tr\+\_\+due}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a426407f2f669f9f8c73e88083441259f}


Definition at line {\bf 282} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+ctrl\+\_\+command@{t\+\_\+ctrl\+\_\+command}}
\index{t\+\_\+ctrl\+\_\+command@{t\+\_\+ctrl\+\_\+command}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+ctrl\+\_\+command}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+ctrl\+\_\+command} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a1e3de4f810f5ec6ccdb66eaf2caf8180}


Definition at line {\bf 325} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+ctrl\+\_\+iram@{t\+\_\+ctrl\+\_\+iram}}
\index{t\+\_\+ctrl\+\_\+iram@{t\+\_\+ctrl\+\_\+iram}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+ctrl\+\_\+iram}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+ctrl\+\_\+iram} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a0e761be81f2d205df64364973e9b98e3}


Definition at line {\bf 493} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+ctrl\+\_\+mmi@{t\+\_\+ctrl\+\_\+mmi}}
\index{t\+\_\+ctrl\+\_\+mmi@{t\+\_\+ctrl\+\_\+mmi}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+ctrl\+\_\+mmi}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+ctrl\+\_\+mmi} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a7e2ef11ac587a3099255c7d01091f1d0}


Definition at line {\bf 431} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+ctrl\+\_\+stat@{t\+\_\+ctrl\+\_\+stat}}
\index{t\+\_\+ctrl\+\_\+stat@{t\+\_\+ctrl\+\_\+stat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+ctrl\+\_\+stat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+ctrl\+\_\+stat} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a965c46d445ea61b22e231a6ca21034a6}


Definition at line {\bf 334} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+dgrb\+\_\+mmi@{t\+\_\+dgrb\+\_\+mmi}}
\index{t\+\_\+dgrb\+\_\+mmi@{t\+\_\+dgrb\+\_\+mmi}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+dgrb\+\_\+mmi}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+dgrb\+\_\+mmi} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a49a6b312716bbcb0c221df6f34bbf220}


Definition at line {\bf 257} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+element\+\_\+to\+\_\+reconfigure@{t\+\_\+element\+\_\+to\+\_\+reconfigure}}
\index{t\+\_\+element\+\_\+to\+\_\+reconfigure@{t\+\_\+element\+\_\+to\+\_\+reconfigure}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+element\+\_\+to\+\_\+reconfigure}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+element\+\_\+to\+\_\+reconfigure} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{pp\+\_\+t9}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{pp\+\_\+t10}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{pp\+\_\+t1}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+rsc\+\_\+phs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+poa\+\_\+phs\+\_\+ofst}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+dqs\+\_\+phs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+dq\+\_\+phs\+\_\+ofst}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+dq\+\_\+1t}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+dqs\+\_\+1t}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+rsc\+\_\+1t}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+div2\+\_\+phs}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+oct\+\_\+t9}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+oct\+\_\+t10}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+poa\+\_\+t7}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+poa\+\_\+t11}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+dqs\+\_\+dly}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqslb\+\_\+lvlng\+\_\+byps}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ac0bde264d70ee4b8e08c29f60a239641}


Definition at line {\bf 527} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+family@{t\+\_\+family}}
\index{t\+\_\+family@{t\+\_\+family}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+family}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+family} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{cyclone3}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stratix2}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{stratix3}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a6459ddde907130dd620536a06e75416e}


Definition at line {\bf 202} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+hl\+\_\+css\+\_\+reg@{t\+\_\+hl\+\_\+css\+\_\+reg}}
\index{t\+\_\+hl\+\_\+css\+\_\+reg@{t\+\_\+hl\+\_\+css\+\_\+reg}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+hl\+\_\+css\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+hl\+\_\+css\+\_\+reg} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ab29f3cd7685ec60186821650cece2c4c}


Definition at line {\bf 383} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+iram\+\_\+ctrl@{t\+\_\+iram\+\_\+ctrl}}
\index{t\+\_\+iram\+\_\+ctrl@{t\+\_\+iram\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+iram\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+iram\+\_\+ctrl} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a3275a027aacc1197ab32466c4cc3c9cd}


Definition at line {\bf 234} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+iram\+\_\+packing\+\_\+mode@{t\+\_\+iram\+\_\+packing\+\_\+mode}}
\index{t\+\_\+iram\+\_\+packing\+\_\+mode@{t\+\_\+iram\+\_\+packing\+\_\+mode}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+iram\+\_\+packing\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+iram\+\_\+packing\+\_\+mode} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dq\+\_\+bitwise}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dq\+\_\+wordwise}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a7965d76bbaf939f969a30b056f1a007c}


Definition at line {\bf 482} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+iram\+\_\+push@{t\+\_\+iram\+\_\+push}}
\index{t\+\_\+iram\+\_\+push@{t\+\_\+iram\+\_\+push}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+iram\+\_\+push}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+iram\+\_\+push} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ab94864e2e408da3815b58c5a290d9356}


Definition at line {\bf 344} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+iram\+\_\+stat@{t\+\_\+iram\+\_\+stat}}
\index{t\+\_\+iram\+\_\+stat@{t\+\_\+iram\+\_\+stat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+iram\+\_\+stat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+iram\+\_\+stat} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a9b1d5b234a9473af001c4bfc68fd18cf}


Definition at line {\bf 244} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+iram\+\_\+write\+\_\+mode@{t\+\_\+iram\+\_\+write\+\_\+mode}}
\index{t\+\_\+iram\+\_\+write\+\_\+mode@{t\+\_\+iram\+\_\+write\+\_\+mode}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+iram\+\_\+write\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+iram\+\_\+write\+\_\+mode} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{overwrite\+\_\+ram}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{or\+\_\+into\+\_\+ram}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{and\+\_\+into\+\_\+ram}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__phy__alt__mem__phy__record__pkg_afb77dcc3988348322131d4114d94ed63}


Definition at line {\bf 487} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+master\+\_\+sm\+\_\+state@{t\+\_\+master\+\_\+sm\+\_\+state}}
\index{t\+\_\+master\+\_\+sm\+\_\+state@{t\+\_\+master\+\_\+sm\+\_\+state}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+master\+\_\+sm\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+master\+\_\+sm\+\_\+state} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+reset}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+phy\+\_\+initialise}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+init\+\_\+dram}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+prog\+\_\+cal\+\_\+mr}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+write\+\_\+ihi}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+cal}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+write\+\_\+btp}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+write\+\_\+mtp}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+read\+\_\+mtp}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rrp\+\_\+reset}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rrp\+\_\+sweep}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rrp\+\_\+seek}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+rdv}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+was}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+adv\+\_\+rd\+\_\+lat}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+adv\+\_\+wr\+\_\+lat}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+poa}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+tracking\+\_\+setup}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+prep\+\_\+customer\+\_\+mr\+\_\+setup}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+tracking}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+operational}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{s\+\_\+non\+\_\+operational}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a8b5c5a0f0e0d274280ac9c2734711b9d}


Definition at line {\bf 355} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+mmi\+\_\+ctrl@{t\+\_\+mmi\+\_\+ctrl}}
\index{t\+\_\+mmi\+\_\+ctrl@{t\+\_\+mmi\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+mmi\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+mmi\+\_\+ctrl} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_abaff13d2343e2a12cbf514defda5ce67}


Definition at line {\bf 445} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+mmi\+\_\+pll\+\_\+reconfig@{t\+\_\+mmi\+\_\+pll\+\_\+reconfig}}
\index{t\+\_\+mmi\+\_\+pll\+\_\+reconfig@{t\+\_\+mmi\+\_\+pll\+\_\+reconfig}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+mmi\+\_\+pll\+\_\+reconfig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+mmi\+\_\+pll\+\_\+reconfig} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ac290e9af9d46bae3fbcae8e6fa4b3a5f}


Definition at line {\bf 468} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+pll\+\_\+mmi@{t\+\_\+pll\+\_\+mmi}}
\index{t\+\_\+pll\+\_\+mmi@{t\+\_\+pll\+\_\+mmi}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+pll\+\_\+mmi}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+pll\+\_\+mmi} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a5732926351542ba4c536fb0c0c483a60}


Definition at line {\bf 474} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+preset\+\_\+cal@{t\+\_\+preset\+\_\+cal}}
\index{t\+\_\+preset\+\_\+cal@{t\+\_\+preset\+\_\+cal}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+preset\+\_\+cal}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+preset\+\_\+cal} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_aaf29b54597ba403950ed447d1e1f6f56}


Definition at line {\bf 575} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+sc\+\_\+ctrl\+\_\+if@{t\+\_\+sc\+\_\+ctrl\+\_\+if}}
\index{t\+\_\+sc\+\_\+ctrl\+\_\+if@{t\+\_\+sc\+\_\+ctrl\+\_\+if}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+sc\+\_\+ctrl\+\_\+if}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+sc\+\_\+ctrl\+\_\+if} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ab5124d53484217b0241d1e9f3b69b523}


Definition at line {\bf 506} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+sc\+\_\+int\+\_\+ctrl@{t\+\_\+sc\+\_\+int\+\_\+ctrl}}
\index{t\+\_\+sc\+\_\+int\+\_\+ctrl@{t\+\_\+sc\+\_\+int\+\_\+ctrl}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+sc\+\_\+int\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+sc\+\_\+int\+\_\+ctrl} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ac5fa4d1573ac90910ef5a874c90e4820}


Definition at line {\bf 558} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+sc\+\_\+stat@{t\+\_\+sc\+\_\+stat}}
\index{t\+\_\+sc\+\_\+stat@{t\+\_\+sc\+\_\+stat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+sc\+\_\+stat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+sc\+\_\+stat} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a65d9b6ae90fab7e35e676c5f42693876}


Definition at line {\bf 517} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!t\+\_\+sc\+\_\+type@{t\+\_\+sc\+\_\+type}}
\index{t\+\_\+sc\+\_\+type@{t\+\_\+sc\+\_\+type}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{t\+\_\+sc\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf t\+\_\+sc\+\_\+type} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{D\+Q\+S\+\_\+\+LB}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{D\+Q\+S\+\_\+\+D\+Q\+\_\+\+D\+M\+\_\+\+P\+I\+NS}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{D\+Q\+\_\+\+D\+M\+\_\+\+P\+I\+NS}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqs\+\_\+dqsn\+\_\+pins}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dq\+\_\+pin}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dqs\+\_\+pin}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dm\+\_\+pin}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{dq\+\_\+pins}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classddr2__phy__alt__mem__phy__record__pkg_af5c83018d4be97715163aa9884586701}


Definition at line {\bf 547} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!tracking\+\_\+dis@{tracking\+\_\+dis}}
\index{tracking\+\_\+dis@{tracking\+\_\+dis}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{tracking\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tracking\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a3de850499eef161600204d4f6a3ec7f0}


Definition at line {\bf 401} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!tracking\+\_\+orvd\+\_\+to\+\_\+10ms@{tracking\+\_\+orvd\+\_\+to\+\_\+10ms}}
\index{tracking\+\_\+orvd\+\_\+to\+\_\+10ms@{tracking\+\_\+orvd\+\_\+to\+\_\+10ms}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{tracking\+\_\+orvd\+\_\+to\+\_\+10ms}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tracking\+\_\+orvd\+\_\+to\+\_\+10ms} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a3101a6d52f78563c58545ae5aedfd3e3}


Definition at line {\bf 449} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!tracking\+\_\+period\+\_\+ms@{tracking\+\_\+period\+\_\+ms}}
\index{tracking\+\_\+period\+\_\+ms@{tracking\+\_\+period\+\_\+ms}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{tracking\+\_\+period\+\_\+ms}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tracking\+\_\+period\+\_\+ms} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{255} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a48ec33a44f709b5cd37cbc4b0762422b}


Definition at line {\bf 448} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!tracking\+\_\+setup@{tracking\+\_\+setup}}
\index{tracking\+\_\+setup@{tracking\+\_\+setup}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{tracking\+\_\+setup}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tracking\+\_\+setup} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a52685e64f3ee2418626af5af9b37984e}


Definition at line {\bf 425} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!was@{was}}
\index{was@{was}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{was}]{\setlength{\rightskip}{0pt plus 5cm}{\bf was} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_aa260a35c431f4b4ab1ec108e202d8fd5}


Definition at line {\bf 421} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!was\+\_\+dis@{was\+\_\+dis}}
\index{was\+\_\+dis@{was\+\_\+dis}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{was\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf was\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a307b517197fb99e02377ea4f2f4eb751}


Definition at line {\bf 397} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!wdata@{wdata}}
\index{wdata@{wdata}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{wdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_af92a0e26592873d5342497b9004a0497}


Definition at line {\bf 236} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!wdata@{wdata}}
\index{wdata@{wdata}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{wdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{45} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a7d79444104778d0dd7225ab62a1147e5}


Definition at line {\bf 511} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!wlat@{wlat}}
\index{wlat@{wlat}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{wlat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wlat} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a3163575c697dd378dfb9630b938daed4}


Definition at line {\bf 580} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!write@{write}}
\index{write@{write}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a439da1bac8a3a29cc8c02d11f50282e5}


Definition at line {\bf 237} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!write\+\_\+btp@{write\+\_\+btp}}
\index{write\+\_\+btp@{write\+\_\+btp}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{write\+\_\+btp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+btp} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_aaf40a9ed0d99744f4ed8676b36516dfa}


Definition at line {\bf 413} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!write\+\_\+btp\+\_\+dis@{write\+\_\+btp\+\_\+dis}}
\index{write\+\_\+btp\+\_\+dis@{write\+\_\+btp\+\_\+dis}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{write\+\_\+btp\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+btp\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a9870caa747c4dc5ec71149ec48878ed0}


Definition at line {\bf 389} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!write\+\_\+ihi@{write\+\_\+ihi}}
\index{write\+\_\+ihi@{write\+\_\+ihi}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{write\+\_\+ihi}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+ihi} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_ae3768afcbf155fbb78ca0634a11193ec}


Definition at line {\bf 412} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!write\+\_\+ihi\+\_\+dis@{write\+\_\+ihi\+\_\+dis}}
\index{write\+\_\+ihi\+\_\+dis@{write\+\_\+ihi\+\_\+dis}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{write\+\_\+ihi\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+ihi\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a508a5c7108f6c7539ba1b3ba985c0cc8}


Definition at line {\bf 387} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!write\+\_\+mode@{write\+\_\+mode}}
\index{write\+\_\+mode@{write\+\_\+mode}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{write\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+mode} {\bfseries {\bfseries {\bf t\+\_\+iram\+\_\+write\+\_\+mode}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_af98f793b2449bac71762b473d94311b7}


Definition at line {\bf 495} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!write\+\_\+mtp@{write\+\_\+mtp}}
\index{write\+\_\+mtp@{write\+\_\+mtp}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{write\+\_\+mtp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+mtp} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_aea4dc870ce0e29d1cf5603e0994b626f}


Definition at line {\bf 414} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.

\index{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}!write\+\_\+mtp\+\_\+dis@{write\+\_\+mtp\+\_\+dis}}
\index{write\+\_\+mtp\+\_\+dis@{write\+\_\+mtp\+\_\+dis}!ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg@{ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+record\+\_\+pkg}}
\paragraph[{write\+\_\+mtp\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+mtp\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}\label{classddr2__phy__alt__mem__phy__record__pkg_a1f54589fbe1d53d38297412412fc3db8}


Definition at line {\bf 390} of file {\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+phy\+\_\+alt\+\_\+mem\+\_\+phy\+\_\+seq.\+vhd}\end{DoxyCompactItemize}
