#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May  4 14:24:25 2022
# Process ID: 29212
# Current directory: C:/Users/Vlad/Desktop/Full_counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18364 C:\Users\Vlad\Desktop\Full_counter\Full_counter.xpr
# Log file: C:/Users/Vlad/Desktop/Full_counter/vivado.log
# Journal file: C:/Users/Vlad/Desktop/Full_counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Vlad/Desktop/Full_counter/Full_counter.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Vlad/Desktop/Full_counter/Full_counter.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed May  4 14:25:26 2022] Launched synth_1...
Run output will be captured here: C:/Users/Vlad/Desktop/Full_counter/Full_counter.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed May  4 14:26:03 2022] Launched impl_1...
Run output will be captured here: C:/Users/Vlad/Desktop/Full_counter/Full_counter.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1111.742 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1192.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-41] Interrupt caught. Command should exit soon.
open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1350.113 ; gain = 335.145
INFO: [Common 17-344] 'open_run' was cancelled
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed May  4 14:27:37 2022] Launched synth_1...
Run output will be captured here: C:/Users/Vlad/Desktop/Full_counter/Full_counter.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed May  4 14:28:11 2022] Launched impl_1...
Run output will be captured here: C:/Users/Vlad/Desktop/Full_counter/Full_counter.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1953.992 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1953.992 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1953.992 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1953.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  4 14:33:14 2022...
