#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5c027f0d19f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5c027f155bb0 .scope module, "gaussian_stage" "gaussian_stage" 3 3;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "s_tdata";
    .port_info 3 /INPUT 1 "s_tvalid";
    .port_info 4 /OUTPUT 1 "s_tready";
    .port_info 5 /INPUT 1 "s_tlast";
    .port_info 6 /INPUT 1 "s_tuser";
    .port_info 7 /OUTPUT 8 "m_tdata";
    .port_info 8 /OUTPUT 1 "m_tvalid";
    .port_info 9 /INPUT 1 "m_tready";
    .port_info 10 /OUTPUT 1 "m_tlast";
    .port_info 11 /OUTPUT 1 "m_tuser";
P_0x5c027f166500 .param/l "ADDR_WIDTH" 1 3 40, +C4<00000000000000000000000000001100>;
P_0x5c027f166540 .param/l "CORE_LATENCY" 1 3 176, +C4<00000000000000000000000000000110>;
P_0x5c027f166580 .param/l "FILL_CYCLES" 1 3 36, +C4<000000000000000000000000000000101>;
P_0x5c027f1665c0 .param/l "FILL_LINES" 1 3 30, +C4<00000000000000000000000000000010>;
P_0x5c027f166600 .param/l "HALF_KERNEL" 1 3 27, +C4<00000000000000000000000000000010>;
P_0x5c027f166640 .param/l "IMG_HEIGHT" 0 3 6, +C4<00000000000000000000000000100000>;
P_0x5c027f166680 .param/l "IMG_WIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x5c027f1666c0 .param/l "KERNEL_SIZE" 1 3 26, +C4<00000000000000000000000000000101>;
P_0x5c027f166700 .param/l "LINE_CNT_WIDTH" 1 3 41, +C4<00000000000000000000000000001011>;
P_0x5c027f166740 .param/l "PIXEL_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x5c027f166780 .param/l "TOTAL_FILL" 1 3 37, +C4<00000000000000000000000000000000000000000000000000000000001000101>;
o0x76d8932a3cf8 .functor BUFZ 1, C4<z>; HiZ drive
o0x76d8932a37e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5c027f0f9dc0 .functor AND 1, o0x76d8932a3cf8, o0x76d8932a37e8, C4<1>, C4<1>;
L_0x5c027f0f1f80 .functor BUFZ 1, o0x76d8932a37e8, C4<0>, C4<0>, C4<0>;
L_0x5c027f0ee060 .functor AND 1, L_0x5c027f0f9dc0, v0x5c027f1859c0_0, C4<1>, C4<1>;
L_0x5c027f0ea140 .functor AND 1, L_0x5c027f0ee060, L_0x5c027f198a50, C4<1>, C4<1>;
L_0x5c027f199a50 .functor BUFZ 8, L_0x5c027f07bbf0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5c027f182420_4 .array/port v0x5c027f182420, 4;
L_0x5c027f199ac0 .functor BUFZ 8, v0x5c027f182420_4, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5c027f182420_9 .array/port v0x5c027f182420, 9;
L_0x5c027f199b70 .functor BUFZ 8, v0x5c027f182420_9, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5c027f182420_14 .array/port v0x5c027f182420, 14;
L_0x5c027f199be0 .functor BUFZ 8, v0x5c027f182420_14, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5c027f182420_19 .array/port v0x5c027f182420, 19;
L_0x5c027f199ca0 .functor BUFZ 8, v0x5c027f182420_19, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5c027f1a3a50 .functor AND 1, v0x5c027f1859c0_0, L_0x5c027f0f9dc0, C4<1>, C4<1>;
o0x76d8932a3cc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5c027f1a42a0 .functor NOT 1, o0x76d8932a3cc8, C4<0>, C4<0>, C4<0>;
L_0x5c027f1a4310 .functor AND 1, L_0x5c027f1a3a50, L_0x5c027f1a42a0, C4<1>, C4<1>;
L_0x5c027f1993e0 .functor AND 1, L_0x5c027f1a4310, L_0x5c027f1a4600, C4<1>, C4<1>;
L_0x5c027f1a4a00 .functor BUFZ 8, v0x5c027f17e420_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5c027f1a4b50 .functor AND 1, L_0x5c027f1a48d0, L_0x5c027f0f9dc0, C4<1>, C4<1>;
L_0x5c027f1a4f30 .functor AND 1, L_0x5c027f1a4b50, L_0x5c027f1a4d50, C4<1>, C4<1>;
L_0x5c027f1a53c0 .functor AND 1, L_0x5c027f1a4b50, L_0x5c027f1a51d0, C4<1>, C4<1>;
L_0x5c027f1a5720 .functor AND 1, L_0x5c027f1a53c0, L_0x5c027f1a5520, C4<1>, C4<1>;
v0x5c027f1831b0_0 .net *"_ivl_100", 31 0, L_0x5c027f1a4c10;  1 drivers
L_0x76d892ed0148 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f1832b0_0 .net *"_ivl_103", 19 0, L_0x76d892ed0148;  1 drivers
L_0x76d892ed0190 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x5c027f183390_0 .net/2u *"_ivl_104", 31 0, L_0x76d892ed0190;  1 drivers
v0x5c027f183450_0 .net *"_ivl_106", 0 0, L_0x5c027f1a4d50;  1 drivers
v0x5c027f183510_0 .net *"_ivl_110", 31 0, L_0x5c027f1a50e0;  1 drivers
L_0x76d892ed01d8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f183640_0 .net *"_ivl_113", 19 0, L_0x76d892ed01d8;  1 drivers
L_0x76d892ed0220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f183720_0 .net/2u *"_ivl_114", 31 0, L_0x76d892ed0220;  1 drivers
v0x5c027f183800_0 .net *"_ivl_116", 0 0, L_0x5c027f1a51d0;  1 drivers
v0x5c027f1838c0_0 .net *"_ivl_118", 0 0, L_0x5c027f1a53c0;  1 drivers
v0x5c027f183a30_0 .net *"_ivl_12", 31 0, L_0x5c027f198540;  1 drivers
v0x5c027f183b10_0 .net *"_ivl_120", 31 0, L_0x5c027f1a4e90;  1 drivers
L_0x76d892ed0268 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f183bf0_0 .net *"_ivl_123", 20 0, L_0x76d892ed0268;  1 drivers
L_0x76d892ed02b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f183cd0_0 .net/2u *"_ivl_124", 31 0, L_0x76d892ed02b0;  1 drivers
v0x5c027f183db0_0 .net *"_ivl_126", 0 0, L_0x5c027f1a5520;  1 drivers
L_0x76d892ece0a8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f183e70_0 .net *"_ivl_15", 20 0, L_0x76d892ece0a8;  1 drivers
L_0x76d892ece0f0 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x5c027f183f50_0 .net/2u *"_ivl_16", 31 0, L_0x76d892ece0f0;  1 drivers
v0x5c027f184030_0 .net *"_ivl_20", 0 0, L_0x5c027f0ee060;  1 drivers
v0x5c027f184110_0 .net *"_ivl_22", 64 0, L_0x5c027f198830;  1 drivers
L_0x76d892ece138 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f1841f0_0 .net *"_ivl_25", 32 0, L_0x76d892ece138;  1 drivers
L_0x76d892ece180 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000001000101>, C4<0>, C4<0>, C4<0>;
v0x5c027f1842d0_0 .net/2u *"_ivl_26", 64 0, L_0x76d892ece180;  1 drivers
v0x5c027f1843b0_0 .net *"_ivl_28", 0 0, L_0x5c027f198a50;  1 drivers
L_0x76d892ece1c8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f184470_0 .net/2u *"_ivl_32", 11 0, L_0x76d892ece1c8;  1 drivers
L_0x76d892ece210 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v0x5c027f184550_0 .net/2u *"_ivl_34", 11 0, L_0x76d892ece210;  1 drivers
v0x5c027f184630_0 .net *"_ivl_36", 11 0, L_0x5c027f198ca0;  1 drivers
v0x5c027f184710_0 .net *"_ivl_38", 11 0, L_0x5c027f198de0;  1 drivers
v0x5c027f1847f0_0 .net *"_ivl_4", 31 0, L_0x5c027f188240;  1 drivers
L_0x76d892ece258 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0x5c027f1848d0_0 .net/2u *"_ivl_42", 10 0, L_0x76d892ece258;  1 drivers
v0x5c027f1849b0_0 .net *"_ivl_44", 10 0, L_0x5c027f199100;  1 drivers
v0x5c027f184a90_0 .net *"_ivl_46", 10 0, L_0x5c027f199250;  1 drivers
v0x5c027f184b70_0 .net *"_ivl_48", 10 0, L_0x5c027f199340;  1 drivers
L_0x76d892ece018 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f184c50_0 .net *"_ivl_7", 19 0, L_0x76d892ece018;  1 drivers
v0x5c027f184d30_0 .net *"_ivl_72", 0 0, L_0x5c027f1a3a50;  1 drivers
v0x5c027f184e10_0 .net *"_ivl_74", 0 0, L_0x5c027f1a42a0;  1 drivers
v0x5c027f185100_0 .net *"_ivl_76", 0 0, L_0x5c027f1a4310;  1 drivers
v0x5c027f1851e0_0 .net *"_ivl_78", 64 0, L_0x5c027f1a4440;  1 drivers
L_0x76d892ece060 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x5c027f1852c0_0 .net/2u *"_ivl_8", 31 0, L_0x76d892ece060;  1 drivers
L_0x76d892ed00b8 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f1853a0_0 .net *"_ivl_81", 32 0, L_0x76d892ed00b8;  1 drivers
L_0x76d892ed0100 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000001000101>, C4<0>, C4<0>, C4<0>;
v0x5c027f185480_0 .net/2u *"_ivl_82", 64 0, L_0x76d892ed0100;  1 drivers
v0x5c027f185560_0 .net *"_ivl_84", 0 0, L_0x5c027f1a4600;  1 drivers
v0x5c027f185620_0 .net "advance_xy", 0 0, L_0x5c027f0ea140;  1 drivers
o0x76d89329c198 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c027f1856e0_0 .net "clk", 0 0, o0x76d89329c198;  0 drivers
v0x5c027f185780_0 .net "col_last", 0 0, L_0x5c027f1983d0;  1 drivers
v0x5c027f185840 .array "col_pipe", 5 0, 11 0;
v0x5c027f1859c0_0 .var "frame_active", 0 0;
v0x5c027f185a80_0 .net "gauss_out", 7 0, v0x5c027f17e420_0;  1 drivers
v0x5c027f185b40_0 .net "gauss_valid", 0 0, v0x5c027f17e740_0;  1 drivers
v0x5c027f185be0_0 .var/i "kr", 31 0;
v0x5c027f185c80_0 .net "m_tdata", 7 0, L_0x5c027f1a4a00;  1 drivers
v0x5c027f185d60_0 .net "m_tlast", 0 0, L_0x5c027f1a4f30;  1 drivers
v0x5c027f185e20_0 .net "m_tready", 0 0, o0x76d8932a37e8;  0 drivers
v0x5c027f185ee0_0 .net "m_tuser", 0 0, L_0x5c027f1a5720;  1 drivers
v0x5c027f185fa0_0 .net "m_tvalid", 0 0, L_0x5c027f1a4b50;  1 drivers
v0x5c027f186060_0 .var "out_col", 11 0;
v0x5c027f185840_5 .array/port v0x5c027f185840, 5;
v0x5c027f186140_0 .net "out_col_m", 11 0, v0x5c027f185840_5;  1 drivers
v0x5c027f186220_0 .net "out_col_sel", 11 0, L_0x5c027f198fc0;  1 drivers
v0x5c027f186300_0 .var "out_row", 10 0;
v0x5c027f1874f0_5 .array/port v0x5c027f1874f0, 5;
v0x5c027f1863e0_0 .net "out_row_m", 10 0, v0x5c027f1874f0_5;  1 drivers
v0x5c027f1864c0_0 .net "out_row_sel", 10 0, L_0x5c027f1994e0;  1 drivers
v0x5c027f1865a0_0 .net "output_valid_m", 0 0, L_0x5c027f1a48d0;  1 drivers
v0x5c027f186660_0 .var/i "p", 31 0;
v0x5c027f186740_0 .net "pipeline_enable", 0 0, L_0x5c027f0f9dc0;  1 drivers
v0x5c027f1867e0_0 .var "pixel_cnt", 31 0;
v0x5c027f1868c0 .array "raw_rows", 4 0;
v0x5c027f1868c0_0 .net v0x5c027f1868c0 0, 7 0, L_0x5c027f199a50; 1 drivers
v0x5c027f1868c0_1 .net v0x5c027f1868c0 1, 7 0, L_0x5c027f199ac0; 1 drivers
v0x5c027f1868c0_2 .net v0x5c027f1868c0 2, 7 0, L_0x5c027f199b70; 1 drivers
v0x5c027f1868c0_3 .net v0x5c027f1868c0 3, 7 0, L_0x5c027f199be0; 1 drivers
v0x5c027f1868c0_4 .net v0x5c027f1868c0 4, 7 0, L_0x5c027f199ca0; 1 drivers
v0x5c027f186a50_0 .net "rb_row_0", 7 0, L_0x5c027f07bbf0;  1 drivers
v0x5c027f186b40_0 .net "rb_row_1", 7 0, v0x5c027f182420_4;  1 drivers
v0x5c027f187020_0 .net "rb_row_2", 7 0, v0x5c027f182420_9;  1 drivers
v0x5c027f1870f0_0 .net "rb_row_3", 7 0, v0x5c027f182420_14;  1 drivers
v0x5c027f1871c0_0 .net "rb_row_4", 7 0, v0x5c027f182420_19;  1 drivers
v0x5c027f187290 .array "rep_col0", 4 0, 7 0;
v0x5c027f187450_0 .net "row_last", 0 0, L_0x5c027f198690;  1 drivers
v0x5c027f1874f0 .array "row_pipe", 5 0, 10 0;
o0x76d89329c2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c027f1875f0_0 .net "rst_n", 0 0, o0x76d89329c2b8;  0 drivers
o0x76d8932a2678 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5c027f187690_0 .net "s_tdata", 7 0, o0x76d8932a2678;  0 drivers
o0x76d8932a3c68 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c027f187780_0 .net "s_tlast", 0 0, o0x76d8932a3c68;  0 drivers
v0x5c027f187820_0 .net "s_tready", 0 0, L_0x5c027f0f1f80;  1 drivers
v0x5c027f1878e0_0 .net "s_tuser", 0 0, o0x76d8932a3cc8;  0 drivers
v0x5c027f1879a0_0 .net "s_tvalid", 0 0, o0x76d8932a3cf8;  0 drivers
v0x5c027f187a60_0 .var "valid_pipe", 5 0;
v0x5c027f187b40_0 .net "window_valid_this", 0 0, L_0x5c027f1993e0;  1 drivers
E_0x5c027f067970/0 .event anyedge, v0x5c027f1864c0_0, v0x5c027f1868c0_0, v0x5c027f1868c0_1, v0x5c027f1868c0_2;
E_0x5c027f067970/1 .event anyedge, v0x5c027f1868c0_3, v0x5c027f1868c0_4;
E_0x5c027f067970 .event/or E_0x5c027f067970/0, E_0x5c027f067970/1;
L_0x5c027f188240 .concat [ 12 20 0 0], v0x5c027f186060_0, L_0x76d892ece018;
L_0x5c027f1983d0 .cmp/eq 32, L_0x5c027f188240, L_0x76d892ece060;
L_0x5c027f198540 .concat [ 11 21 0 0], v0x5c027f186300_0, L_0x76d892ece0a8;
L_0x5c027f198690 .cmp/eq 32, L_0x5c027f198540, L_0x76d892ece0f0;
L_0x5c027f198830 .concat [ 32 33 0 0], v0x5c027f1867e0_0, L_0x76d892ece138;
L_0x5c027f198a50 .cmp/ge 65, L_0x5c027f198830, L_0x76d892ece180;
L_0x5c027f198ca0 .arith/sum 12, v0x5c027f186060_0, L_0x76d892ece210;
L_0x5c027f198de0 .functor MUXZ 12, L_0x5c027f198ca0, L_0x76d892ece1c8, L_0x5c027f1983d0, C4<>;
L_0x5c027f198fc0 .functor MUXZ 12, v0x5c027f186060_0, L_0x5c027f198de0, L_0x5c027f0ea140, C4<>;
L_0x5c027f199100 .arith/sum 11, v0x5c027f186300_0, L_0x76d892ece258;
L_0x5c027f199250 .functor MUXZ 11, L_0x5c027f199100, v0x5c027f186300_0, L_0x5c027f198690, C4<>;
L_0x5c027f199340 .functor MUXZ 11, v0x5c027f186300_0, L_0x5c027f199250, L_0x5c027f1983d0, C4<>;
L_0x5c027f1994e0 .functor MUXZ 11, v0x5c027f186300_0, L_0x5c027f199340, L_0x5c027f0ea140, C4<>;
L_0x5c027f1a4440 .concat [ 32 33 0 0], v0x5c027f1867e0_0, L_0x76d892ed00b8;
L_0x5c027f1a4600 .cmp/ge 65, L_0x5c027f1a4440, L_0x76d892ed0100;
L_0x5c027f1a48d0 .part v0x5c027f187a60_0, 5, 1;
L_0x5c027f1a4c10 .concat [ 12 20 0 0], v0x5c027f185840_5, L_0x76d892ed0148;
L_0x5c027f1a4d50 .cmp/eq 32, L_0x5c027f1a4c10, L_0x76d892ed0190;
L_0x5c027f1a50e0 .concat [ 12 20 0 0], v0x5c027f185840_5, L_0x76d892ed01d8;
L_0x5c027f1a51d0 .cmp/eq 32, L_0x5c027f1a50e0, L_0x76d892ed0220;
L_0x5c027f1a4e90 .concat [ 11 21 0 0], v0x5c027f1874f0_5, L_0x76d892ed0268;
L_0x5c027f1a5520 .cmp/eq 32, L_0x5c027f1a4e90, L_0x76d892ed02b0;
S_0x5c027f156cf0 .scope module, "u_gauss_core" "gaussian_5x5_core" 3 159, 4 1 0, S_0x5c027f155bb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "win_row_0";
    .port_info 4 /INPUT 8 "win_row_1";
    .port_info 5 /INPUT 8 "win_row_2";
    .port_info 6 /INPUT 8 "win_row_3";
    .port_info 7 /INPUT 8 "win_row_4";
    .port_info 8 /OUTPUT 8 "pixel_out";
    .port_info 9 /OUTPUT 1 "valid_out";
P_0x5c027f0d7d50 .param/l "ACCUM_WIDTH" 0 4 4, +C4<00000000000000000000000000011000>;
P_0x5c027f0d7d90 .param/l "COEFF_WIDTH" 0 4 3, +C4<00000000000000000000000000001000>;
P_0x5c027f0d7dd0 .param/l "COLS" 1 4 23, +C4<00000000000000000000000000000101>;
P_0x5c027f0d7e10 .param/l "OUT_LATENCY" 1 4 27, +C4<00000000000000000000000000000110>;
P_0x5c027f0d7e50 .param/l "PIXEL_WIDTH" 0 4 2, +C4<00000000000000000000000000001000>;
P_0x5c027f0d7e90 .param/l "ROWS" 1 4 22, +C4<00000000000000000000000000000101>;
v0x5c027f187290_0 .array/port v0x5c027f187290, 0;
L_0x5c027f1a2e20 .functor BUFZ 8, v0x5c027f187290_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5c027f187290_1 .array/port v0x5c027f187290, 1;
L_0x5c027f1a2ee0 .functor BUFZ 8, v0x5c027f187290_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5c027f187290_2 .array/port v0x5c027f187290, 2;
L_0x5c027f1a2fa0 .functor BUFZ 8, v0x5c027f187290_2, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5c027f187290_3 .array/port v0x5c027f187290, 3;
L_0x5c027f1a3060 .functor BUFZ 8, v0x5c027f187290_3, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5c027f187290_4 .array/port v0x5c027f187290, 4;
L_0x5c027f1a3120 .functor BUFZ 8, v0x5c027f187290_4, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x76d892ecf920 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000 .array "K", 24 0;
v0x5c027f17d000_0 .net v0x5c027f17d000 0, 7 0, L_0x76d892ecf920; 1 drivers
L_0x76d892ecf968 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_1 .net v0x5c027f17d000 1, 7 0, L_0x76d892ecf968; 1 drivers
L_0x76d892ecf9b0 .functor BUFT 1, C4<00000110>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_2 .net v0x5c027f17d000 2, 7 0, L_0x76d892ecf9b0; 1 drivers
L_0x76d892ecf9f8 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_3 .net v0x5c027f17d000 3, 7 0, L_0x76d892ecf9f8; 1 drivers
L_0x76d892ecfa40 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_4 .net v0x5c027f17d000 4, 7 0, L_0x76d892ecfa40; 1 drivers
L_0x76d892ecfa88 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_5 .net v0x5c027f17d000 5, 7 0, L_0x76d892ecfa88; 1 drivers
L_0x76d892ecfad0 .functor BUFT 1, C4<00010000>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_6 .net v0x5c027f17d000 6, 7 0, L_0x76d892ecfad0; 1 drivers
L_0x76d892ecfb18 .functor BUFT 1, C4<00011000>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_7 .net v0x5c027f17d000 7, 7 0, L_0x76d892ecfb18; 1 drivers
L_0x76d892ecfb60 .functor BUFT 1, C4<00010000>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_8 .net v0x5c027f17d000 8, 7 0, L_0x76d892ecfb60; 1 drivers
L_0x76d892ecfba8 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_9 .net v0x5c027f17d000 9, 7 0, L_0x76d892ecfba8; 1 drivers
L_0x76d892ecfbf0 .functor BUFT 1, C4<00000110>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_10 .net v0x5c027f17d000 10, 7 0, L_0x76d892ecfbf0; 1 drivers
L_0x76d892ecfc38 .functor BUFT 1, C4<00011000>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_11 .net v0x5c027f17d000 11, 7 0, L_0x76d892ecfc38; 1 drivers
L_0x76d892ecfc80 .functor BUFT 1, C4<00100100>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_12 .net v0x5c027f17d000 12, 7 0, L_0x76d892ecfc80; 1 drivers
L_0x76d892ecfcc8 .functor BUFT 1, C4<00011000>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_13 .net v0x5c027f17d000 13, 7 0, L_0x76d892ecfcc8; 1 drivers
L_0x76d892ecfd10 .functor BUFT 1, C4<00000110>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_14 .net v0x5c027f17d000 14, 7 0, L_0x76d892ecfd10; 1 drivers
L_0x76d892ecfd58 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_15 .net v0x5c027f17d000 15, 7 0, L_0x76d892ecfd58; 1 drivers
L_0x76d892ecfda0 .functor BUFT 1, C4<00010000>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_16 .net v0x5c027f17d000 16, 7 0, L_0x76d892ecfda0; 1 drivers
L_0x76d892ecfde8 .functor BUFT 1, C4<00011000>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_17 .net v0x5c027f17d000 17, 7 0, L_0x76d892ecfde8; 1 drivers
L_0x76d892ecfe30 .functor BUFT 1, C4<00010000>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_18 .net v0x5c027f17d000 18, 7 0, L_0x76d892ecfe30; 1 drivers
L_0x76d892ecfe78 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_19 .net v0x5c027f17d000 19, 7 0, L_0x76d892ecfe78; 1 drivers
L_0x76d892ecfec0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_20 .net v0x5c027f17d000 20, 7 0, L_0x76d892ecfec0; 1 drivers
L_0x76d892ecff08 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_21 .net v0x5c027f17d000 21, 7 0, L_0x76d892ecff08; 1 drivers
L_0x76d892ecff50 .functor BUFT 1, C4<00000110>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_22 .net v0x5c027f17d000 22, 7 0, L_0x76d892ecff50; 1 drivers
L_0x76d892ecff98 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_23 .net v0x5c027f17d000 23, 7 0, L_0x76d892ecff98; 1 drivers
L_0x76d892ecffe0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d000_24 .net v0x5c027f17d000 24, 7 0, L_0x76d892ecffe0; 1 drivers
L_0x76d892ed0028 .functor BUFT 1, C4<000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d660_0 .net/2u *"_ivl_103", 23 0, L_0x76d892ed0028;  1 drivers
v0x5c027f17d700_0 .net *"_ivl_110", 4 0, L_0x5c027f1a3fc0;  1 drivers
L_0x76d892ed0070 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5c027f17d7d0_0 .net/2u *"_ivl_111", 0 0, L_0x76d892ed0070;  1 drivers
v0x5c027f17d870_0 .net *"_ivl_92", 23 0, L_0x5c027f1a39b0;  1 drivers
v0x5c027f17d910_0 .net *"_ivl_95", 23 0, L_0x5c027f1a3ac0;  1 drivers
v0x5c027f17d9b0_0 .net *"_ivl_98", 23 0, L_0x5c027f1a3bb0;  1 drivers
v0x5c027f17da50 .array "acc", 24 0;
v0x5c027f17da50_0 .net v0x5c027f17da50 0, 23 0, v0x5c027f0d4bb0_0; 1 drivers
v0x5c027f17da50_1 .net v0x5c027f17da50 1, 23 0, v0x5c027f0e6020_0; 1 drivers
v0x5c027f17da50_2 .net v0x5c027f17da50 2, 23 0, v0x5c027f14ee30_0; 1 drivers
v0x5c027f17da50_3 .net v0x5c027f17da50 3, 23 0, v0x5c027f14ac10_0; 1 drivers
v0x5c027f17da50_4 .net v0x5c027f17da50 4, 23 0, v0x5c027f1038c0_0; 1 drivers
v0x5c027f17da50_5 .net v0x5c027f17da50 5, 23 0, v0x5c027f166b10_0; 1 drivers
v0x5c027f17da50_6 .net v0x5c027f17da50 6, 23 0, v0x5c027f141bf0_0; 1 drivers
v0x5c027f17da50_7 .net v0x5c027f17da50 7, 23 0, v0x5c027f0fa370_0; 1 drivers
v0x5c027f17da50_8 .net v0x5c027f17da50 8, 23 0, v0x5c027f13d9d0_0; 1 drivers
v0x5c027f17da50_9 .net v0x5c027f17da50 9, 23 0, v0x5c027f0f9fb0_0; 1 drivers
v0x5c027f17da50_10 .net v0x5c027f17da50 10, 23 0, v0x5c027f16dc00_0; 1 drivers
v0x5c027f17da50_11 .net v0x5c027f17da50 11, 23 0, v0x5c027f1683b0_0; 1 drivers
v0x5c027f17da50_12 .net v0x5c027f17da50 12, 23 0, v0x5c027f169a50_0; 1 drivers
v0x5c027f17da50_13 .net v0x5c027f17da50 13, 23 0, v0x5c027f16b120_0; 1 drivers
v0x5c027f17da50_14 .net v0x5c027f17da50 14, 23 0, v0x5c027f16c7f0_0; 1 drivers
v0x5c027f17da50_15 .net v0x5c027f17da50 15, 23 0, v0x5c027f175470_0; 1 drivers
v0x5c027f17da50_16 .net v0x5c027f17da50 16, 23 0, v0x5c027f16f5f0_0; 1 drivers
v0x5c027f17da50_17 .net v0x5c027f17da50 17, 23 0, v0x5c027f170c90_0; 1 drivers
v0x5c027f17da50_18 .net v0x5c027f17da50 18, 23 0, v0x5c027f172990_0; 1 drivers
v0x5c027f17da50_19 .net v0x5c027f17da50 19, 23 0, v0x5c027f174060_0; 1 drivers
v0x5c027f17da50_20 .net v0x5c027f17da50 20, 23 0, v0x5c027f17c6d0_0; 1 drivers
v0x5c027f17da50_21 .net v0x5c027f17da50 21, 23 0, v0x5c027f176e80_0; 1 drivers
v0x5c027f17da50_22 .net v0x5c027f17da50 22, 23 0, v0x5c027f178520_0; 1 drivers
v0x5c027f17da50_23 .net v0x5c027f17da50 23, 23 0, v0x5c027f179bf0_0; 1 drivers
v0x5c027f17da50_24 .net v0x5c027f17da50 24, 23 0, v0x5c027f17b2c0_0; 1 drivers
v0x5c027f17e1b0_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f17e2e0_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f17e380_0 .net "normalized", 7 0, L_0x5c027f1a3ed0;  1 drivers
v0x5c027f17e420_0 .var "pixel_out", 7 0;
v0x5c027f17e4c0_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f17e560_0 .net "sum", 23 0, L_0x5c027f1a3ca0;  1 drivers
v0x5c027f17e600_0 .net "sum_rounded", 23 0, L_0x5c027f1a3d90;  1 drivers
v0x5c027f17e6a0_0 .net "valid_next", 5 0, L_0x5c027f1a4060;  1 drivers
v0x5c027f17e740_0 .var "valid_out", 0 0;
v0x5c027f17e7e0_0 .var "valid_pipe", 5 0;
v0x5c027f17e880 .array "win_row", 4 0;
v0x5c027f17e880_0 .net v0x5c027f17e880 0, 7 0, L_0x5c027f1a2e20; 1 drivers
v0x5c027f17e880_1 .net v0x5c027f17e880 1, 7 0, L_0x5c027f1a2ee0; 1 drivers
v0x5c027f17e880_2 .net v0x5c027f17e880 2, 7 0, L_0x5c027f1a2fa0; 1 drivers
v0x5c027f17e880_3 .net v0x5c027f17e880 3, 7 0, L_0x5c027f1a3060; 1 drivers
v0x5c027f17e880_4 .net v0x5c027f17e880 4, 7 0, L_0x5c027f1a3120; 1 drivers
v0x5c027f17e920_0 .net "win_row_0", 7 0, v0x5c027f187290_0;  1 drivers
v0x5c027f17e9c0_0 .net "win_row_1", 7 0, v0x5c027f187290_1;  1 drivers
v0x5c027f17ea60_0 .net "win_row_2", 7 0, v0x5c027f187290_2;  1 drivers
v0x5c027f17eb40_0 .net "win_row_3", 7 0, v0x5c027f187290_3;  1 drivers
v0x5c027f17ec20_0 .net "win_row_4", 7 0, v0x5c027f187290_4;  1 drivers
L_0x5c027f1a39b0 .arith/sum 24, v0x5c027f1038c0_0, v0x5c027f0f9fb0_0;
L_0x5c027f1a3ac0 .arith/sum 24, L_0x5c027f1a39b0, v0x5c027f16c7f0_0;
L_0x5c027f1a3bb0 .arith/sum 24, L_0x5c027f1a3ac0, v0x5c027f174060_0;
L_0x5c027f1a3ca0 .arith/sum 24, L_0x5c027f1a3bb0, v0x5c027f17b2c0_0;
L_0x5c027f1a3d90 .arith/sum 24, L_0x5c027f1a3ca0, L_0x76d892ed0028;
L_0x5c027f1a3ed0 .part L_0x5c027f1a3d90, 8, 8;
L_0x5c027f1a3fc0 .part v0x5c027f17e7e0_0, 0, 5;
L_0x5c027f1a4060 .concat [ 1 5 0 0], L_0x76d892ed0070, L_0x5c027f1a3fc0;
S_0x5c027f15c660 .scope generate, "g_row[0]" "g_row[0]" 4 70, 4 70 0, S_0x5c027f156cf0;
 .timescale -9 -9;
P_0x5c027f0de330 .param/l "gr" 1 4 70, +C4<00>;
S_0x5c027f15bd30 .scope generate, "g_col[1]" "g_col[1]" 4 87, 4 87 0, S_0x5c027f15c660;
 .timescale -9 -9;
P_0x5c027f108880 .param/l "gc" 1 4 87, +C4<01>;
S_0x5c027f15c390 .scope module, "u_pe" "pe" 4 94, 5 1 0, S_0x5c027f15bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f137a90 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f137ad0 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f137b10 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f0fdf90_0 .net *"_ivl_0", 15 0, L_0x5c027f19a210;  1 drivers
L_0x76d892ece408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f0f9e60_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ece408;  1 drivers
L_0x76d892ece3c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f0f5f40_0 .net *"_ivl_3", 7 0, L_0x76d892ece3c0;  1 drivers
L_0x76d892ed0340 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5c027f0f2020_0 .net *"_ivl_4", 15 0, L_0x76d892ed0340;  1 drivers
v0x5c027f0ee100_0 .net "acc_in", 23 0, v0x5c027f0d4bb0_0;  alias, 1 drivers
v0x5c027f0ea1e0_0 .net "acc_out", 23 0, v0x5c027f0e6020_0;  alias, 1 drivers
v0x5c027f0e6020_0 .var "acc_out_r", 23 0;
L_0x76d892ece450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c027f14a0e0_0 .net "clear", 0 0, L_0x76d892ece450;  1 drivers
v0x5c027f14a1a0_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f149c40_0 .net "coeff", 7 0, L_0x76d892ecf968;  alias, 1 drivers
v0x5c027f149d00_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f151f10_0 .net "pixel", 7 0, L_0x5c027f1a2e20;  alias, 1 drivers
v0x5c027f151970_0 .net "product", 15 0, L_0x5c027f19a300;  1 drivers
v0x5c027f151a50_0 .net "product_ext", 23 0, L_0x5c027f19a3f0;  1 drivers
v0x5c027f1513f0_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f1514b0_0 .net "sum", 23 0, L_0x5c027f19a530;  1 drivers
E_0x5c027f0e00b0/0 .event negedge, v0x5c027f1513f0_0;
E_0x5c027f0e00b0/1 .event posedge, v0x5c027f14a1a0_0;
E_0x5c027f0e00b0 .event/or E_0x5c027f0e00b0/0, E_0x5c027f0e00b0/1;
L_0x5c027f19a210 .concat [ 8 8 0 0], L_0x5c027f1a2e20, L_0x76d892ece3c0;
L_0x5c027f19a300 .arith/mult 16, L_0x5c027f19a210, L_0x76d892ed0340;
L_0x5c027f19a3f0 .concat [ 16 8 0 0], L_0x5c027f19a300, L_0x76d892ece408;
L_0x5c027f19a530 .arith/sum 24, v0x5c027f0d4bb0_0, L_0x5c027f19a3f0;
S_0x5c027f15b560 .scope generate, "g_col[2]" "g_col[2]" 4 87, 4 87 0, S_0x5c027f15c660;
 .timescale -9 -9;
P_0x5c027f1508f0 .param/l "gc" 1 4 87, +C4<010>;
S_0x5c027f1370c0 .scope module, "u_pe" "pe" 4 94, 5 1 0, S_0x5c027f15b560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f13fae0 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f13fb20 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f13fb60 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f14fdf0_0 .net *"_ivl_0", 15 0, L_0x5c027f19a700;  1 drivers
L_0x76d892ece4e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f14fed0_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ece4e0;  1 drivers
L_0x76d892ece498 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f14f870_0 .net *"_ivl_3", 7 0, L_0x76d892ece498;  1 drivers
L_0x76d892ed0388 .functor BUFT 1, C4<0000000000000110>, C4<0>, C4<0>, C4<0>;
v0x5c027f14f940_0 .net *"_ivl_4", 15 0, L_0x76d892ed0388;  1 drivers
v0x5c027f14f330_0 .net "acc_in", 23 0, v0x5c027f0e6020_0;  alias, 1 drivers
v0x5c027f14ed70_0 .net "acc_out", 23 0, v0x5c027f14ee30_0;  alias, 1 drivers
v0x5c027f14ee30_0 .var "acc_out_r", 23 0;
L_0x76d892ece528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c027f14e7f0_0 .net "clear", 0 0, L_0x76d892ece528;  1 drivers
v0x5c027f14e8b0_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f14e2a0_0 .net "coeff", 7 0, L_0x76d892ecf9b0;  alias, 1 drivers
v0x5c027f14e340_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f14dd20_0 .net "pixel", 7 0, L_0x5c027f1a2e20;  alias, 1 drivers
v0x5c027f14d770_0 .net "product", 15 0, L_0x5c027f19a960;  1 drivers
v0x5c027f14d830_0 .net "product_ext", 23 0, L_0x5c027f19aa80;  1 drivers
v0x5c027f14d1f0_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f14d2c0_0 .net "sum", 23 0, L_0x5c027f19abf0;  1 drivers
L_0x5c027f19a700 .concat [ 8 8 0 0], L_0x5c027f1a2e20, L_0x76d892ece498;
L_0x5c027f19a960 .arith/mult 16, L_0x5c027f19a700, L_0x76d892ed0388;
L_0x5c027f19aa80 .concat [ 16 8 0 0], L_0x5c027f19a960, L_0x76d892ece4e0;
L_0x5c027f19abf0 .arith/sum 24, v0x5c027f0e6020_0, L_0x5c027f19aa80;
S_0x5c027f12f280 .scope generate, "g_col[3]" "g_col[3]" 4 87, 4 87 0, S_0x5c027f15c660;
 .timescale -9 -9;
P_0x5c027f14cd80 .param/l "gc" 1 4 87, +C4<011>;
S_0x5c027f1331a0 .scope module, "u_pe" "pe" 4 94, 5 1 0, S_0x5c027f12f280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f143a00 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f143a40 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f143a80 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f14bbf0_0 .net *"_ivl_0", 15 0, L_0x5c027f19ad30;  1 drivers
L_0x76d892ece5b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f14bcd0_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ece5b8;  1 drivers
L_0x76d892ece570 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f14b670_0 .net *"_ivl_3", 7 0, L_0x76d892ece570;  1 drivers
L_0x76d892ed03d0 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5c027f14b0f0_0 .net *"_ivl_4", 15 0, L_0x76d892ed03d0;  1 drivers
v0x5c027f14b1d0_0 .net "acc_in", 23 0, v0x5c027f14ee30_0;  alias, 1 drivers
v0x5c027f14ab70_0 .net "acc_out", 23 0, v0x5c027f14ac10_0;  alias, 1 drivers
v0x5c027f14ac10_0 .var "acc_out_r", 23 0;
L_0x76d892ece600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c027f14a5f0_0 .net "clear", 0 0, L_0x76d892ece600;  1 drivers
v0x5c027f14a6b0_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f12b360_0 .net "coeff", 7 0, L_0x76d892ecf9f8;  alias, 1 drivers
v0x5c027f12b420_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f127490_0 .net "pixel", 7 0, L_0x5c027f1a2e20;  alias, 1 drivers
v0x5c027f10f560_0 .net "product", 15 0, L_0x5c027f19ae50;  1 drivers
v0x5c027f10f640_0 .net "product_ext", 23 0, L_0x5c027f19af70;  1 drivers
v0x5c027f11f3f0_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f11f4e0_0 .net "sum", 23 0, L_0x5c027f19b0e0;  1 drivers
L_0x5c027f19ad30 .concat [ 8 8 0 0], L_0x5c027f1a2e20, L_0x76d892ece570;
L_0x5c027f19ae50 .arith/mult 16, L_0x5c027f19ad30, L_0x76d892ed03d0;
L_0x5c027f19af70 .concat [ 16 8 0 0], L_0x5c027f19ae50, L_0x76d892ece5b8;
L_0x5c027f19b0e0 .arith/sum 24, v0x5c027f14ee30_0, L_0x5c027f19af70;
S_0x5c027f123310 .scope generate, "g_col[4]" "g_col[4]" 4 87, 4 87 0, S_0x5c027f15c660;
 .timescale -9 -9;
P_0x5c027f1175b0 .param/l "gc" 1 4 87, +C4<0100>;
S_0x5c027f13b1f0 .scope module, "u_pe" "pe" 4 94, 5 1 0, S_0x5c027f123310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f147920 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f147960 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f1479a0 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f113780_0 .net *"_ivl_0", 15 0, L_0x5c027f19b220;  1 drivers
L_0x76d892ece690 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f0fb7f0_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ece690;  1 drivers
L_0x76d892ece648 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f10b640_0 .net *"_ivl_3", 7 0, L_0x76d892ece648;  1 drivers
L_0x76d892ed0418 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5c027f10b700_0 .net *"_ivl_4", 15 0, L_0x76d892ed0418;  1 drivers
v0x5c027f107720_0 .net "acc_in", 23 0, v0x5c027f14ac10_0;  alias, 1 drivers
v0x5c027f103800_0 .net "acc_out", 23 0, v0x5c027f1038c0_0;  alias, 1 drivers
v0x5c027f1038c0_0 .var "acc_out_r", 23 0;
L_0x76d892ece6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c027f0ff8e0_0 .net "clear", 0 0, L_0x76d892ece6d8;  1 drivers
v0x5c027f0ff9a0_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f0e7970_0 .net "coeff", 7 0, L_0x76d892ecfa40;  alias, 1 drivers
v0x5c027f0e7a50_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f0f7890_0 .net "pixel", 7 0, L_0x5c027f1a2e20;  alias, 1 drivers
v0x5c027f0f7950_0 .net "product", 15 0, L_0x5c027f19b340;  1 drivers
v0x5c027f0f3970_0 .net "product_ext", 23 0, L_0x5c027f19b430;  1 drivers
v0x5c027f0f3a50_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f0efa50_0 .net "sum", 23 0, L_0x5c027f19b5a0;  1 drivers
L_0x5c027f19b220 .concat [ 8 8 0 0], L_0x5c027f1a2e20, L_0x76d892ece648;
L_0x5c027f19b340 .arith/mult 16, L_0x5c027f19b220, L_0x76d892ed0418;
L_0x5c027f19b430 .concat [ 16 8 0 0], L_0x5c027f19b340, L_0x76d892ece690;
L_0x5c027f19b5a0 .arith/sum 24, v0x5c027f14ac10_0, L_0x5c027f19b430;
S_0x5c027f13f110 .scope module, "u_pe0" "pe" 4 76, 5 1 0, S_0x5c027f15c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f162700 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f162740 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f162780 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f15aa40_0 .net *"_ivl_0", 15 0, L_0x5c027f199d10;  1 drivers
L_0x76d892ece2e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f0d76c0_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ece2e8;  1 drivers
L_0x76d892ece2a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f0d77a0_0 .net *"_ivl_3", 7 0, L_0x76d892ece2a0;  1 drivers
L_0x76d892ed02f8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5c027f0d60f0_0 .net *"_ivl_4", 15 0, L_0x76d892ed02f8;  1 drivers
L_0x76d892ece378 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f0d61d0_0 .net "acc_in", 23 0, L_0x76d892ece378;  1 drivers
v0x5c027f0d4af0_0 .net "acc_out", 23 0, v0x5c027f0d4bb0_0;  alias, 1 drivers
v0x5c027f0d4bb0_0 .var "acc_out_r", 23 0;
L_0x76d892ece330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5c027f160160_0 .net "clear", 0 0, L_0x76d892ece330;  1 drivers
v0x5c027f160220_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f15dc10_0 .net "coeff", 7 0, L_0x76d892ecf920;  alias, 1 drivers
v0x5c027f15dcf0_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f1529d0_0 .net "pixel", 7 0, L_0x5c027f1a2e20;  alias, 1 drivers
v0x5c027f154de0_0 .net "product", 15 0, L_0x5c027f199e00;  1 drivers
v0x5c027f154ec0_0 .net "product_ext", 23 0, L_0x5c027f199ef0;  1 drivers
v0x5c027f0d3770_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f0d2840_0 .net "sum", 23 0, L_0x5c027f19a030;  1 drivers
L_0x5c027f199d10 .concat [ 8 8 0 0], L_0x5c027f1a2e20, L_0x76d892ece2a0;
L_0x5c027f199e00 .arith/mult 16, L_0x5c027f199d10, L_0x76d892ed02f8;
L_0x5c027f199ef0 .concat [ 16 8 0 0], L_0x5c027f199e00, L_0x76d892ece2e8;
L_0x5c027f19a030 .arith/sum 24, L_0x76d892ece378, L_0x5c027f199ef0;
S_0x5c027f143030 .scope generate, "g_row[1]" "g_row[1]" 4 70, 4 70 0, S_0x5c027f156cf0;
 .timescale -9 -9;
P_0x5c027f127550 .param/l "gr" 1 4 70, +C4<01>;
S_0x5c027f146f50 .scope generate, "g_col[1]" "g_col[1]" 4 87, 4 87 0, S_0x5c027f143030;
 .timescale -9 -9;
P_0x5c027f14b760 .param/l "gc" 1 4 87, +C4<01>;
S_0x5c027f0de5c0 .scope module, "u_pe" "pe" 4 94, 5 1 0, S_0x5c027f146f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f1546b0 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f1546f0 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f154730 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f154bc0_0 .net *"_ivl_0", 15 0, L_0x5c027f19bd20;  1 drivers
L_0x76d892ece888 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f154ca0_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ece888;  1 drivers
L_0x76d892ece840 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f135c80_0 .net *"_ivl_3", 7 0, L_0x76d892ece840;  1 drivers
L_0x76d892ed04a8 .functor BUFT 1, C4<0000000000010000>, C4<0>, C4<0>, C4<0>;
v0x5c027f135d70_0 .net *"_ivl_4", 15 0, L_0x76d892ed04a8;  1 drivers
v0x5c027f145b10_0 .net "acc_in", 23 0, v0x5c027f166b10_0;  alias, 1 drivers
v0x5c027f145c40_0 .net "acc_out", 23 0, v0x5c027f141bf0_0;  alias, 1 drivers
v0x5c027f141bf0_0 .var "acc_out_r", 23 0;
L_0x76d892ece8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c027f141cb0_0 .net "clear", 0 0, L_0x76d892ece8d0;  1 drivers
v0x5c027f13dcd0_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f13dd70_0 .net "coeff", 7 0, L_0x76d892ecfad0;  alias, 1 drivers
v0x5c027f139db0_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f139e50_0 .net "pixel", 7 0, L_0x5c027f1a2ee0;  alias, 1 drivers
v0x5c027f121ed0_0 .net "product", 15 0, L_0x5c027f19be40;  1 drivers
v0x5c027f121fb0_0 .net "product_ext", 23 0, L_0x5c027f19bf60;  1 drivers
v0x5c027f131d60_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f131e00_0 .net "sum", 23 0, L_0x5c027f19c0a0;  1 drivers
L_0x5c027f19bd20 .concat [ 8 8 0 0], L_0x5c027f1a2ee0, L_0x76d892ece840;
L_0x5c027f19be40 .arith/mult 16, L_0x5c027f19bd20, L_0x76d892ed04a8;
L_0x5c027f19bf60 .concat [ 16 8 0 0], L_0x5c027f19be40, L_0x76d892ece888;
L_0x5c027f19c0a0 .arith/sum 24, v0x5c027f166b10_0, L_0x5c027f19bf60;
S_0x5c027f12de40 .scope generate, "g_col[2]" "g_col[2]" 4 87, 4 87 0, S_0x5c027f143030;
 .timescale -9 -9;
P_0x5c027f129f20 .param/l "gc" 1 4 87, +C4<010>;
S_0x5c027f126000 .scope module, "u_pe" "pe" 4 94, 5 1 0, S_0x5c027f12de40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f10e120 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f10e160 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f10e1a0 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f11a090_0 .net *"_ivl_0", 15 0, L_0x5c027f19c270;  1 drivers
L_0x76d892ece960 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f11a170_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ece960;  1 drivers
L_0x76d892ece918 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f116170_0 .net *"_ivl_3", 7 0, L_0x76d892ece918;  1 drivers
L_0x76d892ed04f0 .functor BUFT 1, C4<0000000000011000>, C4<0>, C4<0>, C4<0>;
v0x5c027f116230_0 .net *"_ivl_4", 15 0, L_0x76d892ed04f0;  1 drivers
v0x5c027f112250_0 .net "acc_in", 23 0, v0x5c027f141bf0_0;  alias, 1 drivers
v0x5c027f112360_0 .net "acc_out", 23 0, v0x5c027f0fa370_0;  alias, 1 drivers
v0x5c027f0fa370_0 .var "acc_out_r", 23 0;
L_0x76d892ece9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c027f0fa450_0 .net "clear", 0 0, L_0x76d892ece9a8;  1 drivers
v0x5c027f10a200_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f10a2a0_0 .net "coeff", 7 0, L_0x76d892ecfb18;  alias, 1 drivers
v0x5c027f1062e0_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f106380_0 .net "pixel", 7 0, L_0x5c027f1a2ee0;  alias, 1 drivers
v0x5c027f1023c0_0 .net "product", 15 0, L_0x5c027f19c4a0;  1 drivers
v0x5c027f102480_0 .net "product_ext", 23 0, L_0x5c027f19c5c0;  1 drivers
v0x5c027f0fe4a0_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f0fe540_0 .net "sum", 23 0, L_0x5c027f19c700;  1 drivers
L_0x5c027f19c270 .concat [ 8 8 0 0], L_0x5c027f1a2ee0, L_0x76d892ece918;
L_0x5c027f19c4a0 .arith/mult 16, L_0x5c027f19c270, L_0x76d892ed04f0;
L_0x5c027f19c5c0 .concat [ 16 8 0 0], L_0x5c027f19c4a0, L_0x76d892ece960;
L_0x5c027f19c700 .arith/sum 24, v0x5c027f141bf0_0, L_0x5c027f19c5c0;
S_0x5c027f0e6530 .scope generate, "g_col[3]" "g_col[3]" 4 87, 4 87 0, S_0x5c027f143030;
 .timescale -9 -9;
P_0x5c027f106440 .param/l "gc" 1 4 87, +C4<011>;
S_0x5c027f0f2530 .scope module, "u_pe" "pe" 4 94, 5 1 0, S_0x5c027f0e6530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f0f64f0 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f0f6530 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f0f6570 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f1359e0_0 .net *"_ivl_0", 15 0, L_0x5c027f19c840;  1 drivers
L_0x76d892ecea38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f145750_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ecea38;  1 drivers
L_0x76d892ece9f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f145810_0 .net *"_ivl_3", 7 0, L_0x76d892ece9f0;  1 drivers
L_0x76d892ed0538 .functor BUFT 1, C4<0000000000010000>, C4<0>, C4<0>, C4<0>;
v0x5c027f141830_0 .net *"_ivl_4", 15 0, L_0x76d892ed0538;  1 drivers
v0x5c027f141910_0 .net "acc_in", 23 0, v0x5c027f0fa370_0;  alias, 1 drivers
v0x5c027f13d910_0 .net "acc_out", 23 0, v0x5c027f13d9d0_0;  alias, 1 drivers
v0x5c027f13d9d0_0 .var "acc_out_r", 23 0;
L_0x76d892ecea80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c027f1399f0_0 .net "clear", 0 0, L_0x76d892ecea80;  1 drivers
v0x5c027f139ab0_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f139b50_0 .net "coeff", 7 0, L_0x76d892ecfb60;  alias, 1 drivers
v0x5c027f121b10_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f121bb0_0 .net "pixel", 7 0, L_0x5c027f1a2ee0;  alias, 1 drivers
v0x5c027f121c70_0 .net "product", 15 0, L_0x5c027f19c990;  1 drivers
v0x5c027f1319a0_0 .net "product_ext", 23 0, L_0x5c027f19cab0;  1 drivers
v0x5c027f131a60_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f131b00_0 .net "sum", 23 0, L_0x5c027f19cc20;  1 drivers
L_0x5c027f19c840 .concat [ 8 8 0 0], L_0x5c027f1a2ee0, L_0x76d892ece9f0;
L_0x5c027f19c990 .arith/mult 16, L_0x5c027f19c840, L_0x76d892ed0538;
L_0x5c027f19cab0 .concat [ 16 8 0 0], L_0x5c027f19c990, L_0x76d892ecea38;
L_0x5c027f19cc20 .arith/sum 24, v0x5c027f0fa370_0, L_0x5c027f19cab0;
S_0x5c027f129b60 .scope generate, "g_col[4]" "g_col[4]" 4 87, 4 87 0, S_0x5c027f143030;
 .timescale -9 -9;
P_0x5c027f129d10 .param/l "gc" 1 4 87, +C4<0100>;
S_0x5c027f125c40 .scope module, "u_pe" "pe" 4 94, 5 1 0, S_0x5c027f129b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f10dd60 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f10dda0 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f10dde0 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f119cd0_0 .net *"_ivl_0", 15 0, L_0x5c027f19cdf0;  1 drivers
L_0x76d892eceb10 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f119db0_0 .net/2u *"_ivl_10", 7 0, L_0x76d892eceb10;  1 drivers
L_0x76d892eceac8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f115db0_0 .net *"_ivl_3", 7 0, L_0x76d892eceac8;  1 drivers
L_0x76d892ed0580 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5c027f115ea0_0 .net *"_ivl_4", 15 0, L_0x76d892ed0580;  1 drivers
v0x5c027f111e90_0 .net "acc_in", 23 0, v0x5c027f13d9d0_0;  alias, 1 drivers
v0x5c027f111fa0_0 .net "acc_out", 23 0, v0x5c027f0f9fb0_0;  alias, 1 drivers
v0x5c027f0f9fb0_0 .var "acc_out_r", 23 0;
L_0x76d892eceb58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c027f0fa090_0 .net "clear", 0 0, L_0x76d892eceb58;  1 drivers
v0x5c027f109e40_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f109ee0_0 .net "coeff", 7 0, L_0x76d892ecfba8;  alias, 1 drivers
v0x5c027f105f20_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f102000_0 .net "pixel", 7 0, L_0x5c027f1a2ee0;  alias, 1 drivers
v0x5c027f1020c0_0 .net "product", 15 0, L_0x5c027f19cf40;  1 drivers
v0x5c027f0fe0e0_0 .net "product_ext", 23 0, L_0x5c027f19d060;  1 drivers
v0x5c027f0fe1c0_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f0e6280_0 .net "sum", 23 0, L_0x5c027f19d1d0;  1 drivers
L_0x5c027f19cdf0 .concat [ 8 8 0 0], L_0x5c027f1a2ee0, L_0x76d892eceac8;
L_0x5c027f19cf40 .arith/mult 16, L_0x5c027f19cdf0, L_0x76d892ed0580;
L_0x5c027f19d060 .concat [ 16 8 0 0], L_0x5c027f19cf40, L_0x76d892eceb10;
L_0x5c027f19d1d0 .arith/sum 24, v0x5c027f13d9d0_0, L_0x5c027f19d060;
S_0x5c027f0f6090 .scope module, "u_pe0" "pe" 4 76, 5 1 0, S_0x5c027f143030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f0f2170 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f0f21b0 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f0f21f0 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f0ee320_0 .net *"_ivl_0", 15 0, L_0x5c027f19b7c0;  1 drivers
L_0x76d892ece768 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f1667d0_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ece768;  1 drivers
L_0x76d892ece720 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f166870_0 .net *"_ivl_3", 7 0, L_0x76d892ece720;  1 drivers
L_0x76d892ed0460 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5c027f166910_0 .net *"_ivl_4", 15 0, L_0x76d892ed0460;  1 drivers
L_0x76d892ece7f8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f1669b0_0 .net "acc_in", 23 0, L_0x76d892ece7f8;  1 drivers
v0x5c027f166a50_0 .net "acc_out", 23 0, v0x5c027f166b10_0;  alias, 1 drivers
v0x5c027f166b10_0 .var "acc_out_r", 23 0;
L_0x76d892ece7b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5c027f166bd0_0 .net "clear", 0 0, L_0x76d892ece7b0;  1 drivers
v0x5c027f166c90_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f166d30_0 .net "coeff", 7 0, L_0x76d892ecfa88;  alias, 1 drivers
v0x5c027f166e10_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f166eb0_0 .net "pixel", 7 0, L_0x5c027f1a2ee0;  alias, 1 drivers
v0x5c027f166f70_0 .net "product", 15 0, L_0x5c027f19b8b0;  1 drivers
v0x5c027f167050_0 .net "product_ext", 23 0, L_0x5c027f19b9d0;  1 drivers
v0x5c027f167130_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f1671d0_0 .net "sum", 23 0, L_0x5c027f19bb40;  1 drivers
L_0x5c027f19b7c0 .concat [ 8 8 0 0], L_0x5c027f1a2ee0, L_0x76d892ece720;
L_0x5c027f19b8b0 .arith/mult 16, L_0x5c027f19b7c0, L_0x76d892ed0460;
L_0x5c027f19b9d0 .concat [ 16 8 0 0], L_0x5c027f19b8b0, L_0x76d892ece768;
L_0x5c027f19bb40 .arith/sum 24, L_0x76d892ece7f8, L_0x5c027f19b9d0;
S_0x5c027f1673b0 .scope generate, "g_row[2]" "g_row[2]" 4 70, 4 70 0, S_0x5c027f156cf0;
 .timescale -9 -9;
P_0x5c027f0fe260 .param/l "gr" 1 4 70, +C4<010>;
S_0x5c027f1675f0 .scope generate, "g_col[1]" "g_col[1]" 4 87, 4 87 0, S_0x5c027f1673b0;
 .timescale -9 -9;
P_0x5c027f1677f0 .param/l "gc" 1 4 87, +C4<01>;
S_0x5c027f1678d0 .scope module, "u_pe" "pe" 4 94, 5 1 0, S_0x5c027f1675f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f167ab0 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f167af0 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f167b30 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f167df0_0 .net *"_ivl_0", 15 0, L_0x5c027f19d980;  1 drivers
L_0x76d892eced08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f167ef0_0 .net/2u *"_ivl_10", 7 0, L_0x76d892eced08;  1 drivers
L_0x76d892ececc0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f167fd0_0 .net *"_ivl_3", 7 0, L_0x76d892ececc0;  1 drivers
L_0x76d892ed0610 .functor BUFT 1, C4<0000000000011000>, C4<0>, C4<0>, C4<0>;
v0x5c027f1680c0_0 .net *"_ivl_4", 15 0, L_0x76d892ed0610;  1 drivers
v0x5c027f1681a0_0 .net "acc_in", 23 0, v0x5c027f16dc00_0;  alias, 1 drivers
v0x5c027f1682d0_0 .net "acc_out", 23 0, v0x5c027f1683b0_0;  alias, 1 drivers
v0x5c027f1683b0_0 .var "acc_out_r", 23 0;
L_0x76d892eced50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c027f168490_0 .net "clear", 0 0, L_0x76d892eced50;  1 drivers
v0x5c027f168550_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f1685f0_0 .net "coeff", 7 0, L_0x76d892ecfc38;  alias, 1 drivers
v0x5c027f1686d0_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f168770_0 .net "pixel", 7 0, L_0x5c027f1a2fa0;  alias, 1 drivers
v0x5c027f168850_0 .net "product", 15 0, L_0x5c027f19daa0;  1 drivers
v0x5c027f168930_0 .net "product_ext", 23 0, L_0x5c027f19dbc0;  1 drivers
v0x5c027f168a10_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f168ab0_0 .net "sum", 23 0, L_0x5c027f19dd30;  1 drivers
L_0x5c027f19d980 .concat [ 8 8 0 0], L_0x5c027f1a2fa0, L_0x76d892ececc0;
L_0x5c027f19daa0 .arith/mult 16, L_0x5c027f19d980, L_0x76d892ed0610;
L_0x5c027f19dbc0 .concat [ 16 8 0 0], L_0x5c027f19daa0, L_0x76d892eced08;
L_0x5c027f19dd30 .arith/sum 24, v0x5c027f16dc00_0, L_0x5c027f19dbc0;
S_0x5c027f168c90 .scope generate, "g_col[2]" "g_col[2]" 4 87, 4 87 0, S_0x5c027f1673b0;
 .timescale -9 -9;
P_0x5c027f168e60 .param/l "gc" 1 4 87, +C4<010>;
S_0x5c027f168f20 .scope module, "u_pe" "pe" 4 94, 5 1 0, S_0x5c027f168c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f169100 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f169140 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f169180 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f1694d0_0 .net *"_ivl_0", 15 0, L_0x5c027f19df00;  1 drivers
L_0x76d892ecede0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f1695d0_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ecede0;  1 drivers
L_0x76d892eced98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f1696b0_0 .net *"_ivl_3", 7 0, L_0x76d892eced98;  1 drivers
L_0x76d892ed0658 .functor BUFT 1, C4<0000000000100100>, C4<0>, C4<0>, C4<0>;
v0x5c027f1697a0_0 .net *"_ivl_4", 15 0, L_0x76d892ed0658;  1 drivers
v0x5c027f169880_0 .net "acc_in", 23 0, v0x5c027f1683b0_0;  alias, 1 drivers
v0x5c027f169990_0 .net "acc_out", 23 0, v0x5c027f169a50_0;  alias, 1 drivers
v0x5c027f169a50_0 .var "acc_out_r", 23 0;
L_0x76d892ecee28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c027f169b30_0 .net "clear", 0 0, L_0x76d892ecee28;  1 drivers
v0x5c027f169bf0_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f169c90_0 .net "coeff", 7 0, L_0x76d892ecfc80;  alias, 1 drivers
v0x5c027f169d70_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f169e10_0 .net "pixel", 7 0, L_0x5c027f1a2fa0;  alias, 1 drivers
v0x5c027f169f00_0 .net "product", 15 0, L_0x5c027f19e050;  1 drivers
v0x5c027f169fc0_0 .net "product_ext", 23 0, L_0x5c027f19e170;  1 drivers
v0x5c027f16a0a0_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f16a140_0 .net "sum", 23 0, L_0x5c027f19e2e0;  1 drivers
L_0x5c027f19df00 .concat [ 8 8 0 0], L_0x5c027f1a2fa0, L_0x76d892eced98;
L_0x5c027f19e050 .arith/mult 16, L_0x5c027f19df00, L_0x76d892ed0658;
L_0x5c027f19e170 .concat [ 16 8 0 0], L_0x5c027f19e050, L_0x76d892ecede0;
L_0x5c027f19e2e0 .arith/sum 24, v0x5c027f1683b0_0, L_0x5c027f19e170;
S_0x5c027f16a320 .scope generate, "g_col[3]" "g_col[3]" 4 87, 4 87 0, S_0x5c027f1673b0;
 .timescale -9 -9;
P_0x5c027f16a500 .param/l "gc" 1 4 87, +C4<011>;
S_0x5c027f16a5c0 .scope module, "u_pe" "pe" 4 94, 5 1 0, S_0x5c027f16a320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f16a7a0 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f16a7e0 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f16a820 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f16aba0_0 .net *"_ivl_0", 15 0, L_0x5c027f19e420;  1 drivers
L_0x76d892eceeb8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f16aca0_0 .net/2u *"_ivl_10", 7 0, L_0x76d892eceeb8;  1 drivers
L_0x76d892ecee70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f16ad80_0 .net *"_ivl_3", 7 0, L_0x76d892ecee70;  1 drivers
L_0x76d892ed06a0 .functor BUFT 1, C4<0000000000011000>, C4<0>, C4<0>, C4<0>;
v0x5c027f16ae70_0 .net *"_ivl_4", 15 0, L_0x76d892ed06a0;  1 drivers
v0x5c027f16af50_0 .net "acc_in", 23 0, v0x5c027f169a50_0;  alias, 1 drivers
v0x5c027f16b060_0 .net "acc_out", 23 0, v0x5c027f16b120_0;  alias, 1 drivers
v0x5c027f16b120_0 .var "acc_out_r", 23 0;
L_0x76d892ecef00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c027f16b200_0 .net "clear", 0 0, L_0x76d892ecef00;  1 drivers
v0x5c027f16b2c0_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f16b360_0 .net "coeff", 7 0, L_0x76d892ecfcc8;  alias, 1 drivers
v0x5c027f16b440_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f16b4e0_0 .net "pixel", 7 0, L_0x5c027f1a2fa0;  alias, 1 drivers
v0x5c027f16b5a0_0 .net "product", 15 0, L_0x5c027f19e570;  1 drivers
v0x5c027f16b680_0 .net "product_ext", 23 0, L_0x5c027f19e690;  1 drivers
v0x5c027f16b760_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f16b800_0 .net "sum", 23 0, L_0x5c027f19e800;  1 drivers
L_0x5c027f19e420 .concat [ 8 8 0 0], L_0x5c027f1a2fa0, L_0x76d892ecee70;
L_0x5c027f19e570 .arith/mult 16, L_0x5c027f19e420, L_0x76d892ed06a0;
L_0x5c027f19e690 .concat [ 16 8 0 0], L_0x5c027f19e570, L_0x76d892eceeb8;
L_0x5c027f19e800 .arith/sum 24, v0x5c027f169a50_0, L_0x5c027f19e690;
S_0x5c027f16ba30 .scope generate, "g_col[4]" "g_col[4]" 4 87, 4 87 0, S_0x5c027f1673b0;
 .timescale -9 -9;
P_0x5c027f16bbe0 .param/l "gc" 1 4 87, +C4<0100>;
S_0x5c027f16bcc0 .scope module, "u_pe" "pe" 4 94, 5 1 0, S_0x5c027f16ba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f16bea0 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f16bee0 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f16bf20 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f16c270_0 .net *"_ivl_0", 15 0, L_0x5c027f19e9d0;  1 drivers
L_0x76d892ecef90 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f16c370_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ecef90;  1 drivers
L_0x76d892ecef48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f16c450_0 .net *"_ivl_3", 7 0, L_0x76d892ecef48;  1 drivers
L_0x76d892ed06e8 .functor BUFT 1, C4<0000000000000110>, C4<0>, C4<0>, C4<0>;
v0x5c027f16c540_0 .net *"_ivl_4", 15 0, L_0x76d892ed06e8;  1 drivers
v0x5c027f16c620_0 .net "acc_in", 23 0, v0x5c027f16b120_0;  alias, 1 drivers
v0x5c027f16c730_0 .net "acc_out", 23 0, v0x5c027f16c7f0_0;  alias, 1 drivers
v0x5c027f16c7f0_0 .var "acc_out_r", 23 0;
L_0x76d892ecefd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c027f16c8d0_0 .net "clear", 0 0, L_0x76d892ecefd8;  1 drivers
v0x5c027f16c990_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f16ca30_0 .net "coeff", 7 0, L_0x76d892ecfd10;  alias, 1 drivers
v0x5c027f16cb10_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f16cbb0_0 .net "pixel", 7 0, L_0x5c027f1a2fa0;  alias, 1 drivers
v0x5c027f16cc70_0 .net "product", 15 0, L_0x5c027f19eb20;  1 drivers
v0x5c027f16cd50_0 .net "product_ext", 23 0, L_0x5c027f19ec40;  1 drivers
v0x5c027f16ce30_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f16ced0_0 .net "sum", 23 0, L_0x5c027f19edb0;  1 drivers
L_0x5c027f19e9d0 .concat [ 8 8 0 0], L_0x5c027f1a2fa0, L_0x76d892ecef48;
L_0x5c027f19eb20 .arith/mult 16, L_0x5c027f19e9d0, L_0x76d892ed06e8;
L_0x5c027f19ec40 .concat [ 16 8 0 0], L_0x5c027f19eb20, L_0x76d892ecef90;
L_0x5c027f19edb0 .arith/sum 24, v0x5c027f16b120_0, L_0x5c027f19ec40;
S_0x5c027f16d0b0 .scope module, "u_pe0" "pe" 4 76, 5 1 0, S_0x5c027f1673b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f16d290 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f16d2d0 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f16d310 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f16d660_0 .net *"_ivl_0", 15 0, L_0x5c027f19d3f0;  1 drivers
L_0x76d892ecebe8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f16d760_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ecebe8;  1 drivers
L_0x76d892eceba0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f16d840_0 .net *"_ivl_3", 7 0, L_0x76d892eceba0;  1 drivers
L_0x76d892ed05c8 .functor BUFT 1, C4<0000000000000110>, C4<0>, C4<0>, C4<0>;
v0x5c027f16d930_0 .net *"_ivl_4", 15 0, L_0x76d892ed05c8;  1 drivers
L_0x76d892ecec78 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f16da10_0 .net "acc_in", 23 0, L_0x76d892ecec78;  1 drivers
v0x5c027f16db40_0 .net "acc_out", 23 0, v0x5c027f16dc00_0;  alias, 1 drivers
v0x5c027f16dc00_0 .var "acc_out_r", 23 0;
L_0x76d892ecec30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5c027f16dcc0_0 .net "clear", 0 0, L_0x76d892ecec30;  1 drivers
v0x5c027f16dd80_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f16de20_0 .net "coeff", 7 0, L_0x76d892ecfbf0;  alias, 1 drivers
v0x5c027f16df00_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f16dfa0_0 .net "pixel", 7 0, L_0x5c027f1a2fa0;  alias, 1 drivers
v0x5c027f16e0f0_0 .net "product", 15 0, L_0x5c027f19d4e0;  1 drivers
v0x5c027f16e1d0_0 .net "product_ext", 23 0, L_0x5c027f19d600;  1 drivers
v0x5c027f16e2b0_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f16e350_0 .net "sum", 23 0, L_0x5c027f19d770;  1 drivers
L_0x5c027f19d3f0 .concat [ 8 8 0 0], L_0x5c027f1a2fa0, L_0x76d892eceba0;
L_0x5c027f19d4e0 .arith/mult 16, L_0x5c027f19d3f0, L_0x76d892ed05c8;
L_0x5c027f19d600 .concat [ 16 8 0 0], L_0x5c027f19d4e0, L_0x76d892ecebe8;
L_0x5c027f19d770 .arith/sum 24, L_0x76d892ecec78, L_0x5c027f19d600;
S_0x5c027f16e530 .scope generate, "g_row[3]" "g_row[3]" 4 70, 4 70 0, S_0x5c027f156cf0;
 .timescale -9 -9;
P_0x5c027f16dab0 .param/l "gr" 1 4 70, +C4<011>;
S_0x5c027f16e770 .scope generate, "g_col[1]" "g_col[1]" 4 87, 4 87 0, S_0x5c027f16e530;
 .timescale -9 -9;
P_0x5c027f16e970 .param/l "gc" 1 4 87, +C4<01>;
S_0x5c027f16ea50 .scope module, "u_pe" "pe" 4 94, 5 1 0, S_0x5c027f16e770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f16ec30 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f16ec70 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f16ecb0 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f16f030_0 .net *"_ivl_0", 15 0, L_0x5c027f19f590;  1 drivers
L_0x76d892ecf188 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f16f130_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ecf188;  1 drivers
L_0x76d892ecf140 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f16f210_0 .net *"_ivl_3", 7 0, L_0x76d892ecf140;  1 drivers
L_0x76d892ed0778 .functor BUFT 1, C4<0000000000010000>, C4<0>, C4<0>, C4<0>;
v0x5c027f16f300_0 .net *"_ivl_4", 15 0, L_0x76d892ed0778;  1 drivers
v0x5c027f16f3e0_0 .net "acc_in", 23 0, v0x5c027f175470_0;  alias, 1 drivers
v0x5c027f16f510_0 .net "acc_out", 23 0, v0x5c027f16f5f0_0;  alias, 1 drivers
v0x5c027f16f5f0_0 .var "acc_out_r", 23 0;
L_0x76d892ecf1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c027f16f6d0_0 .net "clear", 0 0, L_0x76d892ecf1d0;  1 drivers
v0x5c027f16f790_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f16f830_0 .net "coeff", 7 0, L_0x76d892ecfda0;  alias, 1 drivers
v0x5c027f16f910_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f16f9b0_0 .net "pixel", 7 0, L_0x5c027f1a3060;  alias, 1 drivers
v0x5c027f16fa90_0 .net "product", 15 0, L_0x5c027f19f6b0;  1 drivers
v0x5c027f16fb70_0 .net "product_ext", 23 0, L_0x5c027f19f7d0;  1 drivers
v0x5c027f16fc50_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f16fcf0_0 .net "sum", 23 0, L_0x5c027f19f940;  1 drivers
L_0x5c027f19f590 .concat [ 8 8 0 0], L_0x5c027f1a3060, L_0x76d892ecf140;
L_0x5c027f19f6b0 .arith/mult 16, L_0x5c027f19f590, L_0x76d892ed0778;
L_0x5c027f19f7d0 .concat [ 16 8 0 0], L_0x5c027f19f6b0, L_0x76d892ecf188;
L_0x5c027f19f940 .arith/sum 24, v0x5c027f175470_0, L_0x5c027f19f7d0;
S_0x5c027f16fed0 .scope generate, "g_col[2]" "g_col[2]" 4 87, 4 87 0, S_0x5c027f16e530;
 .timescale -9 -9;
P_0x5c027f1700a0 .param/l "gc" 1 4 87, +C4<010>;
S_0x5c027f170160 .scope module, "u_pe" "pe" 4 94, 5 1 0, S_0x5c027f16fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f170340 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f170380 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f1703c0 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f170710_0 .net *"_ivl_0", 15 0, L_0x5c027f19fb10;  1 drivers
L_0x76d892ecf260 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f170810_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ecf260;  1 drivers
L_0x76d892ecf218 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f1708f0_0 .net *"_ivl_3", 7 0, L_0x76d892ecf218;  1 drivers
L_0x76d892ed07c0 .functor BUFT 1, C4<0000000000011000>, C4<0>, C4<0>, C4<0>;
v0x5c027f1709e0_0 .net *"_ivl_4", 15 0, L_0x76d892ed07c0;  1 drivers
v0x5c027f170ac0_0 .net "acc_in", 23 0, v0x5c027f16f5f0_0;  alias, 1 drivers
v0x5c027f170bd0_0 .net "acc_out", 23 0, v0x5c027f170c90_0;  alias, 1 drivers
v0x5c027f170c90_0 .var "acc_out_r", 23 0;
L_0x76d892ecf2a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c027f170d70_0 .net "clear", 0 0, L_0x76d892ecf2a8;  1 drivers
v0x5c027f170e30_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f1710e0_0 .net "coeff", 7 0, L_0x76d892ecfde8;  alias, 1 drivers
v0x5c027f1711c0_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f171470_0 .net "pixel", 7 0, L_0x5c027f1a3060;  alias, 1 drivers
v0x5c027f171560_0 .net "product", 15 0, L_0x5c027f1a0180;  1 drivers
v0x5c027f171620_0 .net "product_ext", 23 0, L_0x5c027f1a0270;  1 drivers
v0x5c027f171700_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f1719b0_0 .net "sum", 23 0, L_0x5c027f1a03b0;  1 drivers
L_0x5c027f19fb10 .concat [ 8 8 0 0], L_0x5c027f1a3060, L_0x76d892ecf218;
L_0x5c027f1a0180 .arith/mult 16, L_0x5c027f19fb10, L_0x76d892ed07c0;
L_0x5c027f1a0270 .concat [ 16 8 0 0], L_0x5c027f1a0180, L_0x76d892ecf260;
L_0x5c027f1a03b0 .arith/sum 24, v0x5c027f16f5f0_0, L_0x5c027f1a0270;
S_0x5c027f171b90 .scope generate, "g_col[3]" "g_col[3]" 4 87, 4 87 0, S_0x5c027f16e530;
 .timescale -9 -9;
P_0x5c027f171d70 .param/l "gc" 1 4 87, +C4<011>;
S_0x5c027f171e30 .scope module, "u_pe" "pe" 4 94, 5 1 0, S_0x5c027f171b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f172010 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f172050 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f172090 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f172410_0 .net *"_ivl_0", 15 0, L_0x5c027f1a0550;  1 drivers
L_0x76d892ecf338 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f172510_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ecf338;  1 drivers
L_0x76d892ecf2f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f1725f0_0 .net *"_ivl_3", 7 0, L_0x76d892ecf2f0;  1 drivers
L_0x76d892ed0808 .functor BUFT 1, C4<0000000000010000>, C4<0>, C4<0>, C4<0>;
v0x5c027f1726e0_0 .net *"_ivl_4", 15 0, L_0x76d892ed0808;  1 drivers
v0x5c027f1727c0_0 .net "acc_in", 23 0, v0x5c027f170c90_0;  alias, 1 drivers
v0x5c027f1728d0_0 .net "acc_out", 23 0, v0x5c027f172990_0;  alias, 1 drivers
v0x5c027f172990_0 .var "acc_out_r", 23 0;
L_0x76d892ecf380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c027f172a70_0 .net "clear", 0 0, L_0x76d892ecf380;  1 drivers
v0x5c027f172b30_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f172bd0_0 .net "coeff", 7 0, L_0x76d892ecfe30;  alias, 1 drivers
v0x5c027f172cb0_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f172d50_0 .net "pixel", 7 0, L_0x5c027f1a3060;  alias, 1 drivers
v0x5c027f172e10_0 .net "product", 15 0, L_0x5c027f1a06a0;  1 drivers
v0x5c027f172ef0_0 .net "product_ext", 23 0, L_0x5c027f1a07c0;  1 drivers
v0x5c027f172fd0_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f173070_0 .net "sum", 23 0, L_0x5c027f1a0930;  1 drivers
L_0x5c027f1a0550 .concat [ 8 8 0 0], L_0x5c027f1a3060, L_0x76d892ecf2f0;
L_0x5c027f1a06a0 .arith/mult 16, L_0x5c027f1a0550, L_0x76d892ed0808;
L_0x5c027f1a07c0 .concat [ 16 8 0 0], L_0x5c027f1a06a0, L_0x76d892ecf338;
L_0x5c027f1a0930 .arith/sum 24, v0x5c027f170c90_0, L_0x5c027f1a07c0;
S_0x5c027f1732a0 .scope generate, "g_col[4]" "g_col[4]" 4 87, 4 87 0, S_0x5c027f16e530;
 .timescale -9 -9;
P_0x5c027f173450 .param/l "gc" 1 4 87, +C4<0100>;
S_0x5c027f173530 .scope module, "u_pe" "pe" 4 94, 5 1 0, S_0x5c027f1732a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f173710 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f173750 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f173790 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f173ae0_0 .net *"_ivl_0", 15 0, L_0x5c027f1a0b00;  1 drivers
L_0x76d892ecf410 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f173be0_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ecf410;  1 drivers
L_0x76d892ecf3c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f173cc0_0 .net *"_ivl_3", 7 0, L_0x76d892ecf3c8;  1 drivers
L_0x76d892ed0850 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5c027f173db0_0 .net *"_ivl_4", 15 0, L_0x76d892ed0850;  1 drivers
v0x5c027f173e90_0 .net "acc_in", 23 0, v0x5c027f172990_0;  alias, 1 drivers
v0x5c027f173fa0_0 .net "acc_out", 23 0, v0x5c027f174060_0;  alias, 1 drivers
v0x5c027f174060_0 .var "acc_out_r", 23 0;
L_0x76d892ecf458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c027f174140_0 .net "clear", 0 0, L_0x76d892ecf458;  1 drivers
v0x5c027f174200_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f1742a0_0 .net "coeff", 7 0, L_0x76d892ecfe78;  alias, 1 drivers
v0x5c027f174380_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f174420_0 .net "pixel", 7 0, L_0x5c027f1a3060;  alias, 1 drivers
v0x5c027f1744e0_0 .net "product", 15 0, L_0x5c027f1a0c50;  1 drivers
v0x5c027f1745c0_0 .net "product_ext", 23 0, L_0x5c027f1a0d70;  1 drivers
v0x5c027f1746a0_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f174740_0 .net "sum", 23 0, L_0x5c027f1a0ee0;  1 drivers
L_0x5c027f1a0b00 .concat [ 8 8 0 0], L_0x5c027f1a3060, L_0x76d892ecf3c8;
L_0x5c027f1a0c50 .arith/mult 16, L_0x5c027f1a0b00, L_0x76d892ed0850;
L_0x5c027f1a0d70 .concat [ 16 8 0 0], L_0x5c027f1a0c50, L_0x76d892ecf410;
L_0x5c027f1a0ee0 .arith/sum 24, v0x5c027f172990_0, L_0x5c027f1a0d70;
S_0x5c027f174920 .scope module, "u_pe0" "pe" 4 76, 5 1 0, S_0x5c027f16e530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f174b00 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f174b40 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f174b80 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f174ed0_0 .net *"_ivl_0", 15 0, L_0x5c027f19efd0;  1 drivers
L_0x76d892ecf068 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f174fd0_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ecf068;  1 drivers
L_0x76d892ecf020 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f1750b0_0 .net *"_ivl_3", 7 0, L_0x76d892ecf020;  1 drivers
L_0x76d892ed0730 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5c027f1751a0_0 .net *"_ivl_4", 15 0, L_0x76d892ed0730;  1 drivers
L_0x76d892ecf0f8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f175280_0 .net "acc_in", 23 0, L_0x76d892ecf0f8;  1 drivers
v0x5c027f1753b0_0 .net "acc_out", 23 0, v0x5c027f175470_0;  alias, 1 drivers
v0x5c027f175470_0 .var "acc_out_r", 23 0;
L_0x76d892ecf0b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5c027f175530_0 .net "clear", 0 0, L_0x76d892ecf0b0;  1 drivers
v0x5c027f1755f0_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f175690_0 .net "coeff", 7 0, L_0x76d892ecfd58;  alias, 1 drivers
v0x5c027f175770_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f175810_0 .net "pixel", 7 0, L_0x5c027f1a3060;  alias, 1 drivers
v0x5c027f175960_0 .net "product", 15 0, L_0x5c027f19f0f0;  1 drivers
v0x5c027f175a40_0 .net "product_ext", 23 0, L_0x5c027f19f210;  1 drivers
v0x5c027f175b20_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f175bc0_0 .net "sum", 23 0, L_0x5c027f19f380;  1 drivers
L_0x5c027f19efd0 .concat [ 8 8 0 0], L_0x5c027f1a3060, L_0x76d892ecf020;
L_0x5c027f19f0f0 .arith/mult 16, L_0x5c027f19efd0, L_0x76d892ed0730;
L_0x5c027f19f210 .concat [ 16 8 0 0], L_0x5c027f19f0f0, L_0x76d892ecf068;
L_0x5c027f19f380 .arith/sum 24, L_0x76d892ecf0f8, L_0x5c027f19f210;
S_0x5c027f175da0 .scope generate, "g_row[4]" "g_row[4]" 4 70, 4 70 0, S_0x5c027f156cf0;
 .timescale -9 -9;
P_0x5c027f175f50 .param/l "gr" 1 4 70, +C4<0100>;
S_0x5c027f176030 .scope generate, "g_col[1]" "g_col[1]" 4 87, 4 87 0, S_0x5c027f175da0;
 .timescale -9 -9;
P_0x5c027f176230 .param/l "gc" 1 4 87, +C4<01>;
S_0x5c027f176310 .scope module, "u_pe" "pe" 4 94, 5 1 0, S_0x5c027f176030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f1764f0 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f176530 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f176570 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f1768c0_0 .net *"_ivl_0", 15 0, L_0x5c027f1a16c0;  1 drivers
L_0x76d892ecf608 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f1769c0_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ecf608;  1 drivers
L_0x76d892ecf5c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f176aa0_0 .net *"_ivl_3", 7 0, L_0x76d892ecf5c0;  1 drivers
L_0x76d892ed08e0 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5c027f176b90_0 .net *"_ivl_4", 15 0, L_0x76d892ed08e0;  1 drivers
v0x5c027f176c70_0 .net "acc_in", 23 0, v0x5c027f17c6d0_0;  alias, 1 drivers
v0x5c027f176da0_0 .net "acc_out", 23 0, v0x5c027f176e80_0;  alias, 1 drivers
v0x5c027f176e80_0 .var "acc_out_r", 23 0;
L_0x76d892ecf650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c027f176f60_0 .net "clear", 0 0, L_0x76d892ecf650;  1 drivers
v0x5c027f177020_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f1770c0_0 .net "coeff", 7 0, L_0x76d892ecff08;  alias, 1 drivers
v0x5c027f1771a0_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f177240_0 .net "pixel", 7 0, L_0x5c027f1a3120;  alias, 1 drivers
v0x5c027f177320_0 .net "product", 15 0, L_0x5c027f1a17e0;  1 drivers
v0x5c027f177400_0 .net "product_ext", 23 0, L_0x5c027f1a1900;  1 drivers
v0x5c027f1774e0_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f177580_0 .net "sum", 23 0, L_0x5c027f1a1a70;  1 drivers
L_0x5c027f1a16c0 .concat [ 8 8 0 0], L_0x5c027f1a3120, L_0x76d892ecf5c0;
L_0x5c027f1a17e0 .arith/mult 16, L_0x5c027f1a16c0, L_0x76d892ed08e0;
L_0x5c027f1a1900 .concat [ 16 8 0 0], L_0x5c027f1a17e0, L_0x76d892ecf608;
L_0x5c027f1a1a70 .arith/sum 24, v0x5c027f17c6d0_0, L_0x5c027f1a1900;
S_0x5c027f177760 .scope generate, "g_col[2]" "g_col[2]" 4 87, 4 87 0, S_0x5c027f175da0;
 .timescale -9 -9;
P_0x5c027f177930 .param/l "gc" 1 4 87, +C4<010>;
S_0x5c027f1779f0 .scope module, "u_pe" "pe" 4 94, 5 1 0, S_0x5c027f177760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f177bd0 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f177c10 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f177c50 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f177fa0_0 .net *"_ivl_0", 15 0, L_0x5c027f1a1c40;  1 drivers
L_0x76d892ecf6e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f1780a0_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ecf6e0;  1 drivers
L_0x76d892ecf698 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f178180_0 .net *"_ivl_3", 7 0, L_0x76d892ecf698;  1 drivers
L_0x76d892ed0928 .functor BUFT 1, C4<0000000000000110>, C4<0>, C4<0>, C4<0>;
v0x5c027f178270_0 .net *"_ivl_4", 15 0, L_0x76d892ed0928;  1 drivers
v0x5c027f178350_0 .net "acc_in", 23 0, v0x5c027f176e80_0;  alias, 1 drivers
v0x5c027f178460_0 .net "acc_out", 23 0, v0x5c027f178520_0;  alias, 1 drivers
v0x5c027f178520_0 .var "acc_out_r", 23 0;
L_0x76d892ecf728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c027f178600_0 .net "clear", 0 0, L_0x76d892ecf728;  1 drivers
v0x5c027f1786c0_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f178760_0 .net "coeff", 7 0, L_0x76d892ecff50;  alias, 1 drivers
v0x5c027f178840_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f1788e0_0 .net "pixel", 7 0, L_0x5c027f1a3120;  alias, 1 drivers
v0x5c027f1789d0_0 .net "product", 15 0, L_0x5c027f1a1ea0;  1 drivers
v0x5c027f178a90_0 .net "product_ext", 23 0, L_0x5c027f1a1fc0;  1 drivers
v0x5c027f178b70_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f178c10_0 .net "sum", 23 0, L_0x5c027f1a2130;  1 drivers
L_0x5c027f1a1c40 .concat [ 8 8 0 0], L_0x5c027f1a3120, L_0x76d892ecf698;
L_0x5c027f1a1ea0 .arith/mult 16, L_0x5c027f1a1c40, L_0x76d892ed0928;
L_0x5c027f1a1fc0 .concat [ 16 8 0 0], L_0x5c027f1a1ea0, L_0x76d892ecf6e0;
L_0x5c027f1a2130 .arith/sum 24, v0x5c027f176e80_0, L_0x5c027f1a1fc0;
S_0x5c027f178df0 .scope generate, "g_col[3]" "g_col[3]" 4 87, 4 87 0, S_0x5c027f175da0;
 .timescale -9 -9;
P_0x5c027f178fd0 .param/l "gc" 1 4 87, +C4<011>;
S_0x5c027f179090 .scope module, "u_pe" "pe" 4 94, 5 1 0, S_0x5c027f178df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f179270 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f1792b0 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f1792f0 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f179670_0 .net *"_ivl_0", 15 0, L_0x5c027f1a2270;  1 drivers
L_0x76d892ecf7b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f179770_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ecf7b8;  1 drivers
L_0x76d892ecf770 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f179850_0 .net *"_ivl_3", 7 0, L_0x76d892ecf770;  1 drivers
L_0x76d892ed0970 .functor BUFT 1, C4<0000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5c027f179940_0 .net *"_ivl_4", 15 0, L_0x76d892ed0970;  1 drivers
v0x5c027f179a20_0 .net "acc_in", 23 0, v0x5c027f178520_0;  alias, 1 drivers
v0x5c027f179b30_0 .net "acc_out", 23 0, v0x5c027f179bf0_0;  alias, 1 drivers
v0x5c027f179bf0_0 .var "acc_out_r", 23 0;
L_0x76d892ecf800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c027f179cd0_0 .net "clear", 0 0, L_0x76d892ecf800;  1 drivers
v0x5c027f179d90_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f179e30_0 .net "coeff", 7 0, L_0x76d892ecff98;  alias, 1 drivers
v0x5c027f179f10_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f179fb0_0 .net "pixel", 7 0, L_0x5c027f1a3120;  alias, 1 drivers
v0x5c027f17a070_0 .net "product", 15 0, L_0x5c027f1a23c0;  1 drivers
v0x5c027f17a150_0 .net "product_ext", 23 0, L_0x5c027f1a24e0;  1 drivers
v0x5c027f17a230_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f17a2d0_0 .net "sum", 23 0, L_0x5c027f1a2650;  1 drivers
L_0x5c027f1a2270 .concat [ 8 8 0 0], L_0x5c027f1a3120, L_0x76d892ecf770;
L_0x5c027f1a23c0 .arith/mult 16, L_0x5c027f1a2270, L_0x76d892ed0970;
L_0x5c027f1a24e0 .concat [ 16 8 0 0], L_0x5c027f1a23c0, L_0x76d892ecf7b8;
L_0x5c027f1a2650 .arith/sum 24, v0x5c027f178520_0, L_0x5c027f1a24e0;
S_0x5c027f17a500 .scope generate, "g_col[4]" "g_col[4]" 4 87, 4 87 0, S_0x5c027f175da0;
 .timescale -9 -9;
P_0x5c027f17a6b0 .param/l "gc" 1 4 87, +C4<0100>;
S_0x5c027f17a790 .scope module, "u_pe" "pe" 4 94, 5 1 0, S_0x5c027f17a500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f17a970 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f17a9b0 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f17a9f0 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f17ad40_0 .net *"_ivl_0", 15 0, L_0x5c027f1a2820;  1 drivers
L_0x76d892ecf890 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f17ae40_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ecf890;  1 drivers
L_0x76d892ecf848 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f17af20_0 .net *"_ivl_3", 7 0, L_0x76d892ecf848;  1 drivers
L_0x76d892ed09b8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5c027f17b010_0 .net *"_ivl_4", 15 0, L_0x76d892ed09b8;  1 drivers
v0x5c027f17b0f0_0 .net "acc_in", 23 0, v0x5c027f179bf0_0;  alias, 1 drivers
v0x5c027f17b200_0 .net "acc_out", 23 0, v0x5c027f17b2c0_0;  alias, 1 drivers
v0x5c027f17b2c0_0 .var "acc_out_r", 23 0;
L_0x76d892ecf8d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c027f17b3a0_0 .net "clear", 0 0, L_0x76d892ecf8d8;  1 drivers
v0x5c027f17b460_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f17b500_0 .net "coeff", 7 0, L_0x76d892ecffe0;  alias, 1 drivers
v0x5c027f17b5e0_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f17b680_0 .net "pixel", 7 0, L_0x5c027f1a3120;  alias, 1 drivers
v0x5c027f17b740_0 .net "product", 15 0, L_0x5c027f1a2970;  1 drivers
v0x5c027f17b820_0 .net "product_ext", 23 0, L_0x5c027f1a2a90;  1 drivers
v0x5c027f17b900_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f17b9a0_0 .net "sum", 23 0, L_0x5c027f1a2c00;  1 drivers
L_0x5c027f1a2820 .concat [ 8 8 0 0], L_0x5c027f1a3120, L_0x76d892ecf848;
L_0x5c027f1a2970 .arith/mult 16, L_0x5c027f1a2820, L_0x76d892ed09b8;
L_0x5c027f1a2a90 .concat [ 16 8 0 0], L_0x5c027f1a2970, L_0x76d892ecf890;
L_0x5c027f1a2c00 .arith/sum 24, v0x5c027f179bf0_0, L_0x5c027f1a2a90;
S_0x5c027f17bb80 .scope module, "u_pe0" "pe" 4 76, 5 1 0, S_0x5c027f175da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "pixel";
    .port_info 5 /INPUT 8 "coeff";
    .port_info 6 /INPUT 24 "acc_in";
    .port_info 7 /OUTPUT 24 "acc_out";
P_0x5c027f17bd60 .param/l "ACCUM_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5c027f17bda0 .param/l "COEFF_WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x5c027f17bde0 .param/l "PIXEL_WIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
v0x5c027f17c130_0 .net *"_ivl_0", 15 0, L_0x5c027f1a1100;  1 drivers
L_0x76d892ecf4e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f17c230_0 .net/2u *"_ivl_10", 7 0, L_0x76d892ecf4e8;  1 drivers
L_0x76d892ecf4a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f17c310_0 .net *"_ivl_3", 7 0, L_0x76d892ecf4a0;  1 drivers
L_0x76d892ed0898 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5c027f17c400_0 .net *"_ivl_4", 15 0, L_0x76d892ed0898;  1 drivers
L_0x76d892ecf578 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c027f17c4e0_0 .net "acc_in", 23 0, L_0x76d892ecf578;  1 drivers
v0x5c027f17c610_0 .net "acc_out", 23 0, v0x5c027f17c6d0_0;  alias, 1 drivers
v0x5c027f17c6d0_0 .var "acc_out_r", 23 0;
L_0x76d892ecf530 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5c027f17c790_0 .net "clear", 0 0, L_0x76d892ecf530;  1 drivers
v0x5c027f17c850_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f17c8f0_0 .net "coeff", 7 0, L_0x76d892ecfec0;  alias, 1 drivers
v0x5c027f17c9d0_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f17ca70_0 .net "pixel", 7 0, L_0x5c027f1a3120;  alias, 1 drivers
v0x5c027f17cbc0_0 .net "product", 15 0, L_0x5c027f1a1220;  1 drivers
v0x5c027f17cca0_0 .net "product_ext", 23 0, L_0x5c027f1a1340;  1 drivers
v0x5c027f17cd80_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
v0x5c027f17ce20_0 .net "sum", 23 0, L_0x5c027f1a14b0;  1 drivers
L_0x5c027f1a1100 .concat [ 8 8 0 0], L_0x5c027f1a3120, L_0x76d892ecf4a0;
L_0x5c027f1a1220 .arith/mult 16, L_0x5c027f1a1100, L_0x76d892ed0898;
L_0x5c027f1a1340 .concat [ 16 8 0 0], L_0x5c027f1a1220, L_0x76d892ecf4e8;
L_0x5c027f1a14b0 .arith/sum 24, L_0x76d892ecf578, L_0x5c027f1a1340;
S_0x5c027f17ee40 .scope module, "u_row_buf" "row_buffer_5" 3 102, 6 3 0, S_0x5c027f155bb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "pixel_in";
    .port_info 4 /OUTPUT 8 "row_0";
    .port_info 5 /OUTPUT 8 "row_1";
    .port_info 6 /OUTPUT 8 "row_2";
    .port_info 7 /OUTPUT 8 "row_3";
    .port_info 8 /OUTPUT 8 "row_4";
P_0x5c027f105fc0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
P_0x5c027f106000 .param/l "LINE_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x5c027f106040 .param/l "MAX_ROW_DELAY" 1 6 22, +C4<00000000000000000000000000000100>;
P_0x5c027f106080 .param/l "ROWS" 1 6 21, +C4<00000000000000000000000000000101>;
L_0x5c027f0e5f80 .functor BUFZ 8, o0x76d8932a2678, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5c027f07bbf0 .functor BUFZ 8, v0x5c027f17f920_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5c027f181aa0_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f181b60_0 .var/i "dd", 31 0;
v0x5c027f181c40_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f181ce0 .array "lb_out", 4 0;
v0x5c027f181ce0_0 .net v0x5c027f181ce0 0, 7 0, v0x5c027f17f920_0; 1 drivers
v0x5c027f181ce0_1 .net v0x5c027f181ce0 1, 7 0, v0x5c027f1802f0_0; 1 drivers
v0x5c027f181ce0_2 .net v0x5c027f181ce0 2, 7 0, v0x5c027f180d20_0; 1 drivers
v0x5c027f181ce0_3 .net v0x5c027f181ce0 3, 7 0, v0x5c027f1817a0_0; 1 drivers
v0x5c027f181ce0_4 .net v0x5c027f181ce0 4, 7 0, L_0x5c027f0e5f80; 1 drivers
v0x5c027f181ed0_0 .net "pixel_in", 7 0, o0x76d8932a2678;  alias, 0 drivers
v0x5c027f181fc0_0 .net "row_0", 7 0, L_0x5c027f07bbf0;  alias, 1 drivers
v0x5c027f1820a0_0 .net "row_1", 7 0, v0x5c027f182420_4;  alias, 1 drivers
v0x5c027f182180_0 .net "row_2", 7 0, v0x5c027f182420_9;  alias, 1 drivers
v0x5c027f182260_0 .net "row_3", 7 0, v0x5c027f182420_14;  alias, 1 drivers
v0x5c027f182340_0 .net "row_4", 7 0, v0x5c027f182420_19;  alias, 1 drivers
v0x5c027f182420 .array "row_delay", 19 0, 7 0;
v0x5c027f182810_0 .var/i "rr", 31 0;
v0x5c027f1828f0_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
S_0x5c027f17f260 .scope module, "u_lb0" "line_buffer" 6 72, 7 3 0, S_0x5c027f17ee40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x5c027f17f440 .param/l "ADDR_WIDTH" 1 7 14, +C4<00000000000000000000000000001011>;
P_0x5c027f17f480 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x5c027f17f4c0 .param/l "LINE_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x5c027f17f600_0 .var "addr", 10 0;
v0x5c027f17f700 .array "buffer", 31 0, 7 0;
v0x5c027f17f7c0_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f17f860_0 .net "data_in", 7 0, v0x5c027f1802f0_0;  alias, 1 drivers
v0x5c027f17f920_0 .var "data_out", 7 0;
v0x5c027f17fa50_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f17faf0_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
S_0x5c027f17fc30 .scope module, "u_lb1" "line_buffer" 6 61, 7 3 0, S_0x5c027f17ee40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x5c027f17fe30 .param/l "ADDR_WIDTH" 1 7 14, +C4<00000000000000000000000000001011>;
P_0x5c027f17fe70 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x5c027f17feb0 .param/l "LINE_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x5c027f17fff0_0 .var "addr", 10 0;
v0x5c027f1800d0 .array "buffer", 31 0, 7 0;
v0x5c027f180190_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f180230_0 .net "data_in", 7 0, v0x5c027f180d20_0;  alias, 1 drivers
v0x5c027f1802f0_0 .var "data_out", 7 0;
v0x5c027f180400_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f1804a0_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
S_0x5c027f1805c0 .scope module, "u_lb2" "line_buffer" 6 50, 7 3 0, S_0x5c027f17ee40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x5c027f1807a0 .param/l "ADDR_WIDTH" 1 7 14, +C4<00000000000000000000000000001011>;
P_0x5c027f1807e0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x5c027f180820 .param/l "LINE_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x5c027f1809f0_0 .var "addr", 10 0;
v0x5c027f180ad0 .array "buffer", 31 0, 7 0;
v0x5c027f180b90_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f180c60_0 .net "data_in", 7 0, v0x5c027f1817a0_0;  alias, 1 drivers
v0x5c027f180d20_0 .var "data_out", 7 0;
v0x5c027f180e30_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f180ed0_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
S_0x5c027f181020 .scope module, "u_lb3" "line_buffer" 6 39, 7 3 0, S_0x5c027f17ee40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x5c027f181200 .param/l "ADDR_WIDTH" 1 7 14, +C4<00000000000000000000000000001011>;
P_0x5c027f181240 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x5c027f181280 .param/l "LINE_WIDTH" 0 7 5, +C4<00000000000000000000000000100000>;
v0x5c027f181450_0 .var "addr", 10 0;
v0x5c027f181550 .array "buffer", 31 0, 7 0;
v0x5c027f181610_0 .net "clk", 0 0, o0x76d89329c198;  alias, 0 drivers
v0x5c027f1816e0_0 .net "data_in", 7 0, L_0x5c027f0e5f80;  alias, 1 drivers
v0x5c027f1817a0_0 .var "data_out", 7 0;
v0x5c027f1818b0_0 .net "enable", 0 0, L_0x5c027f0f9dc0;  alias, 1 drivers
v0x5c027f181950_0 .net "rst_n", 0 0, o0x76d89329c2b8;  alias, 0 drivers
S_0x5c027f182ab0 .scope autofunction.vec4.s3, "win_idx_row" "win_idx_row" 3 125, 3 125 0, S_0x5c027f155bb0;
 .timescale -9 -9;
v0x5c027f182c40_0 .var/i "clamped", 31 0;
v0x5c027f182d20_0 .var/i "kr", 31 0;
v0x5c027f182e00_0 .var/i "pos", 31 0;
; Variable win_idx_row is vec4 return value of scope S_0x5c027f182ab0
v0x5c027f182fa0_0 .var "y", 10 0;
v0x5c027f1830d0_0 .var/i "y_i", 31 0;
TD_gaussian_stage.win_idx_row ;
    %load/vec4 v0x5c027f182fa0_0;
    %pad/u 32;
    %store/vec4 v0x5c027f1830d0_0, 0, 32;
    %load/vec4 v0x5c027f1830d0_0;
    %load/vec4 v0x5c027f182d20_0;
    %subi 2, 0, 32;
    %add;
    %store/vec4 v0x5c027f182e00_0, 0, 32;
    %load/vec4 v0x5c027f182e00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c027f182c40_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5c027f182e00_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x5c027f182c40_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5c027f182e00_0;
    %store/vec4 v0x5c027f182c40_0, 0, 32;
T_0.3 ;
T_0.1 ;
    %load/vec4 v0x5c027f182c40_0;
    %load/vec4 v0x5c027f1830d0_0;
    %sub;
    %addi 2, 0, 32;
    %pad/s 3;
    %ret/vec4 0, 0, 3;  Assign to win_idx_row (store_vec4_to_lval)
    %end;
    .scope S_0x5c027f181020;
T_1 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f181950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5c027f181450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c027f1817a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5c027f1818b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/getv 4, v0x5c027f181450_0;
    %load/vec4a v0x5c027f181550, 4;
    %assign/vec4 v0x5c027f1817a0_0, 0;
    %load/vec4 v0x5c027f1816e0_0;
    %ix/getv 3, v0x5c027f181450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c027f181550, 0, 4;
    %load/vec4 v0x5c027f181450_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5c027f181450_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5c027f181450_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5c027f181450_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5c027f1805c0;
T_2 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f180ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5c027f1809f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c027f180d20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5c027f180e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %ix/getv 4, v0x5c027f1809f0_0;
    %load/vec4a v0x5c027f180ad0, 4;
    %assign/vec4 v0x5c027f180d20_0, 0;
    %load/vec4 v0x5c027f180c60_0;
    %ix/getv 3, v0x5c027f1809f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c027f180ad0, 0, 4;
    %load/vec4 v0x5c027f1809f0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5c027f1809f0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5c027f1809f0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5c027f1809f0_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5c027f17fc30;
T_3 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f1804a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5c027f17fff0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c027f1802f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5c027f180400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %ix/getv 4, v0x5c027f17fff0_0;
    %load/vec4a v0x5c027f1800d0, 4;
    %assign/vec4 v0x5c027f1802f0_0, 0;
    %load/vec4 v0x5c027f180230_0;
    %ix/getv 3, v0x5c027f17fff0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c027f1800d0, 0, 4;
    %load/vec4 v0x5c027f17fff0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5c027f17fff0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5c027f17fff0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5c027f17fff0_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5c027f17f260;
T_4 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f17faf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5c027f17f600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c027f17f920_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5c027f17fa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/getv 4, v0x5c027f17f600_0;
    %load/vec4a v0x5c027f17f700, 4;
    %assign/vec4 v0x5c027f17f920_0, 0;
    %load/vec4 v0x5c027f17f860_0;
    %ix/getv 3, v0x5c027f17f600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c027f17f700, 0, 4;
    %load/vec4 v0x5c027f17f600_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5c027f17f600_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5c027f17f600_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5c027f17f600_0, 0;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5c027f17ee40;
T_5 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f1828f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c027f182810_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5c027f182810_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c027f181b60_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x5c027f181b60_0;
    %load/vec4 v0x5c027f182810_0;
    %cmp/s;
    %jmp/0xz T_5.5, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5c027f182810_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5c027f181b60_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c027f182420, 0, 4;
    %load/vec4 v0x5c027f181b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c027f181b60_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %load/vec4 v0x5c027f182810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c027f182810_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5c027f181c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c027f182810_0, 0, 32;
T_5.8 ;
    %load/vec4 v0x5c027f182810_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_5.9, 5;
    %ix/getv/s 4, v0x5c027f182810_0;
    %load/vec4a v0x5c027f181ce0, 4;
    %load/vec4 v0x5c027f182810_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c027f182420, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c027f181b60_0, 0, 32;
T_5.10 ;
    %load/vec4 v0x5c027f181b60_0;
    %load/vec4 v0x5c027f182810_0;
    %cmp/s;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v0x5c027f182810_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5c027f181b60_0;
    %subi 1, 0, 32;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x5c027f182420, 4;
    %load/vec4 v0x5c027f182810_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5c027f181b60_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c027f182420, 0, 4;
    %load/vec4 v0x5c027f181b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c027f181b60_0, 0, 32;
    %jmp T_5.10;
T_5.11 ;
    %load/vec4 v0x5c027f182810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c027f182810_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
T_5.6 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5c027f13f110;
T_6 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f0d3770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f0d4bb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5c027f15dcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5c027f160160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5c027f154ec0_0;
    %assign/vec4 v0x5c027f0d4bb0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5c027f0d2840_0;
    %assign/vec4 v0x5c027f0d4bb0_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5c027f15c390;
T_7 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f1513f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f0e6020_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5c027f149d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5c027f14a0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5c027f151a50_0;
    %assign/vec4 v0x5c027f0e6020_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5c027f1514b0_0;
    %assign/vec4 v0x5c027f0e6020_0, 0;
T_7.5 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5c027f1370c0;
T_8 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f14d1f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f14ee30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5c027f14e340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5c027f14e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5c027f14d830_0;
    %assign/vec4 v0x5c027f14ee30_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5c027f14d2c0_0;
    %assign/vec4 v0x5c027f14ee30_0, 0;
T_8.5 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5c027f1331a0;
T_9 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f11f3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f14ac10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5c027f12b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5c027f14a5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x5c027f10f640_0;
    %assign/vec4 v0x5c027f14ac10_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5c027f11f4e0_0;
    %assign/vec4 v0x5c027f14ac10_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5c027f13b1f0;
T_10 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f0f3a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f1038c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5c027f0e7a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5c027f0ff8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x5c027f0f3970_0;
    %assign/vec4 v0x5c027f1038c0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x5c027f0efa50_0;
    %assign/vec4 v0x5c027f1038c0_0, 0;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5c027f0f6090;
T_11 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f167130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f166b10_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5c027f166e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5c027f166bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x5c027f167050_0;
    %assign/vec4 v0x5c027f166b10_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x5c027f1671d0_0;
    %assign/vec4 v0x5c027f166b10_0, 0;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5c027f0de5c0;
T_12 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f131d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f141bf0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5c027f139db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5c027f141cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x5c027f121fb0_0;
    %assign/vec4 v0x5c027f141bf0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x5c027f131e00_0;
    %assign/vec4 v0x5c027f141bf0_0, 0;
T_12.5 ;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5c027f126000;
T_13 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f0fe4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f0fa370_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5c027f1062e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5c027f0fa450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x5c027f102480_0;
    %assign/vec4 v0x5c027f0fa370_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x5c027f0fe540_0;
    %assign/vec4 v0x5c027f0fa370_0, 0;
T_13.5 ;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5c027f0f2530;
T_14 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f131a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f13d9d0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5c027f121b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5c027f1399f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x5c027f1319a0_0;
    %assign/vec4 v0x5c027f13d9d0_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x5c027f131b00_0;
    %assign/vec4 v0x5c027f13d9d0_0, 0;
T_14.5 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5c027f125c40;
T_15 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f0fe1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f0f9fb0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5c027f105f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5c027f0fa090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x5c027f0fe0e0_0;
    %assign/vec4 v0x5c027f0f9fb0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x5c027f0e6280_0;
    %assign/vec4 v0x5c027f0f9fb0_0, 0;
T_15.5 ;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5c027f16d0b0;
T_16 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f16e2b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f16dc00_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5c027f16df00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5c027f16dcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x5c027f16e1d0_0;
    %assign/vec4 v0x5c027f16dc00_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x5c027f16e350_0;
    %assign/vec4 v0x5c027f16dc00_0, 0;
T_16.5 ;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5c027f1678d0;
T_17 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f168a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f1683b0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5c027f1686d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5c027f168490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x5c027f168930_0;
    %assign/vec4 v0x5c027f1683b0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x5c027f168ab0_0;
    %assign/vec4 v0x5c027f1683b0_0, 0;
T_17.5 ;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5c027f168f20;
T_18 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f16a0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f169a50_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5c027f169d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x5c027f169b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x5c027f169fc0_0;
    %assign/vec4 v0x5c027f169a50_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x5c027f16a140_0;
    %assign/vec4 v0x5c027f169a50_0, 0;
T_18.5 ;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5c027f16a5c0;
T_19 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f16b760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f16b120_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5c027f16b440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x5c027f16b200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x5c027f16b680_0;
    %assign/vec4 v0x5c027f16b120_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x5c027f16b800_0;
    %assign/vec4 v0x5c027f16b120_0, 0;
T_19.5 ;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5c027f16bcc0;
T_20 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f16ce30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f16c7f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5c027f16cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5c027f16c8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x5c027f16cd50_0;
    %assign/vec4 v0x5c027f16c7f0_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x5c027f16ced0_0;
    %assign/vec4 v0x5c027f16c7f0_0, 0;
T_20.5 ;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5c027f174920;
T_21 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f175b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f175470_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5c027f175770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x5c027f175530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x5c027f175a40_0;
    %assign/vec4 v0x5c027f175470_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x5c027f175bc0_0;
    %assign/vec4 v0x5c027f175470_0, 0;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5c027f16ea50;
T_22 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f16fc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f16f5f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5c027f16f910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5c027f16f6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x5c027f16fb70_0;
    %assign/vec4 v0x5c027f16f5f0_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x5c027f16fcf0_0;
    %assign/vec4 v0x5c027f16f5f0_0, 0;
T_22.5 ;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5c027f170160;
T_23 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f171700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f170c90_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5c027f1711c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x5c027f170d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x5c027f171620_0;
    %assign/vec4 v0x5c027f170c90_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x5c027f1719b0_0;
    %assign/vec4 v0x5c027f170c90_0, 0;
T_23.5 ;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5c027f171e30;
T_24 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f172fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f172990_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5c027f172cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x5c027f172a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x5c027f172ef0_0;
    %assign/vec4 v0x5c027f172990_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x5c027f173070_0;
    %assign/vec4 v0x5c027f172990_0, 0;
T_24.5 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5c027f173530;
T_25 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f1746a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f174060_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5c027f174380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x5c027f174140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x5c027f1745c0_0;
    %assign/vec4 v0x5c027f174060_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x5c027f174740_0;
    %assign/vec4 v0x5c027f174060_0, 0;
T_25.5 ;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5c027f17bb80;
T_26 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f17cd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f17c6d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5c027f17c9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x5c027f17c790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x5c027f17cca0_0;
    %assign/vec4 v0x5c027f17c6d0_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0x5c027f17ce20_0;
    %assign/vec4 v0x5c027f17c6d0_0, 0;
T_26.5 ;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5c027f176310;
T_27 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f1774e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f176e80_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5c027f1771a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x5c027f176f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x5c027f177400_0;
    %assign/vec4 v0x5c027f176e80_0, 0;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x5c027f177580_0;
    %assign/vec4 v0x5c027f176e80_0, 0;
T_27.5 ;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5c027f1779f0;
T_28 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f178b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f178520_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5c027f178840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x5c027f178600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0x5c027f178a90_0;
    %assign/vec4 v0x5c027f178520_0, 0;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x5c027f178c10_0;
    %assign/vec4 v0x5c027f178520_0, 0;
T_28.5 ;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5c027f179090;
T_29 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f17a230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f179bf0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5c027f179f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x5c027f179cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x5c027f17a150_0;
    %assign/vec4 v0x5c027f179bf0_0, 0;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x5c027f17a2d0_0;
    %assign/vec4 v0x5c027f179bf0_0, 0;
T_29.5 ;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5c027f17a790;
T_30 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f17b900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5c027f17b2c0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5c027f17b5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x5c027f17b3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x5c027f17b820_0;
    %assign/vec4 v0x5c027f17b2c0_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x5c027f17b9a0_0;
    %assign/vec4 v0x5c027f17b2c0_0, 0;
T_30.5 ;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5c027f156cf0;
T_31 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f17e4c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c027f17e420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c027f17e740_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5c027f17e7e0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5c027f17e2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x5c027f17e380_0;
    %assign/vec4 v0x5c027f17e420_0, 0;
    %load/vec4 v0x5c027f17e6a0_0;
    %assign/vec4 v0x5c027f17e7e0_0, 0;
    %load/vec4 v0x5c027f17e6a0_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0x5c027f17e740_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5c027f155bb0;
T_32 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f1875f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5c027f186060_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5c027f186300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c027f1859c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c027f1867e0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5c027f186740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x5c027f1878e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5c027f186060_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5c027f186300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c027f1859c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c027f1867e0_0, 0;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x5c027f1859c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x5c027f1867e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c027f1867e0_0, 0;
    %load/vec4 v0x5c027f1867e0_0;
    %pad/u 65;
    %cmpi/u 69, 0, 65;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_32.8, 5;
    %load/vec4 v0x5c027f185780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.10, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5c027f186060_0, 0;
    %load/vec4 v0x5c027f187450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c027f1859c0_0, 0;
    %jmp T_32.13;
T_32.12 ;
    %load/vec4 v0x5c027f186300_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5c027f186300_0, 0;
T_32.13 ;
    %jmp T_32.11;
T_32.10 ;
    %load/vec4 v0x5c027f186060_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x5c027f186060_0, 0;
T_32.11 ;
T_32.8 ;
T_32.6 ;
T_32.5 ;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5c027f155bb0;
T_33 ;
    %wait E_0x5c027f067970;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c027f185be0_0, 0, 32;
T_33.0 ;
    %load/vec4 v0x5c027f185be0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_33.1, 5;
    %alloc S_0x5c027f182ab0;
    %load/vec4 v0x5c027f1864c0_0;
    %load/vec4 v0x5c027f185be0_0;
    %store/vec4 v0x5c027f182d20_0, 0, 32;
    %store/vec4 v0x5c027f182fa0_0, 0, 11;
    %callf/vec4 TD_gaussian_stage.win_idx_row, S_0x5c027f182ab0;
    %free S_0x5c027f182ab0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5c027f1868c0, 4;
    %ix/getv/s 4, v0x5c027f185be0_0;
    %store/vec4a v0x5c027f187290, 4, 0;
    %load/vec4 v0x5c027f185be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c027f185be0_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x5c027f155bb0;
T_34 ;
    %wait E_0x5c027f0e00b0;
    %load/vec4 v0x5c027f1875f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5c027f187a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c027f186660_0, 0, 32;
T_34.2 ;
    %load/vec4 v0x5c027f186660_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_34.3, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v0x5c027f186660_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c027f185840, 0, 4;
    %pushi/vec4 0, 0, 11;
    %ix/getv/s 3, v0x5c027f186660_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c027f1874f0, 0, 4;
    %load/vec4 v0x5c027f186660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c027f186660_0, 0, 32;
    %jmp T_34.2;
T_34.3 ;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5c027f186740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %load/vec4 v0x5c027f187a60_0;
    %parti/s 5, 0, 2;
    %load/vec4 v0x5c027f187b40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5c027f187a60_0, 0;
    %load/vec4 v0x5c027f186220_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c027f185840, 0, 4;
    %load/vec4 v0x5c027f1864c0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c027f1874f0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c027f186660_0, 0, 32;
T_34.6 ;
    %load/vec4 v0x5c027f186660_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_34.7, 5;
    %load/vec4 v0x5c027f186660_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5c027f185840, 4;
    %ix/getv/s 3, v0x5c027f186660_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c027f185840, 0, 4;
    %load/vec4 v0x5c027f186660_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5c027f1874f0, 4;
    %ix/getv/s 3, v0x5c027f186660_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c027f1874f0, 0, 4;
    %load/vec4 v0x5c027f186660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c027f186660_0, 0, 32;
    %jmp T_34.6;
T_34.7 ;
T_34.4 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "../../hw/rtl/gaussian/gaussian_stage.v";
    "../../hw/rtl/gaussian/gaussian_5x5_core.v";
    "../../hw/rtl/common/pe.v";
    "../../hw/rtl/gaussian/row_buffer_5.v";
    "../../hw/rtl/common/line_buffer.v";
