
---------- Begin Simulation Statistics ----------
final_tick                               167249853000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 396084                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660128                       # Number of bytes of host memory used
host_op_rate                                   396861                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   252.47                       # Real time elapsed on the host
host_tick_rate                              662448870                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.167250                       # Number of seconds simulated
sim_ticks                                167249853000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.672499                       # CPI: cycles per instruction
system.cpu.discardedOps                        191244                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34513836                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597908                       # IPC: instructions per cycle
system.cpu.numCycles                        167249853                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       132736017                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       226793                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        455691                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          186                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           28                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       695140                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        69528                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1390652                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          69556                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486606                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735771                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80991                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104641                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102540                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.900173                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65384                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              410                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51359595                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51359595                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51360298                       # number of overall hits
system.cpu.dcache.overall_hits::total        51360298                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       710360                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         710360                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       718078                       # number of overall misses
system.cpu.dcache.overall_misses::total        718078                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  45476742000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  45476742000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  45476742000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  45476742000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52069955                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52069955                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52078376                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52078376                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013642                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013642                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013788                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013788                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64019.288811                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64019.288811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63331.200789                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63331.200789                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       645583                       # number of writebacks
system.cpu.dcache.writebacks::total            645583                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17411                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17411                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17411                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17411                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       692949                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       692949                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       694930                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       694930                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  42135839000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42135839000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  42370057000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  42370057000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013308                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013308                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013344                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013344                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60806.551420                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60806.551420                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60970.251680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60970.251680                       # average overall mshr miss latency
system.cpu.dcache.replacements                 694673                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40741316                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40741316                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       379412                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        379412                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18464027000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18464027000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41120728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41120728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48664.847185                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48664.847185                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2308                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2308                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       377104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       377104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17555418000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17555418000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46553.253214                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46553.253214                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10618279                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10618279                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       330948                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       330948                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27012715000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27012715000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030226                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030226                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81622.233704                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81622.233704                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        15103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        15103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       315845                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       315845                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24580421000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24580421000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028846                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028846                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77824.315724                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77824.315724                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          703                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           703                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7718                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7718                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.916518                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.916518                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1981                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1981                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    234218000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    234218000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235245                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235245                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 118232.205957                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 118232.205957                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 167249853000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.671730                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52055303                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            694929                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.907369                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.671730                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990905                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990905                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209008737                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209008737                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 167249853000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167249853000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167249853000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42689491                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43479249                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026452                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7055391                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7055391                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7055391                       # number of overall hits
system.cpu.icache.overall_hits::total         7055391                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          582                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            582                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          582                       # number of overall misses
system.cpu.icache.overall_misses::total           582                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47539000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47539000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47539000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47539000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7055973                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7055973                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7055973                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7055973                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000082                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000082                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81682.130584                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81682.130584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81682.130584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81682.130584                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          467                       # number of writebacks
system.cpu.icache.writebacks::total               467                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          582                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          582                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          582                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          582                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     46375000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46375000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     46375000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46375000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000082                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000082                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79682.130584                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79682.130584                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79682.130584                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79682.130584                       # average overall mshr miss latency
system.cpu.icache.replacements                    467                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7055391                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7055391                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          582                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           582                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47539000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47539000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7055973                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7055973                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81682.130584                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81682.130584                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          582                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          582                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     46375000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46375000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79682.130584                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79682.130584                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 167249853000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           104.570475                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7055973                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               582                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12123.664948                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   104.570475                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.816957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.816957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7056555                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7056555                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 167249853000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167249853000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 167249853000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 167249853000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  268                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               466266                       # number of demand (read+write) hits
system.l2.demand_hits::total                   466534                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 268                       # number of overall hits
system.l2.overall_hits::.cpu.data              466266                       # number of overall hits
system.l2.overall_hits::total                  466534                       # number of overall hits
system.l2.demand_misses::.cpu.inst                314                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             228664                       # number of demand (read+write) misses
system.l2.demand_misses::total                 228978                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               314                       # number of overall misses
system.l2.overall_misses::.cpu.data            228664                       # number of overall misses
system.l2.overall_misses::total                228978                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38029000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30191880000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30229909000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38029000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30191880000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30229909000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              582                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           694930                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               695512                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             582                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          694930                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              695512                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.539519                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.329046                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.329222                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.539519                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.329046                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.329222                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 121111.464968                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 132036.000420                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132021.019487                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 121111.464968                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 132036.000420                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132021.019487                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              190685                       # number of writebacks
system.l2.writebacks::total                    190685                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        228659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            228973                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       228659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           228973                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31749000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  25618142000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25649891000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31749000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  25618142000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25649891000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.539519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.329039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.329215                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.539519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.329039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.329215                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 101111.464968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 112036.447286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112021.465413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 101111.464968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 112036.447286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112021.465413                       # average overall mshr miss latency
system.l2.replacements                         291464                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       645583                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           645583                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       645583                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       645583                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          436                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              436                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          436                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          436                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4810                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4810                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            169030                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                169030                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          146815                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              146815                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  20018332000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20018332000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        315845                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            315845                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.464832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.464832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 136350.727106                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 136350.727106                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       146815                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         146815                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  17082052000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17082052000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.464832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.464832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 116350.863331                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116350.863331                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            268                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                268                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          314                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              314                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38029000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38029000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          582                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            582                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.539519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.539519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 121111.464968                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 121111.464968                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          314                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          314                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31749000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31749000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.539519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.539519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 101111.464968                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 101111.464968                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        297236                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            297236                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        81849                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           81849                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  10173548000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10173548000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       379085                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        379085                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.215912                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.215912                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 124296.546079                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124296.546079                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        81844                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        81844                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8536090000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8536090000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.215899                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.215899                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104297.077367                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104297.077367                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 167249853000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2022.568878                       # Cycle average of tags in use
system.l2.tags.total_refs                     1385650                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    293512                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.720931                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     473.994230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         9.062566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1539.512082                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.231442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.751715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987582                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          685                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1683978                       # Number of tag accesses
system.l2.tags.data_accesses                  1683978                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 167249853000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    762482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    901079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009072136500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        40595                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        40595                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1318433                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             722885                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      228973                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     190685                       # Number of write requests accepted
system.mem_ctrls.readBursts                    915892                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   762740                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  13557                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   258                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.83                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                915892                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               762740                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  194890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  197424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  198743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  207237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   31040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   28062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   26719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   18205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  42418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  42003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  42067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  43141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  42499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  42683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  42178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  42097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  41012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  37810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  33681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        40595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.227442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.728495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         40526     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           14      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            9      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           18      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           16      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40595                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.782190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.595158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.716753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15561     38.33%     38.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1186      2.92%     41.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1570      3.87%     45.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1597      3.93%     49.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            14920     36.75%     85.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              780      1.92%     87.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              413      1.02%     88.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              400      0.99%     89.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             3656      9.01%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              136      0.34%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               42      0.10%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               30      0.07%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              273      0.67%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               20      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40595                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  867648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                58617088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             48815360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    350.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    291.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  167249808000                       # Total gap between requests
system.mem_ctrls.avgGap                     398538.35                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        80384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     57669056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     48797632                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 480622.246047654189                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 344807812.775775671005                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 291764872.283624649048                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1256                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       914636                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       762740                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     53003000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  48356600750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4015795434500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     42199.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     52869.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5264959.80                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        80384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     58536448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      58616832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        80384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        80384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     48815360                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     48815360                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          314                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       228658                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         228972                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       190685                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        190685                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       480622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    349994018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        350474640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       480622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       480622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    291870869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       291870869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    291870869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       480622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    349994018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       642345509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               902335                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              762463                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        55525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        56678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        51716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        52017                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        59157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        53066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        64129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        62677                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        61654                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        54394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        68229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        49010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        52709                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        61218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        52506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        47650                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        46877                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        47556                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        42976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        42764                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        50608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        44244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        55657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        53848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        53842                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        46833                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        58982                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        39993                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        43740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        52361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        43653                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        38529                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             31490822500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            4511675000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        48409603750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                34899.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           53649.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              739376                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             603179                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.94                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.11                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       322237                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   330.642602                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   286.278979                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   220.672573                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10590      3.29%      3.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11618      3.61%      6.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       248101     76.99%     83.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1747      0.54%     84.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        20582      6.39%     90.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          503      0.16%     90.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4660      1.45%     92.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          936      0.29%     92.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        23500      7.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       322237                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              57749440                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           48797632                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              345.288435                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              291.764872                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.98                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 167249853000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1167589920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       620577375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     3248450100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    2007246600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13202467200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  33673362750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  35867427840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   89787121785                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   536.844249                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  92878344000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5584800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  68786709000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1133225100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       602312040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     3194221800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    1972810260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13202467200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  34300976070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  35338911360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   89744923830                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   536.591944                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  91498499500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5584800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  70166553500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 167249853000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              82158                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       190685                       # Transaction distribution
system.membus.trans_dist::CleanEvict            36033                       # Transaction distribution
system.membus.trans_dist::ReadExReq            146815                       # Transaction distribution
system.membus.trans_dist::ReadExResp           146814                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82158                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       684663                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 684663                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    107432192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               107432192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            228973                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  228973    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              228973                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 167249853000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          3506651000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4001159000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            379667                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       836268                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          467                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          149869                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           315845                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          315844                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           582                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       379085                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1631                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2084532                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2086163                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       268544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    343171072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              343439616                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          291464                       # Total snoops (count)
system.tol2bus.snoopTraffic                  48815360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           986976                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.070691                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.256418                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 917234     92.93%     92.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  69714      7.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     28      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             986976                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 167249853000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         6559052000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5238000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6254365995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
