// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module memcachedPipeline_flashRemux (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        flashKeyBuffer_V_V_dout,
        flashKeyBuffer_V_V_empty_n,
        flashKeyBuffer_V_V_read,
        flashGetPath2remux_V_V_dout,
        flashGetPath2remux_V_V_empty_n,
        flashGetPath2remux_V_V_read,
        flashMetadataBuffer_V_dout,
        flashMetadataBuffer_V_empty_n,
        flashMetadataBuffer_V_read,
        valueStoreFlash2merger_V_din,
        valueStoreFlash2merger_V_full_n,
        valueStoreFlash2merger_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm0_0 = 1'b1;
parameter    ap_ST_st2_fsm1_1 = 2'b10;
parameter    ap_ST_st0_fsm1_0 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv124_0 = 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv8_F8 = 8'b11111000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv16_FFF8 = 16'b1111111111111000;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_7C = 32'b1111100;
parameter    ap_const_lv32_70 = 32'b1110000;
parameter    ap_const_lv32_77 = 32'b1110111;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv32_68 = 32'b1101000;
parameter    ap_const_lv32_6F = 32'b1101111;
parameter    ap_const_lv8_8 = 8'b1000;
parameter    ap_const_lv8_4 = 8'b100;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv125_0 = 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv127_20000000000000000000000000000000 = 127'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv132_lc_6 = 132'b1000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv68_3 = 68'b11;
parameter    ap_const_lv132_lc_5 = 132'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] flashKeyBuffer_V_V_dout;
input   flashKeyBuffer_V_V_empty_n;
output   flashKeyBuffer_V_V_read;
input  [63:0] flashGetPath2remux_V_V_dout;
input   flashGetPath2remux_V_V_empty_n;
output   flashGetPath2remux_V_V_read;
input  [127:0] flashMetadataBuffer_V_dout;
input   flashMetadataBuffer_V_empty_n;
output   flashMetadataBuffer_V_read;
output  [255:0] valueStoreFlash2merger_V_din;
input   valueStoreFlash2merger_V_full_n;
output   valueStoreFlash2merger_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg flashKeyBuffer_V_V_read;
reg flashGetPath2remux_V_V_read;
reg flashMetadataBuffer_V_read;
reg[255:0] valueStoreFlash2merger_V_din;
reg valueStoreFlash2merger_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm0 = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm0_0;
reg    ap_sig_bdd_23;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm1 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm1_0;
reg    ap_sig_bdd_34;
wire   [0:0] tmp_17_fu_859_p2;
wire   [0:0] grp_nbreadreq_fu_196_p3;
wire   [0:0] grp_fu_724_p2;
wire   [0:0] grp_nbreadreq_fu_204_p3;
wire   [0:0] grp_nbreadreq_fu_224_p3;
wire   [0:0] tmp_s_fu_1042_p2;
wire   [0:0] tmp_49_fu_1082_p2;
wire   [0:0] tmp_23_fu_1088_p2;
wire   [0:0] grp_fu_780_p2;
reg    ap_sig_bdd_188;
reg   [2:0] flashRemuxState_load_reg_1255 = 3'b000;
reg   [0:0] tmp_17_reg_1259 = 1'b0;
reg   [0:0] tmp_19_reg_1267 = 1'b0;
reg   [0:0] tmp_10_reg_1263 = 1'b0;
reg   [0:0] tmp_13_reg_1271 = 1'b0;
reg   [0:0] tmp_8_reg_1280 = 1'b0;
reg   [0:0] tmp_22_reg_1288 = 1'b0;
reg   [0:0] tmp_12_reg_1284 = 1'b0;
reg   [0:0] tmp_14_reg_1292 = 1'b0;
reg   [0:0] tmp_9_reg_1306 = 1'b0;
reg   [0:0] tmp_7_reg_1315 = 1'b0;
reg   [0:0] tmp_11_reg_1325 = 1'b0;
reg   [0:0] tmp_s_reg_1337 = 1'b0;
reg   [0:0] tmp_49_reg_1341 = 1'b0;
reg   [0:0] tmp_23_reg_1345 = 1'b0;
reg   [0:0] tmp_15_reg_1349 = 1'b0;
reg   [0:0] tmp_20_reg_1356 = 1'b0;
reg   [0:0] tmp_16_reg_1360 = 1'b0;
reg    ap_sig_bdd_343;
reg    ap_sig_cseq_ST_st2_fsm1_1;
reg    ap_sig_bdd_349;
reg   [2:0] flashRemuxState = 3'b000;
reg   [123:0] flashRmMdBuffer_metadata_V = 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
reg   [7:0] flashRmKeyLength = 8'b00000000;
reg   [15:0] flashRmValueLength = 16'b0000000000000000;
reg   [0:0] tmp_keyValid_V_5_reg_245 = 1'b0;
reg   [0:0] tmp_keyValid_V_reg_275 = 1'b0;
reg   [123:0] p_Val2_3_reg_318 = 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
reg   [63:0] reg_818 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [63:0] reg_825 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] tmp_EOP_V_7_fu_894_p2;
reg   [0:0] tmp_EOP_V_7_reg_1275 = 1'b0;
wire   [123:0] flashOutputWord_metadata_V_1_fu_901_p1;
reg   [123:0] flashOutputWord_metadata_V_1_reg_1296 = 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] tmp_EOP_V_6_fu_923_p2;
reg   [0:0] tmp_EOP_V_6_reg_1301 = 1'b0;
wire   [0:0] tmp_EOP_V_5_fu_938_p2;
reg   [0:0] tmp_EOP_V_5_reg_1310 = 1'b0;
wire   [123:0] flashOutputWord_metadata_V_fu_945_p1;
reg   [123:0] flashOutputWord_metadata_V_reg_1319 = 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] tmp_EOP_V_fu_970_p2;
reg   [0:0] tmp_EOP_V_reg_1329 = 1'b0;
wire   [0:0] ap_reg_phiprechg_tmp_keyValid_V_5_reg_245pp0_it0;
reg   [0:0] tmp_keyValid_V_5_phi_fu_248_p4;
wire   [7:0] ap_reg_phiprechg_flashRmKeyLength_load_s_reg_257pp0_it0;
reg   [7:0] flashRmKeyLength_load_s_phi_fu_260_p4;
wire   [7:0] grp_fu_734_p3;
wire   [15:0] grp_fu_764_p3;
wire   [15:0] ap_reg_phiprechg_tmp_33_reg_266pp0_it0;
reg   [15:0] tmp_33_phi_fu_269_p4;
wire   [0:0] ap_reg_phiprechg_tmp_keyValid_V_reg_275pp0_it0;
reg   [0:0] tmp_keyValid_V_phi_fu_278_p4;
wire   [7:0] ap_reg_phiprechg_flashRmKeyLength_load_1_reg_287pp0_it0;
reg   [7:0] flashRmKeyLength_load_1_phi_fu_290_p4;
wire   [15:0] ap_reg_phiprechg_tmp_38_reg_296pp0_it0;
reg   [15:0] tmp_38_phi_fu_299_p4;
wire   [0:0] ap_reg_phiprechg_flashRemuxState_flag_2_reg_305pp0_it0;
reg   [0:0] flashRemuxState_flag_2_phi_fu_308_p6;
wire   [0:0] p_s_fu_1014_p3;
wire   [123:0] ap_reg_phiprechg_p_Val2_3_reg_318pp0_it0;
reg   [123:0] p_Val2_3_phi_fu_321_p6;
wire   [123:0] p_Val2_s_fu_991_p1;
wire   [7:0] ap_reg_phiprechg_flashRmKeyLength_loc_2_reg_330pp0_it0;
reg   [7:0] flashRmKeyLength_loc_2_phi_fu_333_p6;
wire   [7:0] p_flashRmKeyLength_load_fu_1023_p3;
wire   [0:0] ap_reg_phiprechg_flashRmKeyLength_flag_5_reg_341pp0_it0;
reg   [0:0] flashRmKeyLength_flag_5_phi_fu_344_p4;
wire   [7:0] ap_reg_phiprechg_flashRmKeyLength_new_5_reg_352pp0_it0;
reg   [7:0] flashRmKeyLength_new_5_phi_fu_355_p4;
wire   [7:0] grp_fu_808_p3;
wire   [0:0] ap_reg_phiprechg_flashRemuxState_flag_s_reg_362pp0_it0;
reg   [0:0] flashRemuxState_flag_s_phi_fu_365_p42;
wire   [2:0] ap_reg_phiprechg_flashRemuxState_new_1_reg_429pp0_it0;
reg   [2:0] flashRemuxState_new_1_phi_fu_432_p42;
wire   [2:0] storemerge3_cast_fu_982_p3;
wire   [2:0] storemerge7_fu_929_p3;
wire   [0:0] ap_reg_phiprechg_flashRmKeyLength_flag_s_reg_495pp0_it0;
reg   [0:0] flashRmKeyLength_flag_s_phi_fu_498_p42;
wire   [7:0] storemerge2_fu_961_p3;
wire   [7:0] ap_reg_phiprechg_flashRmKeyLength_new_s_reg_564pp0_it0;
reg   [7:0] flashRmKeyLength_new_s_phi_fu_567_p42;
wire   [63:0] ap_reg_phiprechg_tmp_key_V_4_reg_629pp0_it0;
reg   [63:0] ap_reg_phiprechg_tmp_key_V_4_reg_629pp0_it1 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] ap_reg_phiprechg_tmp_valueValid_V_1_reg_640pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_valueValid_V_1_reg_640pp0_it1 = 1'b0;
wire   [63:0] ap_reg_phiprechg_tmp_value_V_1_reg_653pp0_it0;
reg   [63:0] ap_reg_phiprechg_tmp_value_V_1_reg_653pp0_it1 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
wire   [63:0] ap_reg_phiprechg_tmp_key_V_3_reg_664pp0_it0;
reg   [63:0] ap_reg_phiprechg_tmp_key_V_3_reg_664pp0_it1 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] ap_reg_phiprechg_tmp_valueValid_V_reg_675pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_valueValid_V_reg_675pp0_it1 = 1'b0;
wire   [63:0] ap_reg_phiprechg_tmp_value_V_reg_688pp0_it0;
reg   [63:0] ap_reg_phiprechg_tmp_value_V_reg_688pp0_it1 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] ap_reg_phiprechg_tmp_keyValid_V_6_reg_699pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_keyValid_V_6_reg_699pp0_it1 = 1'b0;
wire   [63:0] ap_reg_phiprechg_tmp_key_V_5_reg_712pp0_it0;
reg   [63:0] ap_reg_phiprechg_tmp_key_V_5_reg_712pp0_it1 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
wire   [255:0] tmp_10377_fu_1152_p7;
wire   [255:0] tmp_9530_fu_1168_p8;
wire   [255:0] tmp_7489_fu_1185_p5;
wire   [255:0] tmp_5_fu_1197_p6;
wire   [255:0] tmp_6_fu_1210_p3;
wire   [255:0] tmp_3_fu_1218_p7;
wire   [255:0] tmp_1_fu_1235_p4;
wire   [255:0] tmp_2_fu_1246_p3;
wire   [15:0] storemerge3_fu_1126_p3;
wire   [0:0] icmp_fu_875_p2;
wire   [7:0] grp_fu_729_p2;
wire   [12:0] grp_fu_744_p4;
wire   [0:0] grp_fu_753_p2;
wire   [15:0] grp_fu_759_p2;
wire   [4:0] grp_fu_786_p4;
wire   [0:0] grp_fu_796_p2;
wire   [7:0] grp_fu_802_p2;
wire   [4:0] tmp_30_fu_865_p4;
wire   [0:0] tmp_35_fu_882_p2;
wire   [0:0] tmp_37_fu_888_p2;
wire   [0:0] tmp_39_fu_911_p2;
wire   [0:0] tmp_40_fu_917_p2;
wire   [7:0] tmp_21_fu_955_p2;
wire   [0:0] not_tmp_EOP_V_fu_976_p2;
wire   [0:0] tmp_34_fu_1002_p3;
wire   [7:0] tmp_36_fu_1010_p1;
wire   [7:0] p_Result_s_fu_1032_p4;
wire   [7:0] p_Result_4_fu_1048_p4;
wire   [0:0] tmp_46_fu_1064_p2;
wire   [0:0] tmp_45_fu_1058_p2;
wire   [0:0] tmp_48_fu_1076_p2;
wire   [0:0] tmp_47_fu_1070_p2;
wire   [12:0] tmp_53_fu_1104_p4;
wire   [15:0] p_Result_5_fu_1094_p4;
wire   [0:0] icmp9_fu_1114_p2;
wire   [15:0] tmp_29_fu_1120_p2;
reg   [0:0] ap_NS_fsm0;
reg   [1:0] ap_NS_fsm1;
reg    ap_sig_bdd_605;
reg    ap_sig_bdd_152;
reg    ap_sig_bdd_356;
reg    ap_sig_bdd_555;
reg    ap_sig_bdd_106;
reg    ap_sig_bdd_527;
reg    ap_sig_bdd_63;
reg    ap_sig_bdd_77;
reg    ap_sig_bdd_546;
reg    ap_sig_bdd_112;
reg    ap_sig_bdd_571;
reg    ap_sig_bdd_530;
reg    ap_sig_bdd_99;
reg    ap_sig_bdd_121;
reg    ap_sig_bdd_129;
reg    ap_sig_bdd_222;
reg    ap_sig_bdd_251;
reg    ap_sig_bdd_259;
reg    ap_sig_bdd_272;
reg    ap_sig_bdd_275;
reg    ap_sig_bdd_301;
reg    ap_sig_bdd_326;
reg    ap_sig_bdd_335;
reg    ap_sig_bdd_815;




/// the current state (ap_CS_fsm0) of the state machine. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_CS_fsm0
    if (ap_rst == 1'b1) begin
        ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
    end else begin
        ap_CS_fsm0 <= ap_NS_fsm0;
    end
end

/// the current state (ap_CS_fsm1) of the state machine. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_CS_fsm1
    if (ap_rst == 1'b1) begin
        ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
    end else begin
        ap_CS_fsm1 <= ap_NS_fsm1;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_phiprechg_tmp_keyValid_V_6_reg_699pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_tmp_keyValid_V_6_reg_699pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_tmp_keyValid_V_6_reg_699pp0_it1 <= ap_const_lv1_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_152) begin
                ap_reg_phiprechg_tmp_keyValid_V_6_reg_699pp0_it1 <= ap_const_lv1_1;
            end else if (ap_sig_bdd_605) begin
                ap_reg_phiprechg_tmp_keyValid_V_6_reg_699pp0_it1 <= ap_const_lv1_0;
            end else if ((ap_true == ap_true)) begin
                ap_reg_phiprechg_tmp_keyValid_V_6_reg_699pp0_it1 <= ap_reg_phiprechg_tmp_keyValid_V_6_reg_699pp0_it0;
            end
        end
    end
end

/// ap_reg_phiprechg_tmp_key_V_3_reg_664pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_tmp_key_V_3_reg_664pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_tmp_key_V_3_reg_664pp0_it1 <= ap_const_lv64_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_106) begin
                ap_reg_phiprechg_tmp_key_V_3_reg_664pp0_it1 <= flashKeyBuffer_V_V_dout;
            end else if (ap_sig_bdd_555) begin
                ap_reg_phiprechg_tmp_key_V_3_reg_664pp0_it1 <= ap_const_lv64_0;
            end else if ((ap_true == ap_true)) begin
                ap_reg_phiprechg_tmp_key_V_3_reg_664pp0_it1 <= ap_reg_phiprechg_tmp_key_V_3_reg_664pp0_it0;
            end
        end
    end
end

/// ap_reg_phiprechg_tmp_key_V_4_reg_629pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_tmp_key_V_4_reg_629pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_tmp_key_V_4_reg_629pp0_it1 <= ap_const_lv64_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_63) begin
                ap_reg_phiprechg_tmp_key_V_4_reg_629pp0_it1 <= flashKeyBuffer_V_V_dout;
            end else if (ap_sig_bdd_527) begin
                ap_reg_phiprechg_tmp_key_V_4_reg_629pp0_it1 <= ap_const_lv64_0;
            end else if ((ap_true == ap_true)) begin
                ap_reg_phiprechg_tmp_key_V_4_reg_629pp0_it1 <= ap_reg_phiprechg_tmp_key_V_4_reg_629pp0_it0;
            end
        end
    end
end

/// ap_reg_phiprechg_tmp_key_V_5_reg_712pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_tmp_key_V_5_reg_712pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_tmp_key_V_5_reg_712pp0_it1 <= ap_const_lv64_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_152) begin
                ap_reg_phiprechg_tmp_key_V_5_reg_712pp0_it1 <= flashKeyBuffer_V_V_dout;
            end else if (ap_sig_bdd_605) begin
                ap_reg_phiprechg_tmp_key_V_5_reg_712pp0_it1 <= ap_const_lv64_0;
            end else if ((ap_true == ap_true)) begin
                ap_reg_phiprechg_tmp_key_V_5_reg_712pp0_it1 <= ap_reg_phiprechg_tmp_key_V_5_reg_712pp0_it0;
            end
        end
    end
end

/// ap_reg_phiprechg_tmp_valueValid_V_1_reg_640pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_tmp_valueValid_V_1_reg_640pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_tmp_valueValid_V_1_reg_640pp0_it1 <= ap_const_lv1_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_546) begin
                ap_reg_phiprechg_tmp_valueValid_V_1_reg_640pp0_it1 <= ap_const_lv1_0;
            end else if (ap_sig_bdd_77) begin
                ap_reg_phiprechg_tmp_valueValid_V_1_reg_640pp0_it1 <= ap_const_lv1_1;
            end else if ((ap_true == ap_true)) begin
                ap_reg_phiprechg_tmp_valueValid_V_1_reg_640pp0_it1 <= ap_reg_phiprechg_tmp_valueValid_V_1_reg_640pp0_it0;
            end
        end
    end
end

/// ap_reg_phiprechg_tmp_valueValid_V_reg_675pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_tmp_valueValid_V_reg_675pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_tmp_valueValid_V_reg_675pp0_it1 <= ap_const_lv1_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_571) begin
                ap_reg_phiprechg_tmp_valueValid_V_reg_675pp0_it1 <= ap_const_lv1_0;
            end else if (ap_sig_bdd_112) begin
                ap_reg_phiprechg_tmp_valueValid_V_reg_675pp0_it1 <= ap_const_lv1_1;
            end else if ((ap_true == ap_true)) begin
                ap_reg_phiprechg_tmp_valueValid_V_reg_675pp0_it1 <= ap_reg_phiprechg_tmp_valueValid_V_reg_675pp0_it0;
            end
        end
    end
end

/// ap_reg_phiprechg_tmp_value_V_1_reg_653pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_tmp_value_V_1_reg_653pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_tmp_value_V_1_reg_653pp0_it1 <= ap_const_lv64_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_546) begin
                ap_reg_phiprechg_tmp_value_V_1_reg_653pp0_it1 <= ap_const_lv64_0;
            end else if (ap_sig_bdd_77) begin
                ap_reg_phiprechg_tmp_value_V_1_reg_653pp0_it1 <= flashGetPath2remux_V_V_dout;
            end else if ((ap_true == ap_true)) begin
                ap_reg_phiprechg_tmp_value_V_1_reg_653pp0_it1 <= ap_reg_phiprechg_tmp_value_V_1_reg_653pp0_it0;
            end
        end
    end
end

/// ap_reg_phiprechg_tmp_value_V_reg_688pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_tmp_value_V_reg_688pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_tmp_value_V_reg_688pp0_it1 <= ap_const_lv64_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_571) begin
                ap_reg_phiprechg_tmp_value_V_reg_688pp0_it1 <= ap_const_lv64_0;
            end else if (ap_sig_bdd_112) begin
                ap_reg_phiprechg_tmp_value_V_reg_688pp0_it1 <= flashGetPath2remux_V_V_dout;
            end else if ((ap_true == ap_true)) begin
                ap_reg_phiprechg_tmp_value_V_reg_688pp0_it1 <= ap_reg_phiprechg_tmp_value_V_reg_688pp0_it0;
            end
        end
    end
end

/// flashOutputWord_metadata_V_1_reg_1296 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_flashOutputWord_metadata_V_1_reg_1296
    if (ap_rst == 1'b1) begin
        flashOutputWord_metadata_V_1_reg_1296 <= ap_const_lv124_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_fu_724_p2) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            flashOutputWord_metadata_V_1_reg_1296 <= flashOutputWord_metadata_V_1_fu_901_p1;
        end
    end
end

/// flashOutputWord_metadata_V_reg_1319 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_flashOutputWord_metadata_V_reg_1319
    if (ap_rst == 1'b1) begin
        flashOutputWord_metadata_V_reg_1319 <= ap_const_lv124_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            flashOutputWord_metadata_V_reg_1319 <= flashOutputWord_metadata_V_fu_945_p1;
        end
    end
end

/// flashRemuxState assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_flashRemuxState
    if (ap_rst == 1'b1) begin
        flashRemuxState <= ap_const_lv3_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == flashRemuxState_flag_s_phi_fu_365_p42))) begin
            flashRemuxState <= flashRemuxState_new_1_phi_fu_432_p42;
        end
    end
end

/// flashRemuxState_load_reg_1255 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_flashRemuxState_load_reg_1255
    if (ap_rst == 1'b1) begin
        flashRemuxState_load_reg_1255 <= ap_const_lv3_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            flashRemuxState_load_reg_1255 <= flashRemuxState;
        end
    end
end

/// flashRmKeyLength assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_flashRmKeyLength
    if (ap_rst == 1'b1) begin
        flashRmKeyLength <= ap_const_lv8_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == flashRmKeyLength_flag_s_phi_fu_498_p42))) begin
            flashRmKeyLength <= flashRmKeyLength_new_s_phi_fu_567_p42;
        end
    end
end

/// flashRmMdBuffer_metadata_V assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_flashRmMdBuffer_metadata_V
    if (ap_rst == 1'b1) begin
        flashRmMdBuffer_metadata_V <= ap_const_lv124_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_129) begin
                flashRmMdBuffer_metadata_V <= p_Val2_s_fu_991_p1;
            end else if (ap_sig_bdd_121) begin
                flashRmMdBuffer_metadata_V <= flashOutputWord_metadata_V_fu_945_p1;
            end else if (ap_sig_bdd_99) begin
                flashRmMdBuffer_metadata_V <= flashOutputWord_metadata_V_1_fu_901_p1;
            end
        end
    end
end

/// flashRmValueLength assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_flashRmValueLength
    if (ap_rst == 1'b1) begin
        flashRmValueLength <= ap_const_lv16_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            flashRmValueLength <= storemerge3_fu_1126_p3;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((flashRemuxState == ap_const_lv3_4) & (ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
            flashRmValueLength <= grp_fu_764_p3;
        end
    end
end

/// p_Val2_3_reg_318 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_p_Val2_3_reg_318
    if (ap_rst == 1'b1) begin
        p_Val2_3_reg_318 <= ap_const_lv124_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            p_Val2_3_reg_318 <= p_Val2_s_fu_991_p1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashRemuxState == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
            p_Val2_3_reg_318 <= flashRmMdBuffer_metadata_V;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            p_Val2_3_reg_318 <= ap_reg_phiprechg_p_Val2_3_reg_318pp0_it0;
        end
    end
end

/// reg_818 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_reg_818
    if (ap_rst == 1'b1) begin
        reg_818 <= ap_const_lv64_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((flashRemuxState == ap_const_lv3_4) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2)) | ((flashRemuxState == ap_const_lv3_4) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | ((tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_7) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2) & (ap_const_lv1_0 == grp_fu_780_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2) & (ap_const_lv1_0 == grp_fu_780_p2))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
            reg_818 <= flashKeyBuffer_V_V_dout;
        end
    end
end

/// reg_825 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_reg_825
    if (ap_rst == 1'b1) begin
        reg_825 <= ap_const_lv64_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((flashRemuxState == ap_const_lv3_4) & (ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
            reg_825 <= flashGetPath2remux_V_V_dout;
        end
    end
end

/// tmp_10_reg_1263 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_10_reg_1263
    if (ap_rst == 1'b1) begin
        tmp_10_reg_1263 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashRemuxState == ap_const_lv3_4) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_10_reg_1263 <= grp_nbreadreq_fu_196_p3;
        end
    end
end

/// tmp_11_reg_1325 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_11_reg_1325
    if (ap_rst == 1'b1) begin
        tmp_11_reg_1325 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_11_reg_1325 <= grp_nbreadreq_fu_196_p3;
        end
    end
end

/// tmp_12_reg_1284 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_12_reg_1284
    if (ap_rst == 1'b1) begin
        tmp_12_reg_1284 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_12_reg_1284 <= grp_nbreadreq_fu_196_p3;
        end
    end
end

/// tmp_13_reg_1271 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_13_reg_1271
    if (ap_rst == 1'b1) begin
        tmp_13_reg_1271 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (((flashRemuxState == ap_const_lv3_4) & (ap_const_lv1_0 == grp_fu_724_p2) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (ap_const_lv1_0 == grp_fu_724_p2))))) begin
            tmp_13_reg_1271 <= grp_nbreadreq_fu_204_p3;
        end
    end
end

/// tmp_14_reg_1292 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_14_reg_1292
    if (ap_rst == 1'b1) begin
        tmp_14_reg_1292 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (((ap_const_lv1_0 == grp_fu_724_p2) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (ap_const_lv1_0 == grp_fu_724_p2) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3))))) begin
            tmp_14_reg_1292 <= grp_nbreadreq_fu_204_p3;
        end
    end
end

/// tmp_15_reg_1349 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_15_reg_1349
    if (ap_rst == 1'b1) begin
        tmp_15_reg_1349 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (((flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2)) | ((flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2))))) begin
            tmp_15_reg_1349 <= grp_nbreadreq_fu_204_p3;
        end
    end
end

/// tmp_16_reg_1360 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_16_reg_1360
    if (ap_rst == 1'b1) begin
        tmp_16_reg_1360 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (((flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | ((flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)) | ((flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | ((flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2))))) begin
            tmp_16_reg_1360 <= grp_nbreadreq_fu_196_p3;
        end
    end
end

/// tmp_17_reg_1259 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_17_reg_1259
    if (ap_rst == 1'b1) begin
        tmp_17_reg_1259 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_17_reg_1259 <= tmp_17_fu_859_p2;
        end
    end
end

/// tmp_19_reg_1267 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_19_reg_1267
    if (ap_rst == 1'b1) begin
        tmp_19_reg_1267 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (((flashRemuxState == ap_const_lv3_4) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3))))) begin
            tmp_19_reg_1267 <= grp_fu_724_p2;
        end
    end
end

/// tmp_20_reg_1356 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_20_reg_1356
    if (ap_rst == 1'b1) begin
        tmp_20_reg_1356 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (((flashRemuxState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | ((flashRemuxState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)) | ((flashRemuxState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | ((flashRemuxState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2))))) begin
            tmp_20_reg_1356 <= grp_fu_780_p2;
        end
    end
end

/// tmp_22_reg_1288 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_22_reg_1288
    if (ap_rst == 1'b1) begin
        tmp_22_reg_1288 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ((~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3))))) begin
            tmp_22_reg_1288 <= grp_fu_724_p2;
        end
    end
end

/// tmp_23_reg_1345 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_23_reg_1345
    if (ap_rst == 1'b1) begin
        tmp_23_reg_1345 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (((flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2)) | ((flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2))))) begin
            tmp_23_reg_1345 <= tmp_23_fu_1088_p2;
        end
    end
end

/// tmp_49_reg_1341 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_49_reg_1341
    if (ap_rst == 1'b1) begin
        tmp_49_reg_1341 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (((flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2)) | ((flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2))))) begin
            tmp_49_reg_1341 <= tmp_49_fu_1082_p2;
        end
    end
end

/// tmp_7_reg_1315 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_7_reg_1315
    if (ap_rst == 1'b1) begin
        tmp_7_reg_1315 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashRemuxState == ap_const_lv3_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_7_reg_1315 <= grp_nbreadreq_fu_224_p3;
        end
    end
end

/// tmp_8_reg_1280 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_8_reg_1280
    if (ap_rst == 1'b1) begin
        tmp_8_reg_1280 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashRemuxState == ap_const_lv3_5) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_8_reg_1280 <= grp_nbreadreq_fu_224_p3;
        end
    end
end

/// tmp_9_reg_1306 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_9_reg_1306
    if (ap_rst == 1'b1) begin
        tmp_9_reg_1306 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_7) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_9_reg_1306 <= grp_nbreadreq_fu_196_p3;
        end
    end
end

/// tmp_EOP_V_5_reg_1310 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_EOP_V_5_reg_1310
    if (ap_rst == 1'b1) begin
        tmp_EOP_V_5_reg_1310 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_7) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_EOP_V_5_reg_1310 <= tmp_EOP_V_5_fu_938_p2;
        end
    end
end

/// tmp_EOP_V_6_reg_1301 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_EOP_V_6_reg_1301
    if (ap_rst == 1'b1) begin
        tmp_EOP_V_6_reg_1301 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_fu_724_p2) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_EOP_V_6_reg_1301 <= tmp_EOP_V_6_fu_923_p2;
        end
    end
end

/// tmp_EOP_V_7_reg_1275 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_EOP_V_7_reg_1275
    if (ap_rst == 1'b1) begin
        tmp_EOP_V_7_reg_1275 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_fu_724_p2) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3))))) begin
            tmp_EOP_V_7_reg_1275 <= tmp_EOP_V_7_fu_894_p2;
        end
    end
end

/// tmp_EOP_V_reg_1329 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_EOP_V_reg_1329
    if (ap_rst == 1'b1) begin
        tmp_EOP_V_reg_1329 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_EOP_V_reg_1329 <= tmp_EOP_V_fu_970_p2;
        end
    end
end

/// tmp_keyValid_V_5_reg_245 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_keyValid_V_5_reg_245
    if (ap_rst == 1'b1) begin
        tmp_keyValid_V_5_reg_245 <= ap_const_lv1_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_63) begin
                tmp_keyValid_V_5_reg_245 <= ap_const_lv1_1;
            end else if (ap_sig_bdd_527) begin
                tmp_keyValid_V_5_reg_245 <= ap_const_lv1_0;
            end else if ((ap_true == ap_true)) begin
                tmp_keyValid_V_5_reg_245 <= ap_reg_phiprechg_tmp_keyValid_V_5_reg_245pp0_it0;
            end
        end
    end
end

/// tmp_keyValid_V_reg_275 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_keyValid_V_reg_275
    if (ap_rst == 1'b1) begin
        tmp_keyValid_V_reg_275 <= ap_const_lv1_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_106) begin
                tmp_keyValid_V_reg_275 <= ap_const_lv1_1;
            end else if (ap_sig_bdd_555) begin
                tmp_keyValid_V_reg_275 <= ap_const_lv1_0;
            end else if ((ap_true == ap_true)) begin
                tmp_keyValid_V_reg_275 <= ap_reg_phiprechg_tmp_keyValid_V_reg_275pp0_it0;
            end
        end
    end
end

/// tmp_s_reg_1337 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_s_reg_1337
    if (ap_rst == 1'b1) begin
        tmp_s_reg_1337 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ((flashRemuxState == ap_const_lv3_0) | (flashRemuxState == ap_const_lv3_1)))) begin
            tmp_s_reg_1337 <= tmp_s_fu_1042_p2;
        end
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_bdd_343 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_cseq_ST_st0_fsm1_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_188 or ap_sig_bdd_343 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm1_0 assign process. ///
always @ (ap_sig_bdd_34)
begin
    if (ap_sig_bdd_34) begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm0_0 assign process. ///
always @ (ap_sig_bdd_23)
begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm1_1 assign process. ///
always @ (ap_sig_bdd_349)
begin
    if (ap_sig_bdd_349) begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_0;
    end
end

/// flashGetPath2remux_V_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_17_fu_859_p2 or grp_nbreadreq_fu_196_p3 or grp_fu_724_p2 or grp_nbreadreq_fu_204_p3 or grp_nbreadreq_fu_224_p3 or tmp_s_fu_1042_p2 or tmp_49_fu_1082_p2 or tmp_23_fu_1088_p2 or ap_sig_bdd_188 or ap_sig_bdd_343 or ap_sig_cseq_ST_st2_fsm1_1 or flashRemuxState)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((flashRemuxState == ap_const_lv3_4) & (ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
        flashGetPath2remux_V_V_read = ap_const_logic_1;
    end else begin
        flashGetPath2remux_V_V_read = ap_const_logic_0;
    end
end

/// flashKeyBuffer_V_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_17_fu_859_p2 or grp_nbreadreq_fu_196_p3 or grp_fu_724_p2 or grp_nbreadreq_fu_204_p3 or grp_nbreadreq_fu_224_p3 or tmp_s_fu_1042_p2 or tmp_49_fu_1082_p2 or tmp_23_fu_1088_p2 or grp_fu_780_p2 or ap_sig_bdd_188 or ap_sig_bdd_343 or ap_sig_cseq_ST_st2_fsm1_1 or flashRemuxState)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((flashRemuxState == ap_const_lv3_4) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2)) | ((flashRemuxState == ap_const_lv3_4) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | ((tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_7) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2) & (ap_const_lv1_0 == grp_fu_780_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2) & (ap_const_lv1_0 == grp_fu_780_p2))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
        flashKeyBuffer_V_V_read = ap_const_logic_1;
    end else begin
        flashKeyBuffer_V_V_read = ap_const_logic_0;
    end
end

/// flashMetadataBuffer_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_17_fu_859_p2 or grp_nbreadreq_fu_196_p3 or grp_fu_724_p2 or grp_nbreadreq_fu_204_p3 or grp_nbreadreq_fu_224_p3 or ap_sig_bdd_188 or ap_sig_bdd_343 or ap_sig_cseq_ST_st2_fsm1_1 or flashRemuxState)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_fu_724_p2) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
        flashMetadataBuffer_V_read = ap_const_logic_1;
    end else begin
        flashMetadataBuffer_V_read = ap_const_logic_0;
    end
end

/// flashRemuxState_flag_2_phi_fu_308_p6 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or grp_nbreadreq_fu_224_p3 or flashRemuxState or ap_reg_phiprechg_flashRemuxState_flag_2_reg_305pp0_it0 or p_s_fu_1014_p3)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_0))) begin
        flashRemuxState_flag_2_phi_fu_308_p6 = p_s_fu_1014_p3;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashRemuxState == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_0)))) begin
        flashRemuxState_flag_2_phi_fu_308_p6 = ap_const_lv1_0;
    end else begin
        flashRemuxState_flag_2_phi_fu_308_p6 = ap_reg_phiprechg_flashRemuxState_flag_2_reg_305pp0_it0;
    end
end

/// flashRemuxState_flag_s_phi_fu_365_p42 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or tmp_17_fu_859_p2 or grp_nbreadreq_fu_196_p3 or grp_fu_724_p2 or grp_nbreadreq_fu_204_p3 or grp_nbreadreq_fu_224_p3 or tmp_s_fu_1042_p2 or tmp_49_fu_1082_p2 or tmp_23_fu_1088_p2 or grp_fu_780_p2 or flashRemuxState or tmp_EOP_V_7_fu_894_p2 or tmp_EOP_V_5_fu_938_p2 or flashRemuxState_flag_2_phi_fu_308_p6 or ap_reg_phiprechg_flashRemuxState_flag_s_reg_362pp0_it0)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_fu_724_p2) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3))))) begin
        flashRemuxState_flag_s_phi_fu_365_p42 = tmp_EOP_V_7_fu_894_p2;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & (ap_const_lv1_0 == tmp_23_fu_1088_p2)) | ((flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & (ap_const_lv1_0 == tmp_23_fu_1088_p2)))))) begin
        flashRemuxState_flag_s_phi_fu_365_p42 = flashRemuxState_flag_2_phi_fu_308_p6;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_7))) begin
        flashRemuxState_flag_s_phi_fu_365_p42 = tmp_EOP_V_5_fu_938_p2;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((flashRemuxState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2) & ~(ap_const_lv1_0 == grp_fu_780_p2)) | ((flashRemuxState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == grp_fu_780_p2)) | ((flashRemuxState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2) & ~(ap_const_lv1_0 == grp_fu_780_p2)) | ((flashRemuxState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == grp_fu_780_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_fu_724_p2) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)))))) begin
        flashRemuxState_flag_s_phi_fu_365_p42 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(flashRemuxState == ap_const_lv3_4) & ~(flashRemuxState == ap_const_lv3_5) & ~(flashRemuxState == ap_const_lv3_7) & ~(flashRemuxState == ap_const_lv3_2) & ~(flashRemuxState == ap_const_lv3_1) & ~(flashRemuxState == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_7)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_7)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashRemuxState == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashRemuxState == ap_const_lv3_4) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_196_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_fu_724_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (ap_const_lv1_0 == grp_fu_724_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((flashRemuxState == ap_const_lv3_4) & (ap_const_lv1_0 == grp_fu_724_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (ap_const_lv1_0 == grp_fu_724_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_204_p3)))))) begin
        flashRemuxState_flag_s_phi_fu_365_p42 = ap_const_lv1_0;
    end else begin
        flashRemuxState_flag_s_phi_fu_365_p42 = ap_reg_phiprechg_flashRemuxState_flag_s_reg_362pp0_it0;
    end
end

/// flashRemuxState_new_1_phi_fu_432_p42 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or tmp_17_fu_859_p2 or grp_nbreadreq_fu_196_p3 or grp_fu_724_p2 or grp_nbreadreq_fu_204_p3 or grp_nbreadreq_fu_224_p3 or tmp_s_fu_1042_p2 or tmp_49_fu_1082_p2 or tmp_23_fu_1088_p2 or grp_fu_780_p2 or flashRemuxState or ap_reg_phiprechg_flashRemuxState_new_1_reg_429pp0_it0 or storemerge3_cast_fu_982_p3 or storemerge7_fu_929_p3)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_fu_724_p2) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3))))) begin
        flashRemuxState_new_1_phi_fu_432_p42 = storemerge7_fu_929_p3;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2))))) begin
        flashRemuxState_new_1_phi_fu_432_p42 = ap_const_lv3_5;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & (ap_const_lv1_0 == tmp_23_fu_1088_p2)) | ((flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & (ap_const_lv1_0 == tmp_23_fu_1088_p2)))))) begin
        flashRemuxState_new_1_phi_fu_432_p42 = ap_const_lv3_1;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((flashRemuxState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2) & ~(ap_const_lv1_0 == grp_fu_780_p2)) | ((flashRemuxState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == grp_fu_780_p2)) | ((flashRemuxState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2) & ~(ap_const_lv1_0 == grp_fu_780_p2)) | ((flashRemuxState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == grp_fu_780_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)))))) begin
        flashRemuxState_new_1_phi_fu_432_p42 = ap_const_lv3_2;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_2))) begin
        flashRemuxState_new_1_phi_fu_432_p42 = storemerge3_cast_fu_982_p3;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_7)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_7)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_7)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashRemuxState == ap_const_lv3_4) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_196_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_fu_724_p2) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((flashRemuxState == ap_const_lv3_4) & (ap_const_lv1_0 == grp_fu_724_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (ap_const_lv1_0 == grp_fu_724_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_204_p3)))))) begin
        flashRemuxState_new_1_phi_fu_432_p42 = ap_const_lv3_0;
    end else begin
        flashRemuxState_new_1_phi_fu_432_p42 = ap_reg_phiprechg_flashRemuxState_new_1_reg_429pp0_it0;
    end
end

/// flashRmKeyLength_flag_5_phi_fu_344_p4 assign process. ///
always @ (flashRemuxState_flag_2_phi_fu_308_p6 or ap_reg_phiprechg_flashRmKeyLength_flag_5_reg_341pp0_it0 or ap_sig_bdd_605 or ap_sig_bdd_152 or ap_sig_bdd_530)
begin
    if (ap_sig_bdd_530) begin
        if (ap_sig_bdd_152) begin
            flashRmKeyLength_flag_5_phi_fu_344_p4 = ap_const_lv1_1;
        end else if (ap_sig_bdd_605) begin
            flashRmKeyLength_flag_5_phi_fu_344_p4 = flashRemuxState_flag_2_phi_fu_308_p6;
        end else begin
            flashRmKeyLength_flag_5_phi_fu_344_p4 = ap_reg_phiprechg_flashRmKeyLength_flag_5_reg_341pp0_it0;
        end
    end else begin
        flashRmKeyLength_flag_5_phi_fu_344_p4 = ap_reg_phiprechg_flashRmKeyLength_flag_5_reg_341pp0_it0;
    end
end

/// flashRmKeyLength_flag_s_phi_fu_498_p42 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or tmp_17_fu_859_p2 or grp_nbreadreq_fu_196_p3 or grp_fu_724_p2 or grp_nbreadreq_fu_204_p3 or grp_nbreadreq_fu_224_p3 or tmp_s_fu_1042_p2 or tmp_49_fu_1082_p2 or tmp_23_fu_1088_p2 or grp_fu_780_p2 or flashRemuxState or tmp_keyValid_V_5_phi_fu_248_p4 or tmp_keyValid_V_phi_fu_278_p4 or flashRemuxState_flag_2_phi_fu_308_p6 or flashRmKeyLength_flag_5_phi_fu_344_p4 or ap_reg_phiprechg_flashRmKeyLength_flag_s_reg_495pp0_it0)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_fu_724_p2) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3))))) begin
        flashRmKeyLength_flag_s_phi_fu_498_p42 = tmp_keyValid_V_5_phi_fu_248_p4;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_fu_724_p2) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3))))) begin
        flashRmKeyLength_flag_s_phi_fu_498_p42 = tmp_keyValid_V_phi_fu_278_p4;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2))))) begin
        flashRmKeyLength_flag_s_phi_fu_498_p42 = flashRmKeyLength_flag_5_phi_fu_344_p4;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((flashRemuxState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2) & ~(ap_const_lv1_0 == grp_fu_780_p2)) | ((flashRemuxState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == grp_fu_780_p2)) | ((flashRemuxState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2) & ~(ap_const_lv1_0 == grp_fu_780_p2)) | ((flashRemuxState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == grp_fu_780_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & (ap_const_lv1_0 == tmp_23_fu_1088_p2)) | ((flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & (ap_const_lv1_0 == tmp_23_fu_1088_p2)))))) begin
        flashRmKeyLength_flag_s_phi_fu_498_p42 = flashRemuxState_flag_2_phi_fu_308_p6;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_7)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)))))) begin
        flashRmKeyLength_flag_s_phi_fu_498_p42 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(flashRemuxState == ap_const_lv3_4) & ~(flashRemuxState == ap_const_lv3_5) & ~(flashRemuxState == ap_const_lv3_7) & ~(flashRemuxState == ap_const_lv3_2) & ~(flashRemuxState == ap_const_lv3_1) & ~(flashRemuxState == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_7)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_7)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashRemuxState == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashRemuxState == ap_const_lv3_4) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_196_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_fu_724_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (ap_const_lv1_0 == grp_fu_724_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((flashRemuxState == ap_const_lv3_4) & (ap_const_lv1_0 == grp_fu_724_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (ap_const_lv1_0 == grp_fu_724_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_204_p3)))))) begin
        flashRmKeyLength_flag_s_phi_fu_498_p42 = ap_const_lv1_0;
    end else begin
        flashRmKeyLength_flag_s_phi_fu_498_p42 = ap_reg_phiprechg_flashRmKeyLength_flag_s_reg_495pp0_it0;
    end
end

/// flashRmKeyLength_load_1_phi_fu_290_p4 assign process. ///
always @ (flashRmKeyLength or grp_fu_734_p3 or ap_reg_phiprechg_flashRmKeyLength_load_1_reg_287pp0_it0 or ap_sig_bdd_555 or ap_sig_bdd_106 or ap_sig_bdd_530)
begin
    if (ap_sig_bdd_530) begin
        if (ap_sig_bdd_106) begin
            flashRmKeyLength_load_1_phi_fu_290_p4 = grp_fu_734_p3;
        end else if (ap_sig_bdd_555) begin
            flashRmKeyLength_load_1_phi_fu_290_p4 = flashRmKeyLength;
        end else begin
            flashRmKeyLength_load_1_phi_fu_290_p4 = ap_reg_phiprechg_flashRmKeyLength_load_1_reg_287pp0_it0;
        end
    end else begin
        flashRmKeyLength_load_1_phi_fu_290_p4 = ap_reg_phiprechg_flashRmKeyLength_load_1_reg_287pp0_it0;
    end
end

/// flashRmKeyLength_load_s_phi_fu_260_p4 assign process. ///
always @ (flashRmKeyLength or ap_reg_phiprechg_flashRmKeyLength_load_s_reg_257pp0_it0 or grp_fu_734_p3 or ap_sig_bdd_527 or ap_sig_bdd_63 or ap_sig_bdd_530)
begin
    if (ap_sig_bdd_530) begin
        if (ap_sig_bdd_63) begin
            flashRmKeyLength_load_s_phi_fu_260_p4 = grp_fu_734_p3;
        end else if (ap_sig_bdd_527) begin
            flashRmKeyLength_load_s_phi_fu_260_p4 = flashRmKeyLength;
        end else begin
            flashRmKeyLength_load_s_phi_fu_260_p4 = ap_reg_phiprechg_flashRmKeyLength_load_s_reg_257pp0_it0;
        end
    end else begin
        flashRmKeyLength_load_s_phi_fu_260_p4 = ap_reg_phiprechg_flashRmKeyLength_load_s_reg_257pp0_it0;
    end
end

/// flashRmKeyLength_loc_2_phi_fu_333_p6 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or grp_nbreadreq_fu_224_p3 or flashRemuxState or flashRmKeyLength or ap_reg_phiprechg_flashRmKeyLength_loc_2_reg_330pp0_it0 or p_flashRmKeyLength_load_fu_1023_p3)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_0))) begin
        flashRmKeyLength_loc_2_phi_fu_333_p6 = p_flashRmKeyLength_load_fu_1023_p3;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashRemuxState == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_0)))) begin
        flashRmKeyLength_loc_2_phi_fu_333_p6 = flashRmKeyLength;
    end else begin
        flashRmKeyLength_loc_2_phi_fu_333_p6 = ap_reg_phiprechg_flashRmKeyLength_loc_2_reg_330pp0_it0;
    end
end

/// flashRmKeyLength_new_5_phi_fu_355_p4 assign process. ///
always @ (flashRmKeyLength_loc_2_phi_fu_333_p6 or ap_reg_phiprechg_flashRmKeyLength_new_5_reg_352pp0_it0 or grp_fu_808_p3 or ap_sig_bdd_605 or ap_sig_bdd_152 or ap_sig_bdd_530)
begin
    if (ap_sig_bdd_530) begin
        if (ap_sig_bdd_152) begin
            flashRmKeyLength_new_5_phi_fu_355_p4 = grp_fu_808_p3;
        end else if (ap_sig_bdd_605) begin
            flashRmKeyLength_new_5_phi_fu_355_p4 = flashRmKeyLength_loc_2_phi_fu_333_p6;
        end else begin
            flashRmKeyLength_new_5_phi_fu_355_p4 = ap_reg_phiprechg_flashRmKeyLength_new_5_reg_352pp0_it0;
        end
    end else begin
        flashRmKeyLength_new_5_phi_fu_355_p4 = ap_reg_phiprechg_flashRmKeyLength_new_5_reg_352pp0_it0;
    end
end

/// flashRmKeyLength_new_s_phi_fu_567_p42 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or tmp_17_fu_859_p2 or grp_nbreadreq_fu_196_p3 or grp_fu_724_p2 or grp_nbreadreq_fu_204_p3 or grp_nbreadreq_fu_224_p3 or tmp_s_fu_1042_p2 or tmp_49_fu_1082_p2 or tmp_23_fu_1088_p2 or grp_fu_780_p2 or flashRemuxState or flashRmKeyLength_load_s_phi_fu_260_p4 or grp_fu_734_p3 or flashRmKeyLength_load_1_phi_fu_290_p4 or flashRmKeyLength_loc_2_phi_fu_333_p6 or flashRmKeyLength_new_5_phi_fu_355_p4 or grp_fu_808_p3 or storemerge2_fu_961_p3 or ap_reg_phiprechg_flashRmKeyLength_new_s_reg_564pp0_it0)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_fu_724_p2) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3))))) begin
        flashRmKeyLength_new_s_phi_fu_567_p42 = flashRmKeyLength_load_s_phi_fu_260_p4;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_fu_724_p2) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3))))) begin
        flashRmKeyLength_new_s_phi_fu_567_p42 = flashRmKeyLength_load_1_phi_fu_290_p4;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2))))) begin
        flashRmKeyLength_new_s_phi_fu_567_p42 = flashRmKeyLength_new_5_phi_fu_355_p4;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & (ap_const_lv1_0 == tmp_23_fu_1088_p2)) | ((flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & (ap_const_lv1_0 == tmp_23_fu_1088_p2)))))) begin
        flashRmKeyLength_new_s_phi_fu_567_p42 = flashRmKeyLength_loc_2_phi_fu_333_p6;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2))))) begin
        flashRmKeyLength_new_s_phi_fu_567_p42 = grp_fu_808_p3;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((flashRemuxState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2) & ~(ap_const_lv1_0 == grp_fu_780_p2)) | ((flashRemuxState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == grp_fu_780_p2)) | ((flashRemuxState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2) & ~(ap_const_lv1_0 == grp_fu_780_p2)) | ((flashRemuxState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == grp_fu_780_p2))))) begin
        flashRmKeyLength_new_s_phi_fu_567_p42 = ap_const_lv8_0;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_7))) begin
        flashRmKeyLength_new_s_phi_fu_567_p42 = grp_fu_734_p3;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_2))) begin
        flashRmKeyLength_new_s_phi_fu_567_p42 = storemerge2_fu_961_p3;
    end else begin
        flashRmKeyLength_new_s_phi_fu_567_p42 = ap_reg_phiprechg_flashRmKeyLength_new_s_reg_564pp0_it0;
    end
end

/// p_Val2_3_phi_fu_321_p6 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or grp_nbreadreq_fu_224_p3 or flashRemuxState or flashRmMdBuffer_metadata_V or ap_reg_phiprechg_p_Val2_3_reg_318pp0_it0 or p_Val2_s_fu_991_p1)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_0))) begin
        p_Val2_3_phi_fu_321_p6 = p_Val2_s_fu_991_p1;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashRemuxState == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_0)))) begin
        p_Val2_3_phi_fu_321_p6 = flashRmMdBuffer_metadata_V;
    end else begin
        p_Val2_3_phi_fu_321_p6 = ap_reg_phiprechg_p_Val2_3_reg_318pp0_it0;
    end
end

/// tmp_33_phi_fu_269_p4 assign process. ///
always @ (flashRmValueLength or grp_fu_764_p3 or ap_reg_phiprechg_tmp_33_reg_266pp0_it0 or ap_sig_bdd_77 or ap_sig_bdd_546 or ap_sig_bdd_530)
begin
    if (ap_sig_bdd_530) begin
        if (ap_sig_bdd_546) begin
            tmp_33_phi_fu_269_p4 = flashRmValueLength;
        end else if (ap_sig_bdd_77) begin
            tmp_33_phi_fu_269_p4 = grp_fu_764_p3;
        end else begin
            tmp_33_phi_fu_269_p4 = ap_reg_phiprechg_tmp_33_reg_266pp0_it0;
        end
    end else begin
        tmp_33_phi_fu_269_p4 = ap_reg_phiprechg_tmp_33_reg_266pp0_it0;
    end
end

/// tmp_38_phi_fu_299_p4 assign process. ///
always @ (flashRmValueLength or grp_fu_764_p3 or ap_reg_phiprechg_tmp_38_reg_296pp0_it0 or ap_sig_bdd_112 or ap_sig_bdd_571 or ap_sig_bdd_530)
begin
    if (ap_sig_bdd_530) begin
        if (ap_sig_bdd_571) begin
            tmp_38_phi_fu_299_p4 = flashRmValueLength;
        end else if (ap_sig_bdd_112) begin
            tmp_38_phi_fu_299_p4 = grp_fu_764_p3;
        end else begin
            tmp_38_phi_fu_299_p4 = ap_reg_phiprechg_tmp_38_reg_296pp0_it0;
        end
    end else begin
        tmp_38_phi_fu_299_p4 = ap_reg_phiprechg_tmp_38_reg_296pp0_it0;
    end
end

/// tmp_keyValid_V_5_phi_fu_248_p4 assign process. ///
always @ (ap_reg_phiprechg_tmp_keyValid_V_5_reg_245pp0_it0 or ap_sig_bdd_527 or ap_sig_bdd_63 or ap_sig_bdd_530)
begin
    if (ap_sig_bdd_530) begin
        if (ap_sig_bdd_63) begin
            tmp_keyValid_V_5_phi_fu_248_p4 = ap_const_lv1_1;
        end else if (ap_sig_bdd_527) begin
            tmp_keyValid_V_5_phi_fu_248_p4 = ap_const_lv1_0;
        end else begin
            tmp_keyValid_V_5_phi_fu_248_p4 = ap_reg_phiprechg_tmp_keyValid_V_5_reg_245pp0_it0;
        end
    end else begin
        tmp_keyValid_V_5_phi_fu_248_p4 = ap_reg_phiprechg_tmp_keyValid_V_5_reg_245pp0_it0;
    end
end

/// tmp_keyValid_V_phi_fu_278_p4 assign process. ///
always @ (ap_reg_phiprechg_tmp_keyValid_V_reg_275pp0_it0 or ap_sig_bdd_555 or ap_sig_bdd_106 or ap_sig_bdd_530)
begin
    if (ap_sig_bdd_530) begin
        if (ap_sig_bdd_106) begin
            tmp_keyValid_V_phi_fu_278_p4 = ap_const_lv1_1;
        end else if (ap_sig_bdd_555) begin
            tmp_keyValid_V_phi_fu_278_p4 = ap_const_lv1_0;
        end else begin
            tmp_keyValid_V_phi_fu_278_p4 = ap_reg_phiprechg_tmp_keyValid_V_reg_275pp0_it0;
        end
    end else begin
        tmp_keyValid_V_phi_fu_278_p4 = ap_reg_phiprechg_tmp_keyValid_V_reg_275pp0_it0;
    end
end

/// valueStoreFlash2merger_V_din assign process. ///
always @ (tmp_10377_fu_1152_p7 or tmp_9530_fu_1168_p8 or tmp_7489_fu_1185_p5 or tmp_5_fu_1197_p6 or tmp_6_fu_1210_p3 or tmp_3_fu_1218_p7 or tmp_1_fu_1235_p4 or tmp_2_fu_1246_p3 or ap_sig_bdd_222 or ap_sig_bdd_251 or ap_sig_bdd_259 or ap_sig_bdd_272 or ap_sig_bdd_275 or ap_sig_bdd_301 or ap_sig_bdd_326 or ap_sig_bdd_335 or ap_sig_bdd_815)
begin
    if (ap_sig_bdd_815) begin
        if (ap_sig_bdd_335) begin
            valueStoreFlash2merger_V_din = tmp_2_fu_1246_p3;
        end else if (ap_sig_bdd_326) begin
            valueStoreFlash2merger_V_din = tmp_1_fu_1235_p4;
        end else if (ap_sig_bdd_301) begin
            valueStoreFlash2merger_V_din = tmp_3_fu_1218_p7;
        end else if (ap_sig_bdd_275) begin
            valueStoreFlash2merger_V_din = tmp_6_fu_1210_p3;
        end else if (ap_sig_bdd_272) begin
            valueStoreFlash2merger_V_din = tmp_5_fu_1197_p6;
        end else if (ap_sig_bdd_259) begin
            valueStoreFlash2merger_V_din = tmp_7489_fu_1185_p5;
        end else if (ap_sig_bdd_251) begin
            valueStoreFlash2merger_V_din = tmp_9530_fu_1168_p8;
        end else if (ap_sig_bdd_222) begin
            valueStoreFlash2merger_V_din = tmp_10377_fu_1152_p7;
        end else begin
            valueStoreFlash2merger_V_din = 'bx;
        end
    end else begin
        valueStoreFlash2merger_V_din = 'bx;
    end
end

/// valueStoreFlash2merger_V_write assign process. ///
always @ (ap_done_reg or flashRemuxState_load_reg_1255 or tmp_17_reg_1259 or tmp_19_reg_1267 or tmp_10_reg_1263 or tmp_13_reg_1271 or tmp_8_reg_1280 or tmp_22_reg_1288 or tmp_12_reg_1284 or tmp_14_reg_1292 or tmp_9_reg_1306 or tmp_7_reg_1315 or tmp_11_reg_1325 or tmp_s_reg_1337 or tmp_49_reg_1341 or tmp_23_reg_1345 or tmp_15_reg_1349 or tmp_20_reg_1356 or tmp_16_reg_1360 or ap_sig_bdd_343 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if ((((((ap_const_lv3_4 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_17_reg_1259) & ~(ap_const_lv1_0 == tmp_19_reg_1267)) | ((ap_const_lv3_4 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_19_reg_1267) & ~(ap_const_lv1_0 == tmp_10_reg_1263)) | ((ap_const_lv3_4 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_17_reg_1259) & ~(ap_const_lv1_0 == tmp_13_reg_1271)) | ((ap_const_lv3_4 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_10_reg_1263) & ~(ap_const_lv1_0 == tmp_13_reg_1271))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343)) | (((~(ap_const_lv1_0 == tmp_17_reg_1259) & (ap_const_lv3_5 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_8_reg_1280) & ~(ap_const_lv1_0 == tmp_22_reg_1288)) | ((ap_const_lv3_5 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_8_reg_1280) & ~(ap_const_lv1_0 == tmp_22_reg_1288) & ~(ap_const_lv1_0 == tmp_12_reg_1284)) | (~(ap_const_lv1_0 == tmp_17_reg_1259) & (ap_const_lv3_5 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_8_reg_1280) & ~(ap_const_lv1_0 == tmp_14_reg_1292)) | ((ap_const_lv3_5 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_8_reg_1280) & ~(ap_const_lv1_0 == tmp_12_reg_1284) & ~(ap_const_lv1_0 == tmp_14_reg_1292))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343)) | ((ap_const_lv1_0 == tmp_17_reg_1259) & (ap_const_lv3_7 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_9_reg_1306) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343)) | ((ap_const_lv1_0 == tmp_17_reg_1259) & (ap_const_lv3_2 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_7_reg_1315) & ~(ap_const_lv1_0 == tmp_11_reg_1325) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343)) | (~(ap_const_lv1_0 == tmp_17_reg_1259) & (ap_const_lv3_2 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_7_reg_1315) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343)) | ((((ap_const_lv3_1 == flashRemuxState_load_reg_1255) & (ap_const_lv1_0 == tmp_s_reg_1337) & (ap_const_lv1_0 == tmp_49_reg_1341) & ~(ap_const_lv1_0 == tmp_23_reg_1345) & ~(ap_const_lv1_0 == tmp_15_reg_1349)) | ((ap_const_lv1_0 == tmp_s_reg_1337) & (ap_const_lv1_0 == tmp_49_reg_1341) & ~(ap_const_lv1_0 == tmp_23_reg_1345) & ~(ap_const_lv1_0 == tmp_15_reg_1349) & (ap_const_lv3_0 == flashRemuxState_load_reg_1255))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343)) | ((((ap_const_lv3_1 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_s_reg_1337) & (ap_const_lv1_0 == tmp_20_reg_1356) & ~(ap_const_lv1_0 == tmp_16_reg_1360)) | ((ap_const_lv3_1 == flashRemuxState_load_reg_1255) & (ap_const_lv1_0 == tmp_20_reg_1356) & ~(ap_const_lv1_0 == tmp_16_reg_1360) & ~(ap_const_lv1_0 == tmp_49_reg_1341)) | ((ap_const_lv3_0 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_s_reg_1337) & (ap_const_lv1_0 == tmp_20_reg_1356) & ~(ap_const_lv1_0 == tmp_16_reg_1360)) | ((ap_const_lv3_0 == flashRemuxState_load_reg_1255) & (ap_const_lv1_0 == tmp_20_reg_1356) & ~(ap_const_lv1_0 == tmp_16_reg_1360) & ~(ap_const_lv1_0 == tmp_49_reg_1341))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343)) | ((((ap_const_lv3_1 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_s_reg_1337) & ~(ap_const_lv1_0 == tmp_20_reg_1356)) | ((ap_const_lv3_1 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_49_reg_1341) & ~(ap_const_lv1_0 == tmp_20_reg_1356)) | ((ap_const_lv3_0 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_s_reg_1337) & ~(ap_const_lv1_0 == tmp_20_reg_1356)) | ((ap_const_lv3_0 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_49_reg_1341) & ~(ap_const_lv1_0 == tmp_20_reg_1356))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343)))) begin
        valueStoreFlash2merger_V_write = ap_const_logic_1;
    end else begin
        valueStoreFlash2merger_V_write = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm1) of the state machine. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_CS_fsm1 or ap_sig_bdd_188 or ap_sig_bdd_343 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm1)
        ap_ST_st2_fsm1_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343) & ~ap_sig_bdd_188)) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343) & (~(ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ap_sig_bdd_188)))) begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end else begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end
        end
        ap_ST_st0_fsm1_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end
        end
        default : 
        begin
            ap_NS_fsm1 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm0) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm0 or ap_sig_bdd_188 or ap_sig_bdd_343 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm0)
        ap_ST_st1_fsm0_0 : 
        begin
            ap_NS_fsm0 = ap_ST_st1_fsm0_0;
        end
        default : 
        begin
            ap_NS_fsm0 = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_flashRemuxState_flag_2_reg_305pp0_it0 = 'bx;
assign ap_reg_phiprechg_flashRemuxState_flag_s_reg_362pp0_it0 = 'bx;
assign ap_reg_phiprechg_flashRemuxState_new_1_reg_429pp0_it0 = 'bx;
assign ap_reg_phiprechg_flashRmKeyLength_flag_5_reg_341pp0_it0 = 'bx;
assign ap_reg_phiprechg_flashRmKeyLength_flag_s_reg_495pp0_it0 = 'bx;
assign ap_reg_phiprechg_flashRmKeyLength_load_1_reg_287pp0_it0 = 'bx;
assign ap_reg_phiprechg_flashRmKeyLength_load_s_reg_257pp0_it0 = 'bx;
assign ap_reg_phiprechg_flashRmKeyLength_loc_2_reg_330pp0_it0 = 'bx;
assign ap_reg_phiprechg_flashRmKeyLength_new_5_reg_352pp0_it0 = 'bx;
assign ap_reg_phiprechg_flashRmKeyLength_new_s_reg_564pp0_it0 = 'bx;
assign ap_reg_phiprechg_p_Val2_3_reg_318pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_33_reg_266pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_38_reg_296pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_keyValid_V_5_reg_245pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_keyValid_V_6_reg_699pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_keyValid_V_reg_275pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_key_V_3_reg_664pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_key_V_4_reg_629pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_key_V_5_reg_712pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_valueValid_V_1_reg_640pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_valueValid_V_reg_675pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_value_V_1_reg_653pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_value_V_reg_688pp0_it0 = 'bx;

/// ap_sig_bdd_106 assign process. ///
always @ (tmp_17_fu_859_p2 or grp_nbreadreq_fu_196_p3 or grp_fu_724_p2 or grp_nbreadreq_fu_204_p3 or grp_nbreadreq_fu_224_p3 or flashRemuxState)
begin
    ap_sig_bdd_106 = (((tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | ((tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)));
end

/// ap_sig_bdd_112 assign process. ///
always @ (tmp_17_fu_859_p2 or grp_nbreadreq_fu_196_p3 or grp_fu_724_p2 or grp_nbreadreq_fu_204_p3 or grp_nbreadreq_fu_224_p3 or flashRemuxState)
begin
    ap_sig_bdd_112 = (((ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)));
end

/// ap_sig_bdd_121 assign process. ///
always @ (grp_nbreadreq_fu_224_p3 or flashRemuxState)
begin
    ap_sig_bdd_121 = (~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_2));
end

/// ap_sig_bdd_129 assign process. ///
always @ (grp_nbreadreq_fu_224_p3 or flashRemuxState)
begin
    ap_sig_bdd_129 = (~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_0));
end

/// ap_sig_bdd_152 assign process. ///
always @ (grp_nbreadreq_fu_204_p3 or tmp_s_fu_1042_p2 or tmp_49_fu_1082_p2 or tmp_23_fu_1088_p2 or grp_fu_780_p2 or flashRemuxState)
begin
    ap_sig_bdd_152 = ((~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2) & (ap_const_lv1_0 == grp_fu_780_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2) & (ap_const_lv1_0 == grp_fu_780_p2)));
end

/// ap_sig_bdd_188 assign process. ///
always @ (ap_start or ap_done_reg or flashKeyBuffer_V_V_empty_n or tmp_17_fu_859_p2 or grp_nbreadreq_fu_196_p3 or grp_fu_724_p2 or grp_nbreadreq_fu_204_p3 or flashGetPath2remux_V_V_empty_n or flashMetadataBuffer_V_empty_n or grp_nbreadreq_fu_224_p3 or tmp_s_fu_1042_p2 or tmp_49_fu_1082_p2 or tmp_23_fu_1088_p2 or grp_fu_780_p2 or flashRemuxState)
begin
    ap_sig_bdd_188 = (((flashKeyBuffer_V_V_empty_n == ap_const_logic_0) & (((flashRemuxState == ap_const_lv3_4) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2)) | ((flashRemuxState == ap_const_lv3_4) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3)))) | ((flashGetPath2remux_V_V_empty_n == ap_const_logic_0) & (((flashRemuxState == ap_const_lv3_4) & (ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3)))) | ((flashMetadataBuffer_V_empty_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == grp_fu_724_p2) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)))) | ((flashKeyBuffer_V_V_empty_n == ap_const_logic_0) & (((tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | ((tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)))) | ((flashGetPath2remux_V_V_empty_n == ap_const_logic_0) & (((ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)))) | ((flashKeyBuffer_V_V_empty_n == ap_const_logic_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_7)) | ((flashMetadataBuffer_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_2)) | ((flashKeyBuffer_V_V_empty_n == ap_const_logic_0) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_2)) | ((flashMetadataBuffer_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3) & (flashRemuxState == ap_const_lv3_0)) | ((flashKeyBuffer_V_V_empty_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2) & (ap_const_lv1_0 == grp_fu_780_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2) & (ap_const_lv1_0 == grp_fu_780_p2)))) | ((flashGetPath2remux_V_V_empty_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2)))) | ((flashKeyBuffer_V_V_empty_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1042_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_780_p2) & ~(ap_const_lv1_0 == tmp_49_fu_1082_p2)))) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_222 assign process. ///
always @ (flashRemuxState_load_reg_1255 or tmp_17_reg_1259 or tmp_19_reg_1267 or tmp_10_reg_1263 or tmp_13_reg_1271)
begin
    ap_sig_bdd_222 = (((ap_const_lv3_4 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_17_reg_1259) & ~(ap_const_lv1_0 == tmp_19_reg_1267)) | ((ap_const_lv3_4 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_19_reg_1267) & ~(ap_const_lv1_0 == tmp_10_reg_1263)) | ((ap_const_lv3_4 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_17_reg_1259) & ~(ap_const_lv1_0 == tmp_13_reg_1271)) | ((ap_const_lv3_4 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_10_reg_1263) & ~(ap_const_lv1_0 == tmp_13_reg_1271)));
end

/// ap_sig_bdd_23 assign process. ///
always @ (ap_CS_fsm0)
begin
    ap_sig_bdd_23 = (ap_CS_fsm0[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_251 assign process. ///
always @ (flashRemuxState_load_reg_1255 or tmp_17_reg_1259 or tmp_8_reg_1280 or tmp_22_reg_1288 or tmp_12_reg_1284 or tmp_14_reg_1292)
begin
    ap_sig_bdd_251 = ((~(ap_const_lv1_0 == tmp_17_reg_1259) & (ap_const_lv3_5 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_8_reg_1280) & ~(ap_const_lv1_0 == tmp_22_reg_1288)) | ((ap_const_lv3_5 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_8_reg_1280) & ~(ap_const_lv1_0 == tmp_22_reg_1288) & ~(ap_const_lv1_0 == tmp_12_reg_1284)) | (~(ap_const_lv1_0 == tmp_17_reg_1259) & (ap_const_lv3_5 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_8_reg_1280) & ~(ap_const_lv1_0 == tmp_14_reg_1292)) | ((ap_const_lv3_5 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_8_reg_1280) & ~(ap_const_lv1_0 == tmp_12_reg_1284) & ~(ap_const_lv1_0 == tmp_14_reg_1292)));
end

/// ap_sig_bdd_259 assign process. ///
always @ (flashRemuxState_load_reg_1255 or tmp_17_reg_1259 or tmp_9_reg_1306)
begin
    ap_sig_bdd_259 = ((ap_const_lv1_0 == tmp_17_reg_1259) & (ap_const_lv3_7 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_9_reg_1306));
end

/// ap_sig_bdd_272 assign process. ///
always @ (flashRemuxState_load_reg_1255 or tmp_17_reg_1259 or tmp_7_reg_1315 or tmp_11_reg_1325)
begin
    ap_sig_bdd_272 = ((ap_const_lv1_0 == tmp_17_reg_1259) & (ap_const_lv3_2 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_7_reg_1315) & ~(ap_const_lv1_0 == tmp_11_reg_1325));
end

/// ap_sig_bdd_275 assign process. ///
always @ (flashRemuxState_load_reg_1255 or tmp_17_reg_1259 or tmp_7_reg_1315)
begin
    ap_sig_bdd_275 = (~(ap_const_lv1_0 == tmp_17_reg_1259) & (ap_const_lv3_2 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_7_reg_1315));
end

/// ap_sig_bdd_301 assign process. ///
always @ (flashRemuxState_load_reg_1255 or tmp_s_reg_1337 or tmp_49_reg_1341 or tmp_23_reg_1345 or tmp_15_reg_1349)
begin
    ap_sig_bdd_301 = (((ap_const_lv3_1 == flashRemuxState_load_reg_1255) & (ap_const_lv1_0 == tmp_s_reg_1337) & (ap_const_lv1_0 == tmp_49_reg_1341) & ~(ap_const_lv1_0 == tmp_23_reg_1345) & ~(ap_const_lv1_0 == tmp_15_reg_1349)) | ((ap_const_lv1_0 == tmp_s_reg_1337) & (ap_const_lv1_0 == tmp_49_reg_1341) & ~(ap_const_lv1_0 == tmp_23_reg_1345) & ~(ap_const_lv1_0 == tmp_15_reg_1349) & (ap_const_lv3_0 == flashRemuxState_load_reg_1255)));
end

/// ap_sig_bdd_326 assign process. ///
always @ (flashRemuxState_load_reg_1255 or tmp_s_reg_1337 or tmp_49_reg_1341 or tmp_20_reg_1356 or tmp_16_reg_1360)
begin
    ap_sig_bdd_326 = (((ap_const_lv3_1 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_s_reg_1337) & (ap_const_lv1_0 == tmp_20_reg_1356) & ~(ap_const_lv1_0 == tmp_16_reg_1360)) | ((ap_const_lv3_1 == flashRemuxState_load_reg_1255) & (ap_const_lv1_0 == tmp_20_reg_1356) & ~(ap_const_lv1_0 == tmp_16_reg_1360) & ~(ap_const_lv1_0 == tmp_49_reg_1341)) | ((ap_const_lv3_0 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_s_reg_1337) & (ap_const_lv1_0 == tmp_20_reg_1356) & ~(ap_const_lv1_0 == tmp_16_reg_1360)) | ((ap_const_lv3_0 == flashRemuxState_load_reg_1255) & (ap_const_lv1_0 == tmp_20_reg_1356) & ~(ap_const_lv1_0 == tmp_16_reg_1360) & ~(ap_const_lv1_0 == tmp_49_reg_1341)));
end

/// ap_sig_bdd_335 assign process. ///
always @ (flashRemuxState_load_reg_1255 or tmp_s_reg_1337 or tmp_49_reg_1341 or tmp_20_reg_1356)
begin
    ap_sig_bdd_335 = (((ap_const_lv3_1 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_s_reg_1337) & ~(ap_const_lv1_0 == tmp_20_reg_1356)) | ((ap_const_lv3_1 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_49_reg_1341) & ~(ap_const_lv1_0 == tmp_20_reg_1356)) | ((ap_const_lv3_0 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_s_reg_1337) & ~(ap_const_lv1_0 == tmp_20_reg_1356)) | ((ap_const_lv3_0 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_49_reg_1341) & ~(ap_const_lv1_0 == tmp_20_reg_1356)));
end

/// ap_sig_bdd_34 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_34 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_0]);
end

/// ap_sig_bdd_343 assign process. ///
always @ (valueStoreFlash2merger_V_full_n or flashRemuxState_load_reg_1255 or tmp_17_reg_1259 or tmp_19_reg_1267 or tmp_10_reg_1263 or tmp_13_reg_1271 or tmp_8_reg_1280 or tmp_22_reg_1288 or tmp_12_reg_1284 or tmp_14_reg_1292 or tmp_9_reg_1306 or tmp_7_reg_1315 or tmp_11_reg_1325 or tmp_s_reg_1337 or tmp_49_reg_1341 or tmp_23_reg_1345 or tmp_15_reg_1349 or tmp_20_reg_1356 or tmp_16_reg_1360)
begin
    ap_sig_bdd_343 = (((valueStoreFlash2merger_V_full_n == ap_const_logic_0) & (((ap_const_lv3_4 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_17_reg_1259) & ~(ap_const_lv1_0 == tmp_19_reg_1267)) | ((ap_const_lv3_4 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_19_reg_1267) & ~(ap_const_lv1_0 == tmp_10_reg_1263)) | ((ap_const_lv3_4 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_17_reg_1259) & ~(ap_const_lv1_0 == tmp_13_reg_1271)) | ((ap_const_lv3_4 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_10_reg_1263) & ~(ap_const_lv1_0 == tmp_13_reg_1271)))) | ((valueStoreFlash2merger_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == tmp_17_reg_1259) & (ap_const_lv3_5 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_8_reg_1280) & ~(ap_const_lv1_0 == tmp_22_reg_1288)) | ((ap_const_lv3_5 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_8_reg_1280) & ~(ap_const_lv1_0 == tmp_22_reg_1288) & ~(ap_const_lv1_0 == tmp_12_reg_1284)) | (~(ap_const_lv1_0 == tmp_17_reg_1259) & (ap_const_lv3_5 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_8_reg_1280) & ~(ap_const_lv1_0 == tmp_14_reg_1292)) | ((ap_const_lv3_5 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_8_reg_1280) & ~(ap_const_lv1_0 == tmp_12_reg_1284) & ~(ap_const_lv1_0 == tmp_14_reg_1292)))) | ((valueStoreFlash2merger_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == tmp_17_reg_1259) & (ap_const_lv3_7 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_9_reg_1306)) | ((valueStoreFlash2merger_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == tmp_17_reg_1259) & (ap_const_lv3_2 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_7_reg_1315) & ~(ap_const_lv1_0 == tmp_11_reg_1325)) | ((valueStoreFlash2merger_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_17_reg_1259) & (ap_const_lv3_2 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_7_reg_1315)) | ((valueStoreFlash2merger_V_full_n == ap_const_logic_0) & (((ap_const_lv3_1 == flashRemuxState_load_reg_1255) & (ap_const_lv1_0 == tmp_s_reg_1337) & (ap_const_lv1_0 == tmp_49_reg_1341) & ~(ap_const_lv1_0 == tmp_23_reg_1345) & ~(ap_const_lv1_0 == tmp_15_reg_1349)) | ((ap_const_lv1_0 == tmp_s_reg_1337) & (ap_const_lv1_0 == tmp_49_reg_1341) & ~(ap_const_lv1_0 == tmp_23_reg_1345) & ~(ap_const_lv1_0 == tmp_15_reg_1349) & (ap_const_lv3_0 == flashRemuxState_load_reg_1255)))) | ((valueStoreFlash2merger_V_full_n == ap_const_logic_0) & (((ap_const_lv3_1 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_s_reg_1337) & (ap_const_lv1_0 == tmp_20_reg_1356) & ~(ap_const_lv1_0 == tmp_16_reg_1360)) | ((ap_const_lv3_1 == flashRemuxState_load_reg_1255) & (ap_const_lv1_0 == tmp_20_reg_1356) & ~(ap_const_lv1_0 == tmp_16_reg_1360) & ~(ap_const_lv1_0 == tmp_49_reg_1341)) | ((ap_const_lv3_0 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_s_reg_1337) & (ap_const_lv1_0 == tmp_20_reg_1356) & ~(ap_const_lv1_0 == tmp_16_reg_1360)) | ((ap_const_lv3_0 == flashRemuxState_load_reg_1255) & (ap_const_lv1_0 == tmp_20_reg_1356) & ~(ap_const_lv1_0 == tmp_16_reg_1360) & ~(ap_const_lv1_0 == tmp_49_reg_1341)))) | ((valueStoreFlash2merger_V_full_n == ap_const_logic_0) & (((ap_const_lv3_1 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_s_reg_1337) & ~(ap_const_lv1_0 == tmp_20_reg_1356)) | ((ap_const_lv3_1 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_49_reg_1341) & ~(ap_const_lv1_0 == tmp_20_reg_1356)) | ((ap_const_lv3_0 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_s_reg_1337) & ~(ap_const_lv1_0 == tmp_20_reg_1356)) | ((ap_const_lv3_0 == flashRemuxState_load_reg_1255) & ~(ap_const_lv1_0 == tmp_49_reg_1341) & ~(ap_const_lv1_0 == tmp_20_reg_1356)))));
end

/// ap_sig_bdd_349 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_349 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_1]);
end

/// ap_sig_bdd_356 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_188 or ap_sig_bdd_343 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_356 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))));
end

/// ap_sig_bdd_527 assign process. ///
always @ (tmp_17_fu_859_p2 or grp_nbreadreq_fu_196_p3 or grp_fu_724_p2 or grp_nbreadreq_fu_204_p3 or flashRemuxState)
begin
    ap_sig_bdd_527 = (((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_fu_724_p2) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)));
end

/// ap_sig_bdd_530 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0)
begin
    ap_sig_bdd_530 = ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0));
end

/// ap_sig_bdd_546 assign process. ///
always @ (tmp_17_fu_859_p2 or grp_nbreadreq_fu_196_p3 or grp_fu_724_p2 or grp_nbreadreq_fu_204_p3 or flashRemuxState)
begin
    ap_sig_bdd_546 = (((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_fu_724_p2) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3)));
end

/// ap_sig_bdd_555 assign process. ///
always @ (tmp_17_fu_859_p2 or grp_nbreadreq_fu_196_p3 or grp_fu_724_p2 or grp_nbreadreq_fu_204_p3 or grp_nbreadreq_fu_224_p3 or flashRemuxState)
begin
    ap_sig_bdd_555 = ((~(ap_const_lv1_0 == grp_fu_724_p2) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)));
end

/// ap_sig_bdd_571 assign process. ///
always @ (tmp_17_fu_859_p2 or grp_nbreadreq_fu_196_p3 or grp_fu_724_p2 or grp_nbreadreq_fu_204_p3 or grp_nbreadreq_fu_224_p3 or flashRemuxState)
begin
    ap_sig_bdd_571 = ((~(ap_const_lv1_0 == grp_fu_724_p2) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)));
end

/// ap_sig_bdd_605 assign process. ///
always @ (grp_nbreadreq_fu_204_p3 or tmp_s_fu_1042_p2 or tmp_49_fu_1082_p2 or tmp_23_fu_1088_p2 or grp_fu_780_p2 or flashRemuxState)
begin
    ap_sig_bdd_605 = ((~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2) & ~(ap_const_lv1_0 == grp_fu_780_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1042_p2) & (ap_const_lv1_0 == tmp_49_fu_1082_p2) & ~(ap_const_lv1_0 == tmp_23_fu_1088_p2) & ~(ap_const_lv1_0 == grp_fu_780_p2)));
end

/// ap_sig_bdd_63 assign process. ///
always @ (tmp_17_fu_859_p2 or grp_nbreadreq_fu_196_p3 or grp_fu_724_p2 or grp_nbreadreq_fu_204_p3 or flashRemuxState)
begin
    ap_sig_bdd_63 = (((flashRemuxState == ap_const_lv3_4) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2)) | ((flashRemuxState == ap_const_lv3_4) & (tmp_17_fu_859_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3)));
end

/// ap_sig_bdd_77 assign process. ///
always @ (tmp_17_fu_859_p2 or grp_nbreadreq_fu_196_p3 or grp_fu_724_p2 or grp_nbreadreq_fu_204_p3 or flashRemuxState)
begin
    ap_sig_bdd_77 = (((flashRemuxState == ap_const_lv3_4) & (ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0)) | ((flashRemuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & (ap_const_lv1_0 == grp_fu_724_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3)));
end

/// ap_sig_bdd_815 assign process. ///
always @ (ap_done_reg or ap_sig_bdd_343 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_815 = ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343));
end

/// ap_sig_bdd_99 assign process. ///
always @ (tmp_17_fu_859_p2 or grp_nbreadreq_fu_196_p3 or grp_fu_724_p2 or grp_nbreadreq_fu_204_p3 or grp_nbreadreq_fu_224_p3 or flashRemuxState)
begin
    ap_sig_bdd_99 = ((~(ap_const_lv1_0 == grp_fu_724_p2) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_fu_724_p2) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & ~(tmp_17_fu_859_p2 == ap_const_lv1_0) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_196_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_204_p3) & (flashRemuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_224_p3)));
end
assign flashOutputWord_metadata_V_1_fu_901_p1 = flashMetadataBuffer_V_dout[123:0];
assign flashOutputWord_metadata_V_fu_945_p1 = flashMetadataBuffer_V_dout[123:0];
assign grp_fu_724_p2 = (flashRmValueLength == ap_const_lv16_0? 1'b1: 1'b0);
assign grp_fu_729_p2 = ($signed(flashRmKeyLength) + $signed(ap_const_lv8_F8));
assign grp_fu_734_p3 = ((icmp_fu_875_p2[0:0]===1'b1)? grp_fu_729_p2: ap_const_lv8_0);
assign grp_fu_744_p4 = {{flashRmValueLength[ap_const_lv32_F : ap_const_lv32_3]}};
assign grp_fu_753_p2 = (grp_fu_744_p4 != ap_const_lv13_0? 1'b1: 1'b0);
assign grp_fu_759_p2 = ($signed(flashRmValueLength) + $signed(ap_const_lv16_FFF8));
assign grp_fu_764_p3 = ((grp_fu_753_p2[0:0]===1'b1)? grp_fu_759_p2: ap_const_lv16_0);
assign grp_fu_780_p2 = (flashRmKeyLength_loc_2_phi_fu_333_p6 == ap_const_lv8_0? 1'b1: 1'b0);
assign grp_fu_786_p4 = {{flashRmKeyLength_loc_2_phi_fu_333_p6[ap_const_lv32_7 : ap_const_lv32_3]}};
assign grp_fu_796_p2 = (grp_fu_786_p4 != ap_const_lv5_0? 1'b1: 1'b0);
assign grp_fu_802_p2 = ($signed(flashRmKeyLength_loc_2_phi_fu_333_p6) + $signed(ap_const_lv8_F8));
assign grp_fu_808_p3 = ((grp_fu_796_p2[0:0]===1'b1)? grp_fu_802_p2: ap_const_lv8_0);
assign grp_nbreadreq_fu_196_p3 = flashKeyBuffer_V_V_empty_n;
assign grp_nbreadreq_fu_204_p3 = flashGetPath2remux_V_V_empty_n;
assign grp_nbreadreq_fu_224_p3 = flashMetadataBuffer_V_empty_n;
assign icmp9_fu_1114_p2 = (tmp_53_fu_1104_p4 != ap_const_lv13_0? 1'b1: 1'b0);
assign icmp_fu_875_p2 = (tmp_30_fu_865_p4 != ap_const_lv5_0? 1'b1: 1'b0);
assign not_tmp_EOP_V_fu_976_p2 = (tmp_EOP_V_fu_970_p2 ^ ap_const_lv1_1);
assign p_Result_4_fu_1048_p4 = {{p_Val2_3_phi_fu_321_p6[ap_const_lv32_6F : ap_const_lv32_68]}};
assign p_Result_5_fu_1094_p4 = {{p_Val2_3_phi_fu_321_p6[ap_const_lv32_17 : ap_const_lv32_8]}};
assign p_Result_s_fu_1032_p4 = {{p_Val2_3_phi_fu_321_p6[ap_const_lv32_77 : ap_const_lv32_70]}};
assign p_Val2_s_fu_991_p1 = flashMetadataBuffer_V_dout[123:0];
assign p_flashRmKeyLength_load_fu_1023_p3 = ((tmp_34_fu_1002_p3[0:0]===1'b1)? tmp_36_fu_1010_p1: flashRmKeyLength);
assign p_s_fu_1014_p3 = ((tmp_34_fu_1002_p3[0:0]===1'b1)? ap_const_lv1_1: ap_const_lv1_0);
assign storemerge2_fu_961_p3 = ((icmp_fu_875_p2[0:0]===1'b1)? tmp_21_fu_955_p2: ap_const_lv8_0);
assign storemerge3_cast_fu_982_p3 = ((not_tmp_EOP_V_fu_976_p2[0:0]===1'b1)? ap_const_lv3_7: ap_const_lv3_0);
assign storemerge3_fu_1126_p3 = ((icmp9_fu_1114_p2[0:0]===1'b1)? tmp_29_fu_1120_p2: ap_const_lv16_0);
assign storemerge7_fu_929_p3 = ((tmp_EOP_V_6_fu_923_p2[0:0]===1'b1)? ap_const_lv3_0: ap_const_lv3_4);
assign tmp_10377_fu_1152_p7 = {{{{{{ap_reg_phiprechg_tmp_key_V_4_reg_629pp0_it1}, {ap_reg_phiprechg_tmp_value_V_1_reg_653pp0_it1}}, {tmp_EOP_V_7_reg_1275}}, {ap_reg_phiprechg_tmp_valueValid_V_1_reg_640pp0_it1}}, {tmp_keyValid_V_5_reg_245}}, {ap_const_lv125_0}};
assign tmp_17_fu_859_p2 = (flashRmKeyLength == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_1_fu_1235_p4 = {{{reg_818}, {ap_const_lv68_3}}, {p_Val2_3_reg_318}};
assign tmp_21_fu_955_p2 = ($signed(ap_const_lv8_F8) + $signed(flashRmKeyLength));
assign tmp_23_fu_1088_p2 = (p_Result_4_fu_1048_p4 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_29_fu_1120_p2 = ($signed(ap_const_lv16_FFF8) + $signed(p_Result_5_fu_1094_p4));
assign tmp_2_fu_1246_p3 = {{ap_const_lv132_lc_5}, {p_Val2_3_reg_318}};
assign tmp_30_fu_865_p4 = {{flashRmKeyLength[ap_const_lv32_7 : ap_const_lv32_3]}};
assign tmp_34_fu_1002_p3 = flashMetadataBuffer_V_dout[ap_const_lv32_7C];
assign tmp_35_fu_882_p2 = (tmp_33_phi_fu_269_p4 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_36_fu_1010_p1 = flashMetadataBuffer_V_dout[7:0];
assign tmp_37_fu_888_p2 = (flashRmKeyLength_load_s_phi_fu_260_p4 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_39_fu_911_p2 = (tmp_38_phi_fu_299_p4 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_3_fu_1218_p7 = {{{{{{ap_reg_phiprechg_tmp_key_V_5_reg_712pp0_it1}, {reg_825}}, {ap_const_lv2_1}}, {ap_reg_phiprechg_tmp_keyValid_V_6_reg_699pp0_it1}}, {ap_const_lv1_1}}, {p_Val2_3_reg_318}};
assign tmp_40_fu_917_p2 = (flashRmKeyLength_load_1_phi_fu_290_p4 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_45_fu_1058_p2 = (p_Result_4_fu_1048_p4 == ap_const_lv8_8? 1'b1: 1'b0);
assign tmp_46_fu_1064_p2 = (p_Result_4_fu_1048_p4 == ap_const_lv8_4? 1'b1: 1'b0);
assign tmp_47_fu_1070_p2 = (tmp_46_fu_1064_p2 | tmp_45_fu_1058_p2);
assign tmp_48_fu_1076_p2 = (p_Result_4_fu_1048_p4 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_49_fu_1082_p2 = (tmp_48_fu_1076_p2 | tmp_47_fu_1070_p2);
assign tmp_53_fu_1104_p4 = {{p_Val2_3_phi_fu_321_p6[ap_const_lv32_17 : ap_const_lv32_B]}};
assign tmp_5_fu_1197_p6 = {{{{{reg_818}, {ap_const_lv64_0}}, {tmp_EOP_V_reg_1329}}, {ap_const_lv3_2}}, {flashOutputWord_metadata_V_reg_1319}};
assign tmp_6_fu_1210_p3 = {{ap_const_lv132_lc_6}, {flashOutputWord_metadata_V_reg_1319}};
assign tmp_7489_fu_1185_p5 = {{{{reg_818}, {ap_const_lv64_0}}, {tmp_EOP_V_5_reg_1310}}, {ap_const_lv127_20000000000000000000000000000000}};
assign tmp_9530_fu_1168_p8 = {{{{{{{ap_reg_phiprechg_tmp_key_V_3_reg_664pp0_it1}, {ap_reg_phiprechg_tmp_value_V_reg_688pp0_it1}}, {tmp_EOP_V_6_reg_1301}}, {ap_reg_phiprechg_tmp_valueValid_V_reg_675pp0_it1}}, {tmp_keyValid_V_reg_275}}, {ap_const_lv1_0}}, {flashOutputWord_metadata_V_1_reg_1296}};
assign tmp_EOP_V_5_fu_938_p2 = (grp_fu_734_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_EOP_V_6_fu_923_p2 = (tmp_39_fu_911_p2 & tmp_40_fu_917_p2);
assign tmp_EOP_V_7_fu_894_p2 = (tmp_35_fu_882_p2 & tmp_37_fu_888_p2);
assign tmp_EOP_V_fu_970_p2 = (storemerge2_fu_961_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_s_fu_1042_p2 = (p_Result_s_fu_1032_p4 == ap_const_lv8_1? 1'b1: 1'b0);


endmodule //memcachedPipeline_flashRemux

