
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000034                       # Number of seconds simulated
sim_ticks                                    34400500                       # Number of ticks simulated
final_tick                                   34400500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115323                       # Simulator instruction rate (inst/s)
host_op_rate                                   129849                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              108426218                       # Simulator tick rate (ticks/s)
host_mem_usage                                 650768                       # Number of bytes of host memory used
host_seconds                                     0.32                       # Real time elapsed on the host
sim_insts                                       36584                       # Number of instructions simulated
sim_ops                                         41195                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          18880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              61504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  4                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst        1110681531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         548829232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          98603218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          29767009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1787880990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   1110681531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     98603218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1209284749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7441752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7441752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7441752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       1110681531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        548829232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         98603218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         29767009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1795322742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         962                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          4                       # Number of write requests accepted
system.mem_ctrls.readBursts                       962                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        4                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  61504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   61568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  256                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      34393000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   962                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    4                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    330.011173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.186034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.707628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           55     30.73%     30.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           48     26.82%     57.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           17      9.50%     67.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      6.70%     73.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      6.15%     79.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      4.47%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      3.35%     87.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.68%     89.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19     10.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          179                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      9453000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                27471750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4805000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9836.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28586.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1787.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1789.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      771                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      35603.52                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1081080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   589875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5709600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21414330                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                58500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               30887625                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            983.525712                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE         1000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      30377750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   189000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   103125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1092000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20932965                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               480750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               24832080                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            790.704665                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      1101000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      29674500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   8729                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             6580                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              948                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                5997                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   2922                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            48.724362                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    812                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                10                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  40                       # Number of system calls
system.cpu0.numCycles                           68802                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             17764                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         42544                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       8729                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              3734                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        17088                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2013                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     5079                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  630                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             35860                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.384300                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.779098                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   27428     76.49%     76.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     630      1.76%     78.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                     801      2.23%     80.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     640      1.78%     82.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     491      1.37%     83.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     505      1.41%     85.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     518      1.44%     86.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     884      2.47%     88.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3963     11.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               35860                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.126871                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.618354                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14303                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                13636                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     6207                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1012                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   702                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 902                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  315                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 43337                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1148                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   702                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   14976                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2350                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          6497                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     6505                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 4830                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 41557                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   456                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    58                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  4070                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              49120                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               193913                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           49978                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               24                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                30567                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   18553                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               126                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           125                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     3500                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                6662                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               5377                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              626                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             573                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     38573                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                270                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    31886                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              466                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          13621                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        38751                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            76                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        35860                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.889180                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.477719                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              24357     67.92%     67.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               2984      8.32%     76.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               1793      5.00%     81.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               1588      4.43%     85.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               5138     14.33%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          35860                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                21375     67.04%     67.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 166      0.52%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     67.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                5862     18.38%     85.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               4480     14.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 31886                       # Type of FU issued
system.cpu0.iq.rate                          0.463446                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          2                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000063                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            100044                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            52490                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        30071                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                32                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 31860                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             107                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2915                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1443                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           98                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   702                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   1890                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  378                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              38851                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              183                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 6662                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                5377                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               120                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    18                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  353                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            60                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           121                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          571                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 692                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                31032                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 5498                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              854                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            8                       # number of nop insts executed
system.cpu0.iew.exec_refs                        9806                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    5244                       # Number of branches executed
system.cpu0.iew.exec_stores                      4308                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.451033                       # Inst execution rate
system.cpu0.iew.wb_sent                         30371                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        30099                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    16614                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    35264                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.437473                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.471132                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          13632                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              644                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        33732                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.747717                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.701799                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        25230     74.80%     74.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         3291      9.76%     84.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1380      4.09%     88.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          808      2.40%     91.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1170      3.47%     94.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          643      1.91%     96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          325      0.96%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          178      0.53%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          707      2.10%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        33732                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               21213                       # Number of instructions committed
system.cpu0.commit.committedOps                 25222                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                          7681                       # Number of memory references committed
system.cpu0.commit.loads                         3747                       # Number of loads committed
system.cpu0.commit.membars                        118                       # Number of memory barriers committed
system.cpu0.commit.branches                      4312                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    21420                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 296                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           17388     68.94%     68.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            150      0.59%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     69.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.55% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           3747     14.86%     84.40% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          3934     15.60%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            25222                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  707                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       71618                       # The number of ROB reads
system.cpu0.rob.rob_writes                      79848                       # The number of ROB writes
system.cpu0.timesIdled                            398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          32942                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      21213                       # Number of Instructions Simulated
system.cpu0.committedOps                        25222                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.243388                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.243388                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.308320                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.308320                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   35337                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  16946                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   107607                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   19344                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  10808                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               12                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          159.354947                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               7227                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              288                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            25.093750                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   159.354947                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.155620                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.155620                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.269531                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            18303                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           18303                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         4831                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           4831                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         2314                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          2314                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         7145                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            7145                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         7150                       # number of overall hits
system.cpu0.dcache.overall_hits::total           7150                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          276                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          276                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1469                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1469                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1745                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1745                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1745                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1745                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     15347039                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     15347039                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     75948975                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     75948975                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     91296014                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     91296014                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     91296014                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     91296014                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         5107                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         5107                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         3783                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         3783                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data         8890                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         8890                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data         8895                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         8895                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.054043                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.054043                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.388316                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.388316                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.196288                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.196288                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.196178                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.196178                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 55605.213768                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55605.213768                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 51701.140231                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51701.140231                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 52318.632665                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52318.632665                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 52318.632665                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52318.632665                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          468                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    31.200000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu0.dcache.writebacks::total                4                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          119                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1325                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1325                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1444                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1444                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1444                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1444                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          157                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          157                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          144                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          144                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          301                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          301                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          301                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          301                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9828248                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9828248                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      7521501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      7521501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     17349749                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     17349749                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     17349749                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     17349749                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.030742                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.030742                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.038065                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038065                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.033858                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.033858                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.033839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.033839                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 62600.305732                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 62600.305732                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 52232.645833                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 52232.645833                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 57640.362126                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 57640.362126                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 57640.362126                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 57640.362126                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              220                       # number of replacements
system.cpu0.icache.tags.tagsinuse          238.799447                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               4278                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              597                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.165829                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   238.799447                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.466405                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.466405                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            10755                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           10755                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         4278                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           4278                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         4278                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            4278                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         4278                       # number of overall hits
system.cpu0.icache.overall_hits::total           4278                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          801                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          801                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          801                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           801                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          801                       # number of overall misses
system.cpu0.icache.overall_misses::total          801                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     43689000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43689000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     43689000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43689000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     43689000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43689000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         5079                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         5079                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         5079                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         5079                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         5079                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         5079                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.157708                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.157708                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.157708                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.157708                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.157708                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.157708                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 54543.071161                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54543.071161                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 54543.071161                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54543.071161                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 54543.071161                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54543.071161                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          229                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.800000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          203                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          203                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          203                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          203                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          203                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          203                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          598                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          598                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          598                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          598                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          598                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          598                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33165500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33165500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33165500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33165500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33165500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33165500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.117740                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.117740                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.117740                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.117740                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.117740                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.117740                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 55460.702341                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55460.702341                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 55460.702341                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55460.702341                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 55460.702341                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55460.702341                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   4663                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             4230                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              128                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                4373                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   2202                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            50.354448                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    145                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           10572                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              2384                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         20022                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       4663                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              2347                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         5327                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    307                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                      766                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   75                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples              7872                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.746443                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.643075                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    4753     60.38%     60.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     194      2.46%     62.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      52      0.66%     63.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     126      1.60%     65.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                      85      1.08%     66.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     122      1.55%     67.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     113      1.44%     69.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     100      1.27%     70.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2327     29.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                7872                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.441071                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.893871                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2328                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 2710                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     1285                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 1425                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   123                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 212                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 19897                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  111                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   123                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    2551                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    288                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1378                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     2471                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 1060                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 19352                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                   911                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              32136                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups                93629                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           25884                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                27889                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    4243                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                40                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            41                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     3017                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                2846                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                817                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              207                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             228                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     18758                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 52                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    17204                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              279                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           2837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         8861                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples         7872                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.185467                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.904038                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3115     39.57%     39.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                373      4.74%     44.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                276      3.51%     47.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                153      1.94%     49.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               3955     50.24%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total           7872                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     1    100.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                13879     80.67%     80.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 100      0.58%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                2677     15.56%     96.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                548      3.19%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 17204                       # Type of FU issued
system.cpu1.iq.rate                          1.627317                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          1                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.000058                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             42560                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            21658                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        16935                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 17205                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          534                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          391                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   123                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    288                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              18813                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 2846                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 817                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                24                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            17                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 104                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                17061                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 2620                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              143                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        3119                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    3826                       # Number of branches executed
system.cpu1.iew.exec_stores                       499                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.613791                       # Inst execution rate
system.cpu1.iew.wb_sent                         16981                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        16935                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    11926                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    23947                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.601873                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.498016                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           2778                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             49                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts               98                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples         7460                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.141153                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.518476                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3287     44.06%     44.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1          947     12.69%     56.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          159      2.13%     58.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1156     15.50%     74.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           66      0.88%     75.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1148     15.39%     90.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          130      1.74%     92.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           80      1.07%     93.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          487      6.53%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total         7460                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               15371                       # Number of instructions committed
system.cpu1.commit.committedOps                 15973                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          2738                       # Number of memory references committed
system.cpu1.commit.loads                         2312                       # Number of loads committed
system.cpu1.commit.membars                         27                       # Number of memory barriers committed
system.cpu1.commit.branches                      3656                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    12420                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  65                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           13136     82.24%     82.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             99      0.62%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           2312     14.47%     97.33% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           426      2.67%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            15973                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                  487                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       25477                       # The number of ROB reads
system.cpu1.rob.rob_writes                      37983                       # The number of ROB writes
system.cpu1.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2700                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       58229                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      15371                       # Number of Instructions Simulated
system.cpu1.committedOps                        15973                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.687789                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.687789                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.453935                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.453935                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   22674                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   7755                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    58800                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   21464                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   3485                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            4.333695                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               2931                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               36                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            81.416667                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     4.333695                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.004232                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.004232                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             6057                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            6057                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         2525                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           2525                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          396                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           396                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data         2921                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            2921                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         2923                       # number of overall hits
system.cpu1.dcache.overall_hits::total           2923                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           51                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           24                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data           75                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data           78                       # number of overall misses
system.cpu1.dcache.overall_misses::total           78                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      1506250                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1506250                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1104250                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1104250                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        25000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        25000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        25000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        25000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      2610500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      2610500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      2610500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      2610500                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         2576                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         2576                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          420                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          420                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         2996                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         2996                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         3001                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         3001                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.019798                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019798                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.057143                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.057143                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.025033                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025033                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.025991                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025991                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 29534.313725                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29534.313725                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 46010.416667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46010.416667                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 34806.666667                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34806.666667                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 33467.948718                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33467.948718                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           20                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           33                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           33                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           31                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           11                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           42                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           44                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       920500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       920500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       354250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       354250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1274750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1274750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1293250                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1293250                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.012034                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.012034                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.026190                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026190                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.014019                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014019                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.014662                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014662                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 29693.548387                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29693.548387                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 32204.545455                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32204.545455                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 30351.190476                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30351.190476                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 29392.045455                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29392.045455                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            6.003228                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                689                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                   13                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     6.003228                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.011725                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.011725                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             1585                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            1585                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst          689                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            689                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst          689                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             689                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst          689                       # number of overall hits
system.cpu1.icache.overall_hits::total            689                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           77                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           77                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            77                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           77                       # number of overall misses
system.cpu1.icache.overall_misses::total           77                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4058500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4058500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4058500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4058500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4058500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4058500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst          766                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          766                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst          766                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          766                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst          766                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          766                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.100522                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.100522                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.100522                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.100522                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.100522                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.100522                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 52707.792208                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52707.792208                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 52707.792208                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52707.792208                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 52707.792208                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52707.792208                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           67                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           67                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           24                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           24                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3084000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3084000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3084000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3084000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3084000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3084000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.069191                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.069191                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.069191                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.069191                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.069191                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.069191                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 58188.679245                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58188.679245                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 58188.679245                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58188.679245                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 58188.679245                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58188.679245                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 845                       # Transaction distribution
system.membus.trans_dist::ReadResp                844                       # Transaction distribution
system.membus.trans_dist::Writeback                 4                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              12                       # Transaction distribution
system.membus.trans_dist::ReadExReq               146                       # Transaction distribution
system.membus.trans_dist::ReadExResp              146                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        19136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   61760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               34                       # Total snoops (count)
system.membus.snoop_fanout::samples              1007                       # Request fanout histogram
system.membus.snoop_fanout::mean                    3                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                    1007    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               3                       # Request fanout histogram
system.membus.snoop_fanout::max_value               3                       # Request fanout histogram
system.membus.snoop_fanout::total                1007                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1238498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3173500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1607995                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer5.occupancy             280500                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer6.occupancy             226250                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
