// Seed: 951972046
module module_0 (
    output tri   id_0,
    input  tri0  id_1,
    input  uwire id_2
);
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input tri1 id_2,
    output wand id_3,
    input wire id_4,
    input supply1 id_5,
    input wor id_6
);
  assign id_3 = id_6 && 1;
  wire id_8;
  module_0(
      id_3, id_5, id_5
  );
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    output tri1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    input wand id_6,
    input supply1 id_7,
    input tri1 id_8,
    input tri1 id_9,
    input wand id_10,
    input logic id_11,
    inout logic id_12,
    output logic id_13,
    input tri id_14,
    input wand id_15,
    output wand id_16,
    input uwire id_17,
    output tri id_18,
    input supply1 id_19
);
  initial begin
    id_13 <= 1;
    $display(id_5 & id_14 && id_1);
    id_12 <= id_11;
    id_13 <= 1'd0;
  end
  wire id_21;
  module_0(
      id_18, id_15, id_7
  );
endmodule
