INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:57:08 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 buffer49/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            buffer34/dataReg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 2.145ns (22.287%)  route 7.480ns (77.713%))
  Logic Levels:           28  (CARRY4=4 LUT2=2 LUT3=3 LUT4=1 LUT5=8 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1057, unset)         0.508     0.508    buffer49/clk
    SLICE_X18Y173        FDRE                                         r  buffer49/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y173        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer49/outs_reg[0]/Q
                         net (fo=6, routed)           0.322     1.084    cmpi1/buffer49_outs[0]
    SLICE_X18Y172        LUT2 (Prop_lut2_I0_O)        0.043     1.127 r  cmpi1/out0_valid_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.127    cmpi1/out0_valid_INST_0_i_7_n_0
    SLICE_X18Y172        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.365 r  cmpi1/out0_valid_INST_0_i_1/CO[3]
                         net (fo=40, routed)          0.399     1.764    buffer49/control/result[0]
    SLICE_X14Y173        LUT5 (Prop_lut5_I3_O)        0.043     1.807 r  buffer49/control/dataReg[0]_i_2__3/O
                         net (fo=4, routed)           0.356     2.163    control_merge0/tehb/control/cond_br17_trueOut_valid
    SLICE_X14Y173        LUT6 (Prop_lut6_I3_O)        0.043     2.206 r  control_merge0/tehb/control/transmitValue_i_3__44/O
                         net (fo=2, routed)           0.268     2.474    control_merge0/tehb/control/transmitValue_reg_2
    SLICE_X15Y173        LUT3 (Prop_lut3_I0_O)        0.043     2.517 f  control_merge0/tehb/control/dataReg[5]_i_4__0/O
                         net (fo=23, routed)          0.205     2.723    buffer9/control/dataReg_reg[5]_1
    SLICE_X18Y173        LUT6 (Prop_lut6_I3_O)        0.043     2.766 r  buffer9/control/dataReg[2]_i_6/O
                         net (fo=2, routed)           0.106     2.872    buffer9/control/dataReg[2]_i_6_n_0
    SLICE_X18Y173        LUT5 (Prop_lut5_I4_O)        0.043     2.915 r  buffer9/control/dataReg[3]_i_3/O
                         net (fo=2, routed)           0.238     3.153    buffer9/control/dataReg[3]_i_3_n_0
    SLICE_X19Y174        LUT5 (Prop_lut5_I4_O)        0.043     3.196 r  buffer9/control/dataReg[4]_i_6/O
                         net (fo=2, routed)           0.092     3.288    buffer9/control/dataReg[4]_i_6_n_0
    SLICE_X19Y174        LUT5 (Prop_lut5_I4_O)        0.043     3.331 r  buffer9/control/dataReg[6]_i_9/O
                         net (fo=2, routed)           0.342     3.673    buffer9/control/dataReg[6]_i_9_n_0
    SLICE_X18Y174        LUT5 (Prop_lut5_I0_O)        0.043     3.716 f  buffer9/control/dataReg[5]_i_2__2/O
                         net (fo=1, routed)           0.308     4.024    control_merge1/fork_valid/generateBlocks[1].regblock/addi2_result[2]
    SLICE_X15Y175        LUT5 (Prop_lut5_I4_O)        0.043     4.067 f  control_merge1/fork_valid/generateBlocks[1].regblock/dataReg[5]_i_1__1/O
                         net (fo=2, routed)           0.215     4.282    buffer23/control/D[5]
    SLICE_X15Y175        LUT3 (Prop_lut3_I2_O)        0.043     4.325 f  buffer23/control/outs[5]_i_5__0/O
                         net (fo=3, routed)           0.349     4.674    buffer23/control/buffer23_outs[5]
    SLICE_X14Y177        LUT2 (Prop_lut2_I1_O)        0.043     4.717 r  buffer23/control/out0_valid_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.717    cmpi2/S[1]
    SLICE_X14Y177        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     4.894 r  cmpi2/out0_valid_INST_0_i_8/CO[3]
                         net (fo=57, routed)          0.492     5.386    fork17/control/generateBlocks[1].regblock/result[0]
    SLICE_X9Y176         LUT6 (Prop_lut6_I3_O)        0.043     5.429 r  fork17/control/generateBlocks[1].regblock/fullReg_i_4__2/O
                         net (fo=40, routed)          0.550     5.980    buffer14/control/p_1_in_7
    SLICE_X6Y184         LUT5 (Prop_lut5_I3_O)        0.043     6.023 r  buffer14/control/transmitValue_i_73/O
                         net (fo=1, routed)           0.241     6.263    cmpi3/transmitValue_i_11_0
    SLICE_X6Y182         LUT6 (Prop_lut6_I5_O)        0.043     6.306 r  cmpi3/transmitValue_i_33/O
                         net (fo=1, routed)           0.339     6.645    cmpi3/transmitValue_i_33_n_0
    SLICE_X9Y182         LUT6 (Prop_lut6_I5_O)        0.043     6.688 r  cmpi3/transmitValue_i_11/O
                         net (fo=1, routed)           0.000     6.688    cmpi3/transmitValue_i_11_n_0
    SLICE_X9Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.945 r  cmpi3/transmitValue_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.945    cmpi3/transmitValue_reg_i_4_n_0
    SLICE_X9Y183         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     7.052 r  cmpi3/transmitValue_reg_i_3/CO[2]
                         net (fo=9, routed)           0.401     7.453    buffer71/fifo/result[0]
    SLICE_X9Y174         LUT3 (Prop_lut3_I0_O)        0.123     7.576 r  buffer71/fifo/fullReg_i_5__13/O
                         net (fo=5, routed)           0.285     7.861    buffer71/fifo/buffer71_outs
    SLICE_X10Y174        LUT6 (Prop_lut6_I5_O)        0.043     7.904 f  buffer71/fifo/transmitValue_i_6__3/O
                         net (fo=1, routed)           0.167     8.072    fork29/control/generateBlocks[0].regblock/transmitValue_reg_2
    SLICE_X10Y173        LUT6 (Prop_lut6_I4_O)        0.043     8.115 r  fork29/control/generateBlocks[0].regblock/transmitValue_i_2__47/O
                         net (fo=5, routed)           0.238     8.352    init12/control/fullReg_i_8__4_1
    SLICE_X10Y172        LUT6 (Prop_lut6_I5_O)        0.043     8.395 f  init12/control/fullReg_i_3__24/O
                         net (fo=3, routed)           0.168     8.564    init12/control/transmitValue_reg_9
    SLICE_X11Y172        LUT4 (Prop_lut4_I3_O)        0.043     8.607 r  init12/control/transmitValue_i_4__12/O
                         net (fo=4, routed)           0.307     8.913    init12/control/transmitValue_i_4__12_n_0
    SLICE_X13Y171        LUT6 (Prop_lut6_I4_O)        0.043     8.956 f  init12/control/Memory[0][31]_i_3/O
                         net (fo=8, routed)           0.272     9.228    fork32/control/generateBlocks[1].regblock/buffer0_outs_ready
    SLICE_X14Y171        LUT5 (Prop_lut5_I2_O)        0.043     9.271 f  fork32/control/generateBlocks[1].regblock/dataReg[31]_i_2__0/O
                         net (fo=4, routed)           0.272     9.543    fork18/control/generateBlocks[3].regblock/dataReg_reg[0]_0
    SLICE_X14Y171        LUT6 (Prop_lut6_I3_O)        0.043     9.586 r  fork18/control/generateBlocks[3].regblock/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.547    10.133    buffer34/E[0]
    SLICE_X14Y181        FDRE                                         r  buffer34/dataReg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=1057, unset)         0.483    11.683    buffer34/clk
    SLICE_X14Y181        FDRE                                         r  buffer34/dataReg_reg[14]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
    SLICE_X14Y181        FDRE (Setup_fdre_C_CE)      -0.169    11.478    buffer34/dataReg_reg[14]
  -------------------------------------------------------------------
                         required time                         11.478    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  1.346    




