INFO: [VRFC 10-2263] Analyzing Verilog file "F:/@home/cpmores/git_code/Vivado_project/convert_Verilog/MS_SR_flip_flop/cdlatch/ms_sr_flip_flop/verilog/circuit/C_D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/@home/cpmores/git_code/Vivado_project/convert_Verilog/MS_SR_flip_flop/cdlatch/ms_sr_flip_flop/verilog/gates/NAND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/@home/cpmores/git_code/Vivado_project/convert_Verilog/MS_SR_flip_flop/cdlatch/ms_sr_flip_flop/verilog/circuit/ms_sr_flip_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms_sr_flip_flop
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/@home/cpmores/git_code/Vivado_project/lab9/MSSRflip_flop/project_2/project_2.srcs/sim_1/new/tb_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_flipflop
