

================================================================
== Vitis HLS Report for 'listenPorts'
================================================================
* Date:           Sun Dec 11 15:17:22 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_recv_krnl
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.863 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |listen_port_handler_U0            |listen_port_handler            |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |port_status_handler_U0            |port_status_handler            |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |listenPorts_entry37_U0            |listenPorts_entry37            |        0|        0|      0 ns|      0 ns|    0|    0|     none|
        |listenPorts_Block_split2_proc_U0  |listenPorts_Block_split2_proc  |        0|        0|      0 ns|      0 ns|    0|    0|     none|
        +----------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       10|     -|
|FIFO                 |        -|      -|      145|      112|     -|
|Instance             |        -|      -|      173|      366|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        2|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      320|      488|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+----+-----+-----+
    |listenPorts_Block_split2_proc_U0  |listenPorts_Block_split2_proc  |        0|   0|  18|   29|    0|
    |listenPorts_entry37_U0            |listenPorts_entry37            |        0|   0|   2|   56|    0|
    |listen_port_handler_U0            |listen_port_handler            |        0|   0|  86|  163|    0|
    |port_status_handler_U0            |port_status_handler            |        0|   0|  67|  118|    0|
    +----------------------------------+-------------------------------+---------+----+----+-----+-----+
    |Total                             |                               |        0|   0| 173|  366|    0|
    +----------------------------------+-------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------------+---------+----+----+-----+------+-----+---------+
    |              Name             | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------------+---------+----+----+-----+------+-----+---------+
    |basePort_c_i_U                 |        0|  36|   0|    -|     2|   16|       32|
    |basePort_cast_loc_i_channel_U  |        0|  36|   0|    -|     2|   16|       32|
    |useConn_c8_i_U                 |        0|  68|   0|    -|     2|   32|       64|
    |useConn_c_i_U                  |        0|   5|   0|    -|     3|   32|       96|
    +-------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                          |        0| 145|   0|    0|     9|   96|      224|
    +-------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                           |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                               |       and|   0|  0|   2|           1|           1|
    |listenPorts_Block_split2_proc_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |port_status_handler_U0_ap_start            |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                      |          |   0|  0|  10|           5|           5|
    +-------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------------------------+---+----+-----+-----------+
    |                          Name                         | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_listenPorts_Block_split2_proc_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_port_status_handler_U0_ap_start            |  1|   0|    1|          0|
    +-------------------------------------------------------+---+----+-----+-----------+
    |Total                                                  |  2|   0|    2|          0|
    +-------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------+--------------+
|basePort_dout                  |   in|   32|     ap_fifo|                         basePort|       pointer|
|basePort_empty_n               |   in|    1|     ap_fifo|                         basePort|       pointer|
|basePort_read                  |  out|    1|     ap_fifo|                         basePort|       pointer|
|useConn_dout                   |   in|   32|     ap_fifo|                          useConn|       pointer|
|useConn_empty_n                |   in|    1|     ap_fifo|                          useConn|       pointer|
|useConn_read                   |  out|    1|     ap_fifo|                          useConn|       pointer|
|m_axis_tcp_listen_port_TDATA   |  out|   16|        axis|  m_axis_tcp_listen_port_V_data_V|       pointer|
|m_axis_tcp_listen_port_TKEEP   |  out|    2|        axis|  m_axis_tcp_listen_port_V_keep_V|       pointer|
|m_axis_tcp_listen_port_TSTRB   |  out|    2|        axis|  m_axis_tcp_listen_port_V_strb_V|       pointer|
|m_axis_tcp_listen_port_TLAST   |  out|    1|        axis|  m_axis_tcp_listen_port_V_last_V|       pointer|
|m_axis_tcp_listen_port_TVALID  |  out|    1|        axis|  m_axis_tcp_listen_port_V_last_V|       pointer|
|m_axis_tcp_listen_port_TREADY  |   in|    1|        axis|  m_axis_tcp_listen_port_V_last_V|       pointer|
|s_axis_tcp_port_status_TDATA   |   in|    8|        axis|  s_axis_tcp_port_status_V_data_V|       pointer|
|s_axis_tcp_port_status_TKEEP   |   in|    1|        axis|  s_axis_tcp_port_status_V_keep_V|       pointer|
|s_axis_tcp_port_status_TSTRB   |   in|    1|        axis|  s_axis_tcp_port_status_V_strb_V|       pointer|
|s_axis_tcp_port_status_TLAST   |   in|    1|        axis|  s_axis_tcp_port_status_V_last_V|       pointer|
|s_axis_tcp_port_status_TVALID  |   in|    1|        axis|  s_axis_tcp_port_status_V_last_V|       pointer|
|s_axis_tcp_port_status_TREADY  |  out|    1|        axis|  s_axis_tcp_port_status_V_last_V|       pointer|
|ap_clk                         |   in|    1|  ap_ctrl_hs|                      listenPorts|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|                      listenPorts|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|                      listenPorts|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|                      listenPorts|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|                      listenPorts|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|                      listenPorts|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|                      listenPorts|  return value|
+-------------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%useConn_c8_i = alloca i64 1" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:760]   --->   Operation 5 'alloca' 'useConn_c8_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%useConn_c_i = alloca i64 1" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:760]   --->   Operation 6 'alloca' 'useConn_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%basePort_c_i = alloca i64 1" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:760]   --->   Operation 7 'alloca' 'basePort_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%call_ln760 = call void @listenPorts.entry37, i32 %basePort, i32 %useConn, i16 %basePort_c_i, i32 %useConn_c_i, i32 %useConn_c8_i" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:760]   --->   Operation 8 'call' 'call_ln760' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%basePort_cast_loc_i_channel = call i16 @listenPorts_Block_.split2_proc, i16 %basePort_c_i" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:760]   --->   Operation 9 'call' 'basePort_cast_loc_i_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln769 = call void @listen_port_handler, i16 %basePort_cast_loc_i_channel, i32 %useConn_c_i, i16 %m_axis_tcp_listen_port_V_data_V, i2 %m_axis_tcp_listen_port_V_keep_V, i2 %m_axis_tcp_listen_port_V_strb_V, i1 %m_axis_tcp_listen_port_V_last_V" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:769]   --->   Operation 10 'call' 'call_ln769' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln770 = call void @port_status_handler, i32 %useConn_c8_i, i8 %s_axis_tcp_port_status_V_data_V, i1 %s_axis_tcp_port_status_V_keep_V, i1 %s_axis_tcp_port_status_V_strb_V, i1 %s_axis_tcp_port_status_V_last_V" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:770]   --->   Operation 11 'call' 'call_ln770' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln769 = call void @listen_port_handler, i16 %basePort_cast_loc_i_channel, i32 %useConn_c_i, i16 %m_axis_tcp_listen_port_V_data_V, i2 %m_axis_tcp_listen_port_V_keep_V, i2 %m_axis_tcp_listen_port_V_strb_V, i1 %m_axis_tcp_listen_port_V_last_V" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:769]   --->   Operation 12 'call' 'call_ln769' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln770 = call void @port_status_handler, i32 %useConn_c8_i, i8 %s_axis_tcp_port_status_V_data_V, i1 %s_axis_tcp_port_status_V_keep_V, i1 %s_axis_tcp_port_status_V_strb_V, i1 %s_axis_tcp_port_status_V_last_V" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:770]   --->   Operation 13 'call' 'call_ln770' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_tcp_listen_port_V_last_V, i2 %m_axis_tcp_listen_port_V_strb_V, i2 %m_axis_tcp_listen_port_V_keep_V, i16 %m_axis_tcp_listen_port_V_data_V, void @empty_30, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_tcp_listen_port_V_last_V, i2 %m_axis_tcp_listen_port_V_strb_V, i2 %m_axis_tcp_listen_port_V_keep_V, i16 %m_axis_tcp_listen_port_V_data_V, void @empty_30, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_tcp_listen_port_V_last_V, i2 %m_axis_tcp_listen_port_V_strb_V, i2 %m_axis_tcp_listen_port_V_keep_V, i16 %m_axis_tcp_listen_port_V_data_V, void @empty_30, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_tcp_listen_port_V_last_V, i2 %m_axis_tcp_listen_port_V_strb_V, i2 %m_axis_tcp_listen_port_V_keep_V, i16 %m_axis_tcp_listen_port_V_data_V, void @empty_30, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_tcp_port_status_V_last_V, i1 %s_axis_tcp_port_status_V_strb_V, i1 %s_axis_tcp_port_status_V_keep_V, i8 %s_axis_tcp_port_status_V_data_V, void @empty_30, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_tcp_port_status_V_last_V, i1 %s_axis_tcp_port_status_V_strb_V, i1 %s_axis_tcp_port_status_V_keep_V, i8 %s_axis_tcp_port_status_V_data_V, void @empty_30, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_tcp_port_status_V_last_V, i1 %s_axis_tcp_port_status_V_strb_V, i1 %s_axis_tcp_port_status_V_keep_V, i8 %s_axis_tcp_port_status_V_data_V, void @empty_30, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_tcp_port_status_V_last_V, i1 %s_axis_tcp_port_status_V_strb_V, i1 %s_axis_tcp_port_status_V_keep_V, i8 %s_axis_tcp_port_status_V_data_V, void @empty_30, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %useConn, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %basePort, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_14"   --->   Operation 24 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_tcp_port_status_V_last_V, i1 %s_axis_tcp_port_status_V_strb_V, i1 %s_axis_tcp_port_status_V_keep_V, i8 %s_axis_tcp_port_status_V_data_V, void @empty_30, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_tcp_listen_port_V_last_V, i2 %m_axis_tcp_listen_port_V_strb_V, i2 %m_axis_tcp_listen_port_V_keep_V, i16 %m_axis_tcp_listen_port_V_data_V, void @empty_30, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @basePort_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i16 %basePort_c_i, i16 %basePort_c_i" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:760]   --->   Operation 27 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln760 = specinterface void @_ssdm_op_SpecInterface, i16 %basePort_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:760]   --->   Operation 28 'specinterface' 'specinterface_ln760' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_70 = specchannel i32 @_ssdm_op_SpecChannel, void @useConn_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %useConn_c_i, i32 %useConn_c_i" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:760]   --->   Operation 29 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln760 = specinterface void @_ssdm_op_SpecInterface, i32 %useConn_c_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:760]   --->   Operation 30 'specinterface' 'specinterface_ln760' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty_71 = specchannel i32 @_ssdm_op_SpecChannel, void @useConn_c8_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %useConn_c8_i, i32 %useConn_c8_i" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:760]   --->   Operation 31 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln760 = specinterface void @_ssdm_op_SpecInterface, i32 %useConn_c8_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/communication.hpp:760]   --->   Operation 32 'specinterface' 'specinterface_ln760' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ basePort]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ useConn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m_axis_tcp_listen_port_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tcp_listen_port_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tcp_listen_port_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tcp_listen_port_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tcp_port_status_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tcp_port_status_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tcp_port_status_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_tcp_port_status_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
useConn_c8_i                (alloca              ) [ 01111]
useConn_c_i                 (alloca              ) [ 01111]
basePort_c_i                (alloca              ) [ 01111]
call_ln760                  (call                ) [ 00000]
basePort_cast_loc_i_channel (call                ) [ 00010]
call_ln769                  (call                ) [ 00000]
call_ln770                  (call                ) [ 00000]
specinterface_ln0           (specinterface       ) [ 00000]
specinterface_ln0           (specinterface       ) [ 00000]
specinterface_ln0           (specinterface       ) [ 00000]
specinterface_ln0           (specinterface       ) [ 00000]
specinterface_ln0           (specinterface       ) [ 00000]
specinterface_ln0           (specinterface       ) [ 00000]
specinterface_ln0           (specinterface       ) [ 00000]
specinterface_ln0           (specinterface       ) [ 00000]
specinterface_ln0           (specinterface       ) [ 00000]
specinterface_ln0           (specinterface       ) [ 00000]
specdataflowpipeline_ln0    (specdataflowpipeline) [ 00000]
specinterface_ln0           (specinterface       ) [ 00000]
specinterface_ln0           (specinterface       ) [ 00000]
empty                       (specchannel         ) [ 00000]
specinterface_ln760         (specinterface       ) [ 00000]
empty_70                    (specchannel         ) [ 00000]
specinterface_ln760         (specinterface       ) [ 00000]
empty_71                    (specchannel         ) [ 00000]
specinterface_ln760         (specinterface       ) [ 00000]
ret_ln0                     (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="basePort">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="basePort"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="useConn">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="useConn"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_tcp_listen_port_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tcp_listen_port_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_tcp_listen_port_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tcp_listen_port_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_tcp_listen_port_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tcp_listen_port_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_tcp_listen_port_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tcp_listen_port_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_tcp_port_status_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tcp_port_status_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_axis_tcp_port_status_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tcp_port_status_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_axis_tcp_port_status_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tcp_port_status_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_axis_tcp_port_status_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tcp_port_status_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="listenPorts.entry37"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="listenPorts_Block_.split2_proc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="listen_port_handler"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="port_status_handler"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="basePort_c_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="useConn_c_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="useConn_c8_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="useConn_c8_i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="useConn_c8_i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="useConn_c_i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="useConn_c_i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="basePort_c_i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="basePort_c_i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_listen_port_handler_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="1"/>
<pin id="82" dir="0" index="3" bw="16" slack="0"/>
<pin id="83" dir="0" index="4" bw="2" slack="0"/>
<pin id="84" dir="0" index="5" bw="2" slack="0"/>
<pin id="85" dir="0" index="6" bw="1" slack="0"/>
<pin id="86" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln769/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_port_status_handler_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="1"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="0" index="3" bw="1" slack="0"/>
<pin id="97" dir="0" index="4" bw="1" slack="0"/>
<pin id="98" dir="0" index="5" bw="1" slack="0"/>
<pin id="99" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln770/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="call_ln760_listenPorts_entry37_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="0" index="3" bw="16" slack="0"/>
<pin id="110" dir="0" index="4" bw="32" slack="0"/>
<pin id="111" dir="0" index="5" bw="32" slack="0"/>
<pin id="112" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln760/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="basePort_cast_loc_i_channel_listenPorts_Block_split2_proc_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="1"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="basePort_cast_loc_i_channel/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="useConn_c8_i_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="useConn_c8_i "/>
</bind>
</comp>

<comp id="128" class="1005" name="useConn_c_i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="useConn_c_i "/>
</bind>
</comp>

<comp id="134" class="1005" name="basePort_c_i_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="basePort_c_i "/>
</bind>
</comp>

<comp id="140" class="1005" name="basePort_cast_loc_i_channel_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="1"/>
<pin id="142" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="basePort_cast_loc_i_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="78" pin=5"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="78" pin=6"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="92" pin=5"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="116" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="125"><net_src comp="66" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="105" pin=5"/></net>

<net id="127"><net_src comp="122" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="131"><net_src comp="70" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="105" pin=4"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="137"><net_src comp="74" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="105" pin=3"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="143"><net_src comp="116" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="78" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_tcp_listen_port_V_data_V | {2 3 }
	Port: m_axis_tcp_listen_port_V_keep_V | {2 3 }
	Port: m_axis_tcp_listen_port_V_strb_V | {2 3 }
	Port: m_axis_tcp_listen_port_V_last_V | {2 3 }
	Port: s_axis_tcp_port_status_V_data_V | {}
	Port: s_axis_tcp_port_status_V_keep_V | {}
	Port: s_axis_tcp_port_status_V_strb_V | {}
	Port: s_axis_tcp_port_status_V_last_V | {}
 - Input state : 
	Port: listenPorts : basePort | {1 }
	Port: listenPorts : useConn | {1 }
	Port: listenPorts : m_axis_tcp_listen_port_V_data_V | {}
	Port: listenPorts : m_axis_tcp_listen_port_V_keep_V | {}
	Port: listenPorts : m_axis_tcp_listen_port_V_strb_V | {}
	Port: listenPorts : m_axis_tcp_listen_port_V_last_V | {}
	Port: listenPorts : s_axis_tcp_port_status_V_data_V | {2 3 }
	Port: listenPorts : s_axis_tcp_port_status_V_keep_V | {2 3 }
	Port: listenPorts : s_axis_tcp_port_status_V_strb_V | {2 3 }
	Port: listenPorts : s_axis_tcp_port_status_V_last_V | {2 3 }
  - Chain level:
	State 1
		call_ln760 : 1
	State 2
		call_ln769 : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|
| Operation|                          Functional Unit                         |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|
|          |                   grp_listen_port_handler_fu_78                  |   127   |    81   |
|   call   |                   grp_port_status_handler_fu_92                  |    94   |    58   |
|          |               call_ln760_listenPorts_entry37_fu_105              |    0    |    0    |
|          | basePort_cast_loc_i_channel_listenPorts_Block_split2_proc_fu_116 |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|   Total  |                                                                  |   221   |   139   |
|----------|------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|        basePort_c_i_reg_134       |   16   |
|basePort_cast_loc_i_channel_reg_140|   16   |
|        useConn_c8_i_reg_122       |   32   |
|        useConn_c_i_reg_128        |   32   |
+-----------------------------------+--------+
|               Total               |   96   |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
| grp_listen_port_handler_fu_78 |  p1  |   2  |  16  |   32   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   32   ||  0.387  ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   221  |   139  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   96   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   317  |   148  |
+-----------+--------+--------+--------+
