ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 1


   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"SPIS_SPI.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SPIS_SpiInit,"ax",%progbits
  18              		.align	2
  19              		.global	SPIS_SpiInit
  20              		.code	16
  21              		.thumb_func
  22              		.type	SPIS_SpiInit, %function
  23              	SPIS_SpiInit:
  24              	.LFB0:
  25              		.file 1 ".\\Generated_Source\\PSoC4\\SPIS_SPI.c"
   1:.\Generated_Source\PSoC4/SPIS_SPI.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC4/SPIS_SPI.c **** * File Name: SPIS_SPI.c
   3:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Version 3.10
   4:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
   5:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Description:
   6:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  This file provides the source code to the API for the SCB Component in
   7:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  SPI mode.
   8:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
   9:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Note:
  10:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
  11:.\Generated_Source\PSoC4/SPIS_SPI.c **** *******************************************************************************
  12:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Copyright 2013-2015, Cypress Semiconductor Corporation.  All rights reserved.
  13:.\Generated_Source\PSoC4/SPIS_SPI.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:.\Generated_Source\PSoC4/SPIS_SPI.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:.\Generated_Source\PSoC4/SPIS_SPI.c **** * the software package with which this file was provided.
  16:.\Generated_Source\PSoC4/SPIS_SPI.c **** *******************************************************************************/
  17:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  18:.\Generated_Source\PSoC4/SPIS_SPI.c **** #include "SPIS_PVT.h"
  19:.\Generated_Source\PSoC4/SPIS_SPI.c **** #include "SPIS_SPI_UART_PVT.h"
  20:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  21:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if(SPIS_SCB_MODE_UNCONFIG_CONST_CFG)
  22:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  23:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /***************************************
  24:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  Configuration Structure Initialization
  25:.\Generated_Source\PSoC4/SPIS_SPI.c ****     ***************************************/
  26:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  27:.\Generated_Source\PSoC4/SPIS_SPI.c ****     const SPIS_SPI_INIT_STRUCT SPIS_configSpi =
  28:.\Generated_Source\PSoC4/SPIS_SPI.c ****     {
  29:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_MODE,
  30:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_SUB_MODE,
  31:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_CLOCK_MODE,
  32:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_OVS_FACTOR,
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 2


  33:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_MEDIAN_FILTER_ENABLE,
  34:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_LATE_MISO_SAMPLE_ENABLE,
  35:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_WAKE_ENABLE,
  36:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_RX_DATA_BITS_NUM,
  37:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_TX_DATA_BITS_NUM,
  38:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_BITS_ORDER,
  39:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_TRANSFER_SEPARATION,
  40:.\Generated_Source\PSoC4/SPIS_SPI.c ****         0u,
  41:.\Generated_Source\PSoC4/SPIS_SPI.c ****         NULL,
  42:.\Generated_Source\PSoC4/SPIS_SPI.c ****         0u,
  43:.\Generated_Source\PSoC4/SPIS_SPI.c ****         NULL,
  44:.\Generated_Source\PSoC4/SPIS_SPI.c ****         (uint32) SPIS_SCB_IRQ_INTERNAL,
  45:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_INTR_RX_MASK,
  46:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_RX_TRIGGER_LEVEL,
  47:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_INTR_TX_MASK,
  48:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_TX_TRIGGER_LEVEL,
  49:.\Generated_Source\PSoC4/SPIS_SPI.c ****         (uint8) SPIS_SPI_BYTE_MODE_ENABLE,
  50:.\Generated_Source\PSoC4/SPIS_SPI.c ****         (uint8) SPIS_SPI_FREE_RUN_SCLK_ENABLE,
  51:.\Generated_Source\PSoC4/SPIS_SPI.c ****         (uint8) SPIS_SPI_SS_POLARITY
  52:.\Generated_Source\PSoC4/SPIS_SPI.c ****     };
  53:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  54:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  55:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /*******************************************************************************
  56:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Function Name: SPIS_SpiInit
  57:.\Generated_Source\PSoC4/SPIS_SPI.c ****     ********************************************************************************
  58:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
  59:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Summary:
  60:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  Configures the SCB for the SPI operation.
  61:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
  62:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Parameters:
  63:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  config:  Pointer to a structure that contains the following ordered list of
  64:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *           fields. These fields match the selections available in the
  65:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *           customizer.
  66:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
  67:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Return:
  68:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  None
  69:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
  70:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *******************************************************************************/
  71:.\Generated_Source\PSoC4/SPIS_SPI.c ****     void SPIS_SpiInit(const SPIS_SPI_INIT_STRUCT *config)
  72:.\Generated_Source\PSoC4/SPIS_SPI.c ****     {
  73:.\Generated_Source\PSoC4/SPIS_SPI.c ****         if(NULL == config)
  74:.\Generated_Source\PSoC4/SPIS_SPI.c ****         {
  75:.\Generated_Source\PSoC4/SPIS_SPI.c ****             CYASSERT(0u != 0u); /* Halt execution due to bad function parameter */
  76:.\Generated_Source\PSoC4/SPIS_SPI.c ****         }
  77:.\Generated_Source\PSoC4/SPIS_SPI.c ****         else
  78:.\Generated_Source\PSoC4/SPIS_SPI.c ****         {
  79:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure pins */
  80:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_SetPins(SPIS_SCB_MODE_SPI, config->mode, SPIS_DUMMY_PARAM);
  81:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  82:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Store internal configuration */
  83:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_scbMode       = (uint8) SPIS_SCB_MODE_SPI;
  84:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_scbEnableWake = (uint8) config->enableWake;
  85:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_scbEnableIntr = (uint8) config->enableInterrupt;
  86:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  87:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Set RX direction internal variables */
  88:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxBuffer      =         config->rxBuffer;
  89:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxDataBits    = (uint8) config->rxDataBits;
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 3


  90:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxBufferSize  = (uint8) config->rxBufferSize;
  91:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  92:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Set TX direction internal variables */
  93:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_txBuffer      =         config->txBuffer;
  94:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_txDataBits    = (uint8) config->txDataBits;
  95:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_txBufferSize  = (uint8) config->txBufferSize;
  96:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
  97:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure SPI interface */
  98:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_CTRL_REG     = SPIS_GET_CTRL_OVS(config->oversample)           |
  99:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_CTRL_BYTE_MODE(config->enableByteMode) |
 100:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_CTRL_EC_AM_MODE(config->enableWake)    |
 101:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_CTRL_SPI;
 102:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 103:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_SPI_CTRL_REG = SPIS_GET_SPI_CTRL_CONTINUOUS    (config->transferSeperation)  |
 104:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_SELECT_PRECEDE(config->submode &
 105:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                                                           SPIS_SPI_MODE_TI_PRECEDES
 106:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_SCLK_MODE     (config->sclkMode)     
 107:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_LATE_MISO_SAMPLE(config->enableLateSa
 108:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_SCLK_CONTINUOUS(config->enableFreeRun
 109:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_SSEL_POLARITY (config->polaritySs)   
 110:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_SUB_MODE      (config->submode)      
 111:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                             SPIS_GET_SPI_CTRL_MASTER_MODE   (config->mode);
 112:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 113:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure RX direction */
 114:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_RX_CTRL_REG     =  SPIS_GET_RX_CTRL_DATA_WIDTH(config->rxDataBits)         |
 115:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                                 SPIS_GET_RX_CTRL_BIT_ORDER (config->bitOrder)      
 116:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                                 SPIS_GET_RX_CTRL_MEDIAN    (config->enableMedianFil
 117:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                                 SPIS_SPI_RX_CTRL;
 118:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 119:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_RX_FIFO_CTRL_REG = SPIS_GET_RX_FIFO_CTRL_TRIGGER_LEVEL(config->rxTriggerLevel);
 120:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 121:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure TX direction */
 122:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_TX_CTRL_REG      = SPIS_GET_TX_CTRL_DATA_WIDTH(config->txDataBits) |
 123:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                                 SPIS_GET_TX_CTRL_BIT_ORDER (config->bitOrder)   |
 124:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                                 SPIS_SPI_TX_CTRL;
 125:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 126:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_TX_FIFO_CTRL_REG = SPIS_GET_TX_FIFO_CTRL_TRIGGER_LEVEL(config->txTriggerLevel);
 127:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 128:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure interrupt with SPI handler but do not enable it */
 129:.\Generated_Source\PSoC4/SPIS_SPI.c ****             CyIntDisable    (SPIS_ISR_NUMBER);
 130:.\Generated_Source\PSoC4/SPIS_SPI.c ****             CyIntSetPriority(SPIS_ISR_NUMBER, SPIS_ISR_PRIORITY);
 131:.\Generated_Source\PSoC4/SPIS_SPI.c ****             (void) CyIntSetVector(SPIS_ISR_NUMBER, &SPIS_SPI_UART_ISR);
 132:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 133:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Configure interrupt sources */
 134:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_I2C_EC_MASK_REG = SPIS_NO_INTR_SOURCES;
 135:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_SPI_EC_MASK_REG = SPIS_NO_INTR_SOURCES;
 136:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_SLAVE_MASK_REG  = SPIS_GET_SPI_INTR_SLAVE_MASK(config->rxInterruptMask);
 137:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_MASTER_MASK_REG = SPIS_GET_SPI_INTR_MASTER_MASK(config->txInterruptMask);
 138:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_RX_MASK_REG     = SPIS_GET_SPI_INTR_RX_MASK(config->rxInterruptMask);
 139:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_INTR_TX_MASK_REG     = SPIS_GET_SPI_INTR_TX_MASK(config->txInterruptMask);
 140:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 141:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Set active SS0 */
 142:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_SpiSetActiveSlaveSelect(SPIS_SPI_SLAVE_SELECT0);
 143:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 144:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Clear RX buffer indexes */
 145:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxBufferHead     = 0u;
 146:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxBufferTail     = 0u;
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 4


 147:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_rxBufferOverflow = 0u;
 148:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 149:.\Generated_Source\PSoC4/SPIS_SPI.c ****             /* Clear TX buffer indexes */
 150:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_txBufferHead = 0u;
 151:.\Generated_Source\PSoC4/SPIS_SPI.c ****             SPIS_txBufferTail = 0u;
 152:.\Generated_Source\PSoC4/SPIS_SPI.c ****         }
 153:.\Generated_Source\PSoC4/SPIS_SPI.c ****     }
 154:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 155:.\Generated_Source\PSoC4/SPIS_SPI.c **** #else
 156:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 157:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /*******************************************************************************
 158:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Function Name: SPIS_SpiInit
 159:.\Generated_Source\PSoC4/SPIS_SPI.c ****     ********************************************************************************
 160:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
 161:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Summary:
 162:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  Configures the SCB for the SPI operation.
 163:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
 164:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Parameters:
 165:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  None
 166:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
 167:.\Generated_Source\PSoC4/SPIS_SPI.c ****     * Return:
 168:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *  None
 169:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *
 170:.\Generated_Source\PSoC4/SPIS_SPI.c ****     *******************************************************************************/
 171:.\Generated_Source\PSoC4/SPIS_SPI.c ****     void SPIS_SpiInit(void)
 172:.\Generated_Source\PSoC4/SPIS_SPI.c ****     {
  26              		.loc 1 172 0
  27              		.cfi_startproc
  28 0000 10B5     		push	{r4, lr}
  29              		.cfi_def_cfa_offset 8
  30              		.cfi_offset 4, -8
  31              		.cfi_offset 14, -4
 173:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure SPI interface */
 174:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_CTRL_REG     = SPIS_SPI_DEFAULT_CTRL;
  32              		.loc 1 174 0
  33 0002 1A4A     		ldr	r2, .L2
  34 0004 1A4B     		ldr	r3, .L2+4
  35 0006 1A60     		str	r2, [r3]
 175:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SPI_CTRL_REG = SPIS_SPI_DEFAULT_SPI_CTRL;
  36              		.loc 1 175 0
  37 0008 0D22     		mov	r2, #13
  38 000a 1A4B     		ldr	r3, .L2+8
  39 000c 1A60     		str	r2, [r3]
 176:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 177:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure TX and RX direction */
 178:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_RX_CTRL_REG      = SPIS_SPI_DEFAULT_RX_CTRL;
  40              		.loc 1 178 0
  41 000e 1A4B     		ldr	r3, .L2+12
  42 0010 1A4A     		ldr	r2, .L2+16
  43 0012 1360     		str	r3, [r2]
 179:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_RX_FIFO_CTRL_REG = SPIS_SPI_DEFAULT_RX_FIFO_CTRL;
  44              		.loc 1 179 0
  45 0014 0721     		mov	r1, #7
  46 0016 1A4A     		ldr	r2, .L2+20
  47 0018 1160     		str	r1, [r2]
 180:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 181:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure TX and RX direction */
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 5


 182:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_TX_CTRL_REG      = SPIS_SPI_DEFAULT_TX_CTRL;
  48              		.loc 1 182 0
  49 001a 1A4A     		ldr	r2, .L2+24
  50 001c 1360     		str	r3, [r2]
 183:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_TX_FIFO_CTRL_REG = SPIS_SPI_DEFAULT_TX_FIFO_CTRL;
  51              		.loc 1 183 0
  52 001e 0024     		mov	r4, #0
  53 0020 194B     		ldr	r3, .L2+28
  54 0022 1C60     		str	r4, [r3]
 184:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 185:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure interrupt with SPI handler but do not enable it */
 186:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if(SPIS_SCB_IRQ_INTERNAL)
 187:.\Generated_Source\PSoC4/SPIS_SPI.c ****             CyIntDisable    (SPIS_ISR_NUMBER);
  55              		.loc 1 187 0
  56 0024 0B20     		mov	r0, #11
  57 0026 FFF7FEFF 		bl	CyIntDisable
  58              	.LVL0:
 188:.\Generated_Source\PSoC4/SPIS_SPI.c ****             CyIntSetPriority(SPIS_ISR_NUMBER, SPIS_ISR_PRIORITY);
  59              		.loc 1 188 0
  60 002a 0B20     		mov	r0, #11
  61 002c 0021     		mov	r1, #0
  62 002e FFF7FEFF 		bl	CyIntSetPriority
  63              	.LVL1:
 189:.\Generated_Source\PSoC4/SPIS_SPI.c ****             (void) CyIntSetVector(SPIS_ISR_NUMBER, &SPIS_SPI_UART_ISR);
  64              		.loc 1 189 0
  65 0032 0B20     		mov	r0, #11
  66 0034 1549     		ldr	r1, .L2+32
  67 0036 FFF7FEFF 		bl	CyIntSetVector
  68              	.LVL2:
 190:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SCB_IRQ_INTERNAL) */
 191:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 192:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Configure interrupt sources */
 193:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_I2C_EC_MASK_REG = SPIS_SPI_DEFAULT_INTR_I2C_EC_MASK;
  69              		.loc 1 193 0
  70 003a 154B     		ldr	r3, .L2+36
  71 003c 1C60     		str	r4, [r3]
 194:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_SPI_EC_MASK_REG = SPIS_SPI_DEFAULT_INTR_SPI_EC_MASK;
  72              		.loc 1 194 0
  73 003e 154B     		ldr	r3, .L2+40
  74 0040 1C60     		str	r4, [r3]
 195:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_SLAVE_MASK_REG  = SPIS_SPI_DEFAULT_INTR_SLAVE_MASK;
  75              		.loc 1 195 0
  76 0042 154B     		ldr	r3, .L2+44
  77 0044 1C60     		str	r4, [r3]
 196:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_MASTER_MASK_REG = SPIS_SPI_DEFAULT_INTR_MASTER_MASK;
  78              		.loc 1 196 0
  79 0046 154B     		ldr	r3, .L2+48
  80 0048 1C60     		str	r4, [r3]
 197:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_RX_MASK_REG     = SPIS_SPI_DEFAULT_INTR_RX_MASK;
  81              		.loc 1 197 0
  82 004a 0C22     		mov	r2, #12
  83 004c 144B     		ldr	r3, .L2+52
  84 004e 1A60     		str	r2, [r3]
 198:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_INTR_TX_MASK_REG     = SPIS_SPI_DEFAULT_INTR_TX_MASK;
  85              		.loc 1 198 0
  86 0050 144B     		ldr	r3, .L2+56
  87 0052 1C60     		str	r4, [r3]
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 6


 199:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 200:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set active SS0 for master */
 201:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SPI_MASTER_CONST)
 202:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SpiSetActiveSlaveSelect(SPIS_SPI_SLAVE_SELECT0);
 203:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SPI_MASTER_CONST) */
 204:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 205:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if(SPIS_INTERNAL_RX_SW_BUFFER_CONST)
 206:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_rxBufferHead     = 0u;
  88              		.loc 1 206 0
  89 0054 144B     		ldr	r3, .L2+60
  90 0056 1C60     		str	r4, [r3]
 207:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_rxBufferTail     = 0u;
  91              		.loc 1 207 0
  92 0058 144B     		ldr	r3, .L2+64
  93 005a 1C60     		str	r4, [r3]
 208:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_rxBufferOverflow = 0u;
  94              		.loc 1 208 0
  95 005c 144B     		ldr	r3, .L2+68
  96 005e 1C70     		strb	r4, [r3]
 209:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_INTERNAL_RX_SW_BUFFER_CONST) */
 210:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 211:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if(SPIS_INTERNAL_TX_SW_BUFFER_CONST)
 212:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_txBufferHead = 0u;
  97              		.loc 1 212 0
  98 0060 144B     		ldr	r3, .L2+72
  99 0062 1C60     		str	r4, [r3]
 213:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_txBufferTail = 0u;
 100              		.loc 1 213 0
 101 0064 144B     		ldr	r3, .L2+76
 102 0066 1C60     		str	r4, [r3]
 214:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_INTERNAL_TX_SW_BUFFER_CONST) */
 215:.\Generated_Source\PSoC4/SPIS_SPI.c ****     }
 103              		.loc 1 215 0
 104              		@ sp needed
 105 0068 10BD     		pop	{r4, pc}
 106              	.L3:
 107 006a C046     		.align	2
 108              	.L2:
 109 006c 0B000001 		.word	16777227
 110 0070 00000740 		.word	1074200576
 111 0074 20000740 		.word	1074200608
 112 0078 0F010080 		.word	-2147483377
 113 007c 00030740 		.word	1074201344
 114 0080 04030740 		.word	1074201348
 115 0084 00020740 		.word	1074201088
 116 0088 04020740 		.word	1074201092
 117 008c 00000000 		.word	SPIS_SPI_UART_ISR
 118 0090 880E0740 		.word	1074204296
 119 0094 C80E0740 		.word	1074204360
 120 0098 480F0740 		.word	1074204488
 121 009c 080F0740 		.word	1074204424
 122 00a0 C80F0740 		.word	1074204616
 123 00a4 880F0740 		.word	1074204552
 124 00a8 00000000 		.word	SPIS_rxBufferHead
 125 00ac 00000000 		.word	SPIS_rxBufferTail
 126 00b0 00000000 		.word	SPIS_rxBufferOverflow
 127 00b4 00000000 		.word	SPIS_txBufferHead
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 7


 128 00b8 00000000 		.word	SPIS_txBufferTail
 129              		.cfi_endproc
 130              	.LFE0:
 131              		.size	SPIS_SpiInit, .-SPIS_SpiInit
 132              		.section	.text.SPIS_SpiPostEnable,"ax",%progbits
 133              		.align	2
 134              		.global	SPIS_SpiPostEnable
 135              		.code	16
 136              		.thumb_func
 137              		.type	SPIS_SpiPostEnable, %function
 138              	SPIS_SpiPostEnable:
 139              	.LFB1:
 216:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SCB_MODE_UNCONFIG_CONST_CFG) */
 217:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 218:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 219:.\Generated_Source\PSoC4/SPIS_SPI.c **** /*******************************************************************************
 220:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Function Name: SPIS_SpiPostEnable
 221:.\Generated_Source\PSoC4/SPIS_SPI.c **** ********************************************************************************
 222:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 223:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Summary:
 224:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  Restores HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) 
 225:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  to be controlled by the SCB SPI.
 226:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 227:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Parameters:
 228:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  None
 229:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 230:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Return:
 231:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  None
 232:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 233:.\Generated_Source\PSoC4/SPIS_SPI.c **** *******************************************************************************/
 234:.\Generated_Source\PSoC4/SPIS_SPI.c **** void SPIS_SpiPostEnable(void)
 235:.\Generated_Source\PSoC4/SPIS_SPI.c **** {
 140              		.loc 1 235 0
 141              		.cfi_startproc
 236:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if(SPIS_SCB_MODE_UNCONFIG_CONST_CFG)
 237:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 238:.\Generated_Source\PSoC4/SPIS_SPI.c ****     if (SPIS_CHECK_SPI_MASTER)
 239:.\Generated_Source\PSoC4/SPIS_SPI.c ****     {
 240:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SCLK_PIN)
 241:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 242:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SCLK_HSIOM_REG, SPIS_SCLK_HSIOM_MASK,
 243:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SCLK_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 244:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SCLK_PIN) */
 245:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 246:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS0_PIN)
 247:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 248:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS0_HSIOM_REG, SPIS_SS0_HSIOM_MASK,
 249:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS0_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 250:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS0_PIN) */
 251:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 252:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS1_PIN)
 253:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 254:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS1_HSIOM_REG, SPIS_SS1_HSIOM_MASK,
 255:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS1_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 256:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS1_PIN) */
 257:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 258:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS2_PIN)
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 8


 259:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 260:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS2_HSIOM_REG, SPIS_SS2_HSIOM_MASK,
 261:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS2_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 262:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS2_PIN) */
 263:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 264:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS3_PIN)
 265:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set SCB SPI to drive output pin */
 266:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS3_HSIOM_REG, SPIS_SS3_HSIOM_MASK,
 267:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS3_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 268:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS3_PIN) */
 269:.\Generated_Source\PSoC4/SPIS_SPI.c ****     }
 270:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 271:.\Generated_Source\PSoC4/SPIS_SPI.c **** #else
 272:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 273:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SCLK_PIN)
 274:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set SCB SPI to drive output pin */
 275:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SCLK_M_HSIOM_REG, SPIS_SCLK_M_HSIOM_MASK,
 276:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SCLK_M_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 277:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_MISO_SDA_TX_PIN_PIN) */
 278:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 279:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS0_PIN)
 280:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set SCB SPI to drive output pin */
 281:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS0_M_HSIOM_REG, SPIS_SS0_M_HSIOM_MASK,
 282:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS0_M_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 283:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS0_PIN) */
 284:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 285:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS1_PIN)
 286:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set SCB SPI to drive output pin */
 287:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS1_M_HSIOM_REG, SPIS_SS1_M_HSIOM_MASK,
 288:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS1_M_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 289:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS1_PIN) */
 290:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 291:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS2_PIN)
 292:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set SCB SPI to drive output pin */
 293:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS2_M_HSIOM_REG, SPIS_SS2_M_HSIOM_MASK,
 294:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS2_M_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 295:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS2_PIN) */
 296:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 297:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS3_PIN)
 298:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set SCB SPI to drive output pin */
 299:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS3_M_HSIOM_REG, SPIS_SS3_M_HSIOM_MASK,
 300:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS3_M_HSIOM_POS, SPIS_HSIOM_SPI_SEL);
 301:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS3_PIN) */
 302:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 303:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SCB_MODE_UNCONFIG_CONST_CFG) */
 304:.\Generated_Source\PSoC4/SPIS_SPI.c **** }
 142              		.loc 1 304 0
 143              		@ sp needed
 144 0000 7047     		bx	lr
 145              		.cfi_endproc
 146              	.LFE1:
 147              		.size	SPIS_SpiPostEnable, .-SPIS_SpiPostEnable
 148 0002 C046     		.section	.text.SPIS_SpiStop,"ax",%progbits
 149              		.align	2
 150              		.global	SPIS_SpiStop
 151              		.code	16
 152              		.thumb_func
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 9


 153              		.type	SPIS_SpiStop, %function
 154              	SPIS_SpiStop:
 155              	.LFB2:
 305:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 306:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 307:.\Generated_Source\PSoC4/SPIS_SPI.c **** /*******************************************************************************
 308:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Function Name: SPIS_SpiStop
 309:.\Generated_Source\PSoC4/SPIS_SPI.c **** ********************************************************************************
 310:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 311:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Summary:
 312:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  Changes the HSIOM settings for the SPI master output pins (SCLK and/or SS0-SS3) to
 313:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  keep them inactive after the block is disabled. The output pins are
 314:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  controlled by the GPIO data register.
 315:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 316:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Parameters:
 317:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  None
 318:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 319:.\Generated_Source\PSoC4/SPIS_SPI.c **** * Return:
 320:.\Generated_Source\PSoC4/SPIS_SPI.c **** *  None
 321:.\Generated_Source\PSoC4/SPIS_SPI.c **** *
 322:.\Generated_Source\PSoC4/SPIS_SPI.c **** *******************************************************************************/
 323:.\Generated_Source\PSoC4/SPIS_SPI.c **** void SPIS_SpiStop(void)
 324:.\Generated_Source\PSoC4/SPIS_SPI.c **** {
 156              		.loc 1 324 0
 157              		.cfi_startproc
 325:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if(SPIS_SCB_MODE_UNCONFIG_CONST_CFG)
 326:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 327:.\Generated_Source\PSoC4/SPIS_SPI.c ****     if (SPIS_CHECK_SPI_MASTER)
 328:.\Generated_Source\PSoC4/SPIS_SPI.c ****     {
 329:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SCLK_PIN)
 330:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set output pin state after block is disabled */
 331:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_spi_sclk_Write(SPIS_GET_SPI_SCLK_INACTIVE);
 332:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 333:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set GPIO to drive output pin */
 334:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SCLK_HSIOM_REG, SPIS_SCLK_HSIOM_MASK,
 335:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SCLK_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 336:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_MISO_SDA_TX_PIN_PIN) */
 337:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 338:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS0_PIN)
 339:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set output pin state after block is disabled */
 340:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_spi_ss0_Write(SPIS_GET_SPI_SS0_INACTIVE);
 341:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 342:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set GPIO to drive output pin */
 343:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS0_HSIOM_REG, SPIS_SS0_HSIOM_MASK,
 344:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS0_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 345:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS0_PIN) */
 346:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 347:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS1_PIN)
 348:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set output pin state after block is disabled */
 349:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_spi_ss1_Write(SPIS_GET_SPI_SS1_INACTIVE);
 350:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 351:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set GPIO to drive output pin */
 352:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS1_HSIOM_REG, SPIS_SS1_HSIOM_MASK,
 353:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS1_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 354:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS1_PIN) */
 355:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 356:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS2_PIN)
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 10


 357:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set output pin state after block is disabled */
 358:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_spi_ss2_Write(SPIS_GET_SPI_SS2_INACTIVE);
 359:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 360:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set GPIO to drive output pin */
 361:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS2_HSIOM_REG, SPIS_SS2_HSIOM_MASK,
 362:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS2_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 363:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS2_PIN) */
 364:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 365:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #if (SPIS_SS3_PIN)
 366:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set output pin state after block is disabled */
 367:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_spi_ss3_Write(SPIS_GET_SPI_SS3_INACTIVE);
 368:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 369:.\Generated_Source\PSoC4/SPIS_SPI.c ****         /* Set GPIO to drive output pin */
 370:.\Generated_Source\PSoC4/SPIS_SPI.c ****         SPIS_SET_HSIOM_SEL(SPIS_SS3_HSIOM_REG, SPIS_SS3_HSIOM_MASK,
 371:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                        SPIS_SS3_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 372:.\Generated_Source\PSoC4/SPIS_SPI.c ****     #endif /* (SPIS_SS3_PIN) */
 373:.\Generated_Source\PSoC4/SPIS_SPI.c ****     }
 374:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 375:.\Generated_Source\PSoC4/SPIS_SPI.c **** #else
 376:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 377:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SCLK_PIN)
 378:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set output pin state after block is disabled */
 379:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_sclk_m_Write(SPIS_GET_SPI_SCLK_INACTIVE);
 380:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 381:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set GPIO to drive output pin */
 382:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SCLK_M_HSIOM_REG, SPIS_SCLK_M_HSIOM_MASK,
 383:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SCLK_M_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 384:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_MISO_SDA_TX_PIN_PIN) */
 385:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 386:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS0_PIN)
 387:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set output pin state after block is disabled */
 388:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_ss0_m_Write(SPIS_GET_SPI_SS0_INACTIVE);
 389:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 390:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set GPIO to drive output pin */
 391:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS0_M_HSIOM_REG, SPIS_SS0_M_HSIOM_MASK,
 392:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS0_M_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 393:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS0_PIN) */
 394:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 395:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS1_PIN)
 396:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set output pin state after block is disabled */
 397:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_ss1_m_Write(SPIS_GET_SPI_SS1_INACTIVE);
 398:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 399:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set GPIO to drive output pin */
 400:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS1_M_HSIOM_REG, SPIS_SS1_M_HSIOM_MASK,
 401:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS1_M_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 402:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS1_PIN) */
 403:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 404:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS2_PIN)
 405:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set output pin state after block is disabled */
 406:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_ss2_m_Write(SPIS_GET_SPI_SS2_INACTIVE);
 407:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 408:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set GPIO to drive output pin */
 409:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS2_M_HSIOM_REG, SPIS_SS2_M_HSIOM_MASK,
 410:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS2_M_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 411:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS2_PIN) */
 412:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 413:.\Generated_Source\PSoC4/SPIS_SPI.c **** #if (SPIS_SPI_MASTER_SS3_PIN)
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 11


 414:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set output pin state after block is disabled */
 415:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_ss3_m_Write(SPIS_GET_SPI_SS3_INACTIVE);
 416:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 417:.\Generated_Source\PSoC4/SPIS_SPI.c ****     /* Set GPIO to drive output pin */
 418:.\Generated_Source\PSoC4/SPIS_SPI.c ****     SPIS_SET_HSIOM_SEL(SPIS_SS3_M_HSIOM_REG, SPIS_SS3_M_HSIOM_MASK,
 419:.\Generated_Source\PSoC4/SPIS_SPI.c ****                                    SPIS_SS3_M_HSIOM_POS, SPIS_HSIOM_GPIO_SEL);
 420:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SPI_MASTER_SS3_PIN) */
 421:.\Generated_Source\PSoC4/SPIS_SPI.c **** 
 422:.\Generated_Source\PSoC4/SPIS_SPI.c **** #endif /* (SPIS_SCB_MODE_UNCONFIG_CONST_CFG) */
 423:.\Generated_Source\PSoC4/SPIS_SPI.c **** }
 158              		.loc 1 423 0
 159              		@ sp needed
 160 0000 7047     		bx	lr
 161              		.cfi_endproc
 162              	.LFE2:
 163              		.size	SPIS_SpiStop, .-SPIS_SpiStop
 164 0002 C046     		.text
 165              	.Letext0:
 166              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 167              		.file 3 ".\\Generated_Source\\PSoC4\\SPIS_SPI_UART_PVT.h"
 168              		.file 4 "Generated_Source\\PSoC4/CyLib.h"
 169              		.section	.debug_info,"",%progbits
 170              	.Ldebug_info0:
 171 0000 AD010000 		.4byte	0x1ad
 172 0004 0400     		.2byte	0x4
 173 0006 00000000 		.4byte	.Ldebug_abbrev0
 174 000a 04       		.byte	0x4
 175 000b 01       		.uleb128 0x1
 176 000c 5C010000 		.4byte	.LASF27
 177 0010 01       		.byte	0x1
 178 0011 07020000 		.4byte	.LASF28
 179 0015 C2000000 		.4byte	.LASF29
 180 0019 00000000 		.4byte	.Ldebug_ranges0+0
 181 001d 00000000 		.4byte	0
 182 0021 00000000 		.4byte	.Ldebug_line0
 183 0025 02       		.uleb128 0x2
 184 0026 01       		.byte	0x1
 185 0027 06       		.byte	0x6
 186 0028 46020000 		.4byte	.LASF0
 187 002c 02       		.uleb128 0x2
 188 002d 01       		.byte	0x1
 189 002e 08       		.byte	0x8
 190 002f 5F000000 		.4byte	.LASF1
 191 0033 02       		.uleb128 0x2
 192 0034 02       		.byte	0x2
 193 0035 05       		.byte	0x5
 194 0036 F7010000 		.4byte	.LASF2
 195 003a 02       		.uleb128 0x2
 196 003b 02       		.byte	0x2
 197 003c 07       		.byte	0x7
 198 003d 34000000 		.4byte	.LASF3
 199 0041 02       		.uleb128 0x2
 200 0042 04       		.byte	0x4
 201 0043 05       		.byte	0x5
 202 0044 3D020000 		.4byte	.LASF4
 203 0048 02       		.uleb128 0x2
 204 0049 04       		.byte	0x4
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 12


 205 004a 07       		.byte	0x7
 206 004b 6D000000 		.4byte	.LASF5
 207 004f 02       		.uleb128 0x2
 208 0050 08       		.byte	0x8
 209 0051 05       		.byte	0x5
 210 0052 49010000 		.4byte	.LASF6
 211 0056 02       		.uleb128 0x2
 212 0057 08       		.byte	0x8
 213 0058 07       		.byte	0x7
 214 0059 EB000000 		.4byte	.LASF7
 215 005d 03       		.uleb128 0x3
 216 005e 04       		.byte	0x4
 217 005f 05       		.byte	0x5
 218 0060 696E7400 		.ascii	"int\000"
 219 0064 02       		.uleb128 0x2
 220 0065 04       		.byte	0x4
 221 0066 07       		.byte	0x7
 222 0067 B5000000 		.4byte	.LASF8
 223 006b 04       		.uleb128 0x4
 224 006c 01020000 		.4byte	.LASF9
 225 0070 02       		.byte	0x2
 226 0071 3801     		.2byte	0x138
 227 0073 2C000000 		.4byte	0x2c
 228 0077 04       		.uleb128 0x4
 229 0078 AE000000 		.4byte	.LASF10
 230 007c 02       		.byte	0x2
 231 007d 3A01     		.2byte	0x13a
 232 007f 48000000 		.4byte	0x48
 233 0083 02       		.uleb128 0x2
 234 0084 04       		.byte	0x4
 235 0085 04       		.byte	0x4
 236 0086 59000000 		.4byte	.LASF11
 237 008a 02       		.uleb128 0x2
 238 008b 08       		.byte	0x8
 239 008c 04       		.byte	0x4
 240 008d A7000000 		.4byte	.LASF12
 241 0091 02       		.uleb128 0x2
 242 0092 01       		.byte	0x1
 243 0093 08       		.byte	0x8
 244 0094 57010000 		.4byte	.LASF13
 245 0098 05       		.uleb128 0x5
 246 0099 6B000000 		.4byte	0x6b
 247 009d 04       		.uleb128 0x4
 248 009e 12000000 		.4byte	.LASF14
 249 00a2 02       		.byte	0x2
 250 00a3 E401     		.2byte	0x1e4
 251 00a5 A9000000 		.4byte	0xa9
 252 00a9 05       		.uleb128 0x5
 253 00aa 77000000 		.4byte	0x77
 254 00ae 04       		.uleb128 0x4
 255 00af 13010000 		.4byte	.LASF15
 256 00b3 02       		.byte	0x2
 257 00b4 F401     		.2byte	0x1f4
 258 00b6 BA000000 		.4byte	0xba
 259 00ba 06       		.uleb128 0x6
 260 00bb 04       		.byte	0x4
 261 00bc C0000000 		.4byte	0xc0
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 13


 262 00c0 07       		.uleb128 0x7
 263 00c1 02       		.uleb128 0x2
 264 00c2 04       		.byte	0x4
 265 00c3 07       		.byte	0x7
 266 00c4 2D010000 		.4byte	.LASF16
 267 00c8 08       		.uleb128 0x8
 268 00c9 20010000 		.4byte	.LASF30
 269 00cd 01       		.byte	0x1
 270 00ce AB       		.byte	0xab
 271 00cf 00000000 		.4byte	.LFB0
 272 00d3 BC000000 		.4byte	.LFE0-.LFB0
 273 00d7 01       		.uleb128 0x1
 274 00d8 9C       		.byte	0x9c
 275 00d9 19010000 		.4byte	0x119
 276 00dd 09       		.uleb128 0x9
 277 00de 2A000000 		.4byte	.LVL0
 278 00e2 73010000 		.4byte	0x173
 279 00e6 F0000000 		.4byte	0xf0
 280 00ea 0A       		.uleb128 0xa
 281 00eb 01       		.uleb128 0x1
 282 00ec 50       		.byte	0x50
 283 00ed 01       		.uleb128 0x1
 284 00ee 3B       		.byte	0x3b
 285 00ef 00       		.byte	0
 286 00f0 09       		.uleb128 0x9
 287 00f1 32000000 		.4byte	.LVL1
 288 00f5 84010000 		.4byte	0x184
 289 00f9 09010000 		.4byte	0x109
 290 00fd 0A       		.uleb128 0xa
 291 00fe 01       		.uleb128 0x1
 292 00ff 51       		.byte	0x51
 293 0100 02       		.uleb128 0x2
 294 0101 74       		.byte	0x74
 295 0102 00       		.sleb128 0
 296 0103 0A       		.uleb128 0xa
 297 0104 01       		.uleb128 0x1
 298 0105 50       		.byte	0x50
 299 0106 01       		.uleb128 0x1
 300 0107 3B       		.byte	0x3b
 301 0108 00       		.byte	0
 302 0109 0B       		.uleb128 0xb
 303 010a 3A000000 		.4byte	.LVL2
 304 010e 9A010000 		.4byte	0x19a
 305 0112 0A       		.uleb128 0xa
 306 0113 01       		.uleb128 0x1
 307 0114 50       		.byte	0x50
 308 0115 01       		.uleb128 0x1
 309 0116 3B       		.byte	0x3b
 310 0117 00       		.byte	0
 311 0118 00       		.byte	0
 312 0119 0C       		.uleb128 0xc
 313 011a 36010000 		.4byte	.LASF17
 314 011e 01       		.byte	0x1
 315 011f EA       		.byte	0xea
 316 0120 00000000 		.4byte	.LFB1
 317 0124 02000000 		.4byte	.LFE1-.LFB1
 318 0128 01       		.uleb128 0x1
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 14


 319 0129 9C       		.byte	0x9c
 320 012a 0D       		.uleb128 0xd
 321 012b 18000000 		.4byte	.LASF18
 322 012f 01       		.byte	0x1
 323 0130 4301     		.2byte	0x143
 324 0132 00000000 		.4byte	.LFB2
 325 0136 02000000 		.4byte	.LFE2-.LFB2
 326 013a 01       		.uleb128 0x1
 327 013b 9C       		.byte	0x9c
 328 013c 0E       		.uleb128 0xe
 329 013d 47000000 		.4byte	.LASF19
 330 0141 03       		.byte	0x3
 331 0142 1E       		.byte	0x1e
 332 0143 A9000000 		.4byte	0xa9
 333 0147 0E       		.uleb128 0xe
 334 0148 00000000 		.4byte	.LASF20
 335 014c 03       		.byte	0x3
 336 014d 1F       		.byte	0x1f
 337 014e A9000000 		.4byte	0xa9
 338 0152 0E       		.uleb128 0xe
 339 0153 7F000000 		.4byte	.LASF21
 340 0157 03       		.byte	0x3
 341 0158 20       		.byte	0x20
 342 0159 98000000 		.4byte	0x98
 343 015d 0E       		.uleb128 0xe
 344 015e 95000000 		.4byte	.LASF22
 345 0162 03       		.byte	0x3
 346 0163 24       		.byte	0x24
 347 0164 A9000000 		.4byte	0xa9
 348 0168 0E       		.uleb128 0xe
 349 0169 2B020000 		.4byte	.LASF23
 350 016d 03       		.byte	0x3
 351 016e 25       		.byte	0x25
 352 016f A9000000 		.4byte	0xa9
 353 0173 0F       		.uleb128 0xf
 354 0174 EA010000 		.4byte	.LASF24
 355 0178 04       		.byte	0x4
 356 0179 51       		.byte	0x51
 357 017a 84010000 		.4byte	0x184
 358 017e 10       		.uleb128 0x10
 359 017f 6B000000 		.4byte	0x6b
 360 0183 00       		.byte	0
 361 0184 0F       		.uleb128 0xf
 362 0185 02010000 		.4byte	.LASF25
 363 0189 04       		.byte	0x4
 364 018a 4C       		.byte	0x4c
 365 018b 9A010000 		.4byte	0x19a
 366 018f 10       		.uleb128 0x10
 367 0190 6B000000 		.4byte	0x6b
 368 0194 10       		.uleb128 0x10
 369 0195 6B000000 		.4byte	0x6b
 370 0199 00       		.byte	0
 371 019a 11       		.uleb128 0x11
 372 019b 25000000 		.4byte	.LASF26
 373 019f 04       		.byte	0x4
 374 01a0 49       		.byte	0x49
 375 01a1 AE000000 		.4byte	0xae
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 15


 376 01a5 10       		.uleb128 0x10
 377 01a6 6B000000 		.4byte	0x6b
 378 01aa 10       		.uleb128 0x10
 379 01ab AE000000 		.4byte	0xae
 380 01af 00       		.byte	0
 381 01b0 00       		.byte	0
 382              		.section	.debug_abbrev,"",%progbits
 383              	.Ldebug_abbrev0:
 384 0000 01       		.uleb128 0x1
 385 0001 11       		.uleb128 0x11
 386 0002 01       		.byte	0x1
 387 0003 25       		.uleb128 0x25
 388 0004 0E       		.uleb128 0xe
 389 0005 13       		.uleb128 0x13
 390 0006 0B       		.uleb128 0xb
 391 0007 03       		.uleb128 0x3
 392 0008 0E       		.uleb128 0xe
 393 0009 1B       		.uleb128 0x1b
 394 000a 0E       		.uleb128 0xe
 395 000b 55       		.uleb128 0x55
 396 000c 17       		.uleb128 0x17
 397 000d 11       		.uleb128 0x11
 398 000e 01       		.uleb128 0x1
 399 000f 10       		.uleb128 0x10
 400 0010 17       		.uleb128 0x17
 401 0011 00       		.byte	0
 402 0012 00       		.byte	0
 403 0013 02       		.uleb128 0x2
 404 0014 24       		.uleb128 0x24
 405 0015 00       		.byte	0
 406 0016 0B       		.uleb128 0xb
 407 0017 0B       		.uleb128 0xb
 408 0018 3E       		.uleb128 0x3e
 409 0019 0B       		.uleb128 0xb
 410 001a 03       		.uleb128 0x3
 411 001b 0E       		.uleb128 0xe
 412 001c 00       		.byte	0
 413 001d 00       		.byte	0
 414 001e 03       		.uleb128 0x3
 415 001f 24       		.uleb128 0x24
 416 0020 00       		.byte	0
 417 0021 0B       		.uleb128 0xb
 418 0022 0B       		.uleb128 0xb
 419 0023 3E       		.uleb128 0x3e
 420 0024 0B       		.uleb128 0xb
 421 0025 03       		.uleb128 0x3
 422 0026 08       		.uleb128 0x8
 423 0027 00       		.byte	0
 424 0028 00       		.byte	0
 425 0029 04       		.uleb128 0x4
 426 002a 16       		.uleb128 0x16
 427 002b 00       		.byte	0
 428 002c 03       		.uleb128 0x3
 429 002d 0E       		.uleb128 0xe
 430 002e 3A       		.uleb128 0x3a
 431 002f 0B       		.uleb128 0xb
 432 0030 3B       		.uleb128 0x3b
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 16


 433 0031 05       		.uleb128 0x5
 434 0032 49       		.uleb128 0x49
 435 0033 13       		.uleb128 0x13
 436 0034 00       		.byte	0
 437 0035 00       		.byte	0
 438 0036 05       		.uleb128 0x5
 439 0037 35       		.uleb128 0x35
 440 0038 00       		.byte	0
 441 0039 49       		.uleb128 0x49
 442 003a 13       		.uleb128 0x13
 443 003b 00       		.byte	0
 444 003c 00       		.byte	0
 445 003d 06       		.uleb128 0x6
 446 003e 0F       		.uleb128 0xf
 447 003f 00       		.byte	0
 448 0040 0B       		.uleb128 0xb
 449 0041 0B       		.uleb128 0xb
 450 0042 49       		.uleb128 0x49
 451 0043 13       		.uleb128 0x13
 452 0044 00       		.byte	0
 453 0045 00       		.byte	0
 454 0046 07       		.uleb128 0x7
 455 0047 15       		.uleb128 0x15
 456 0048 00       		.byte	0
 457 0049 27       		.uleb128 0x27
 458 004a 19       		.uleb128 0x19
 459 004b 00       		.byte	0
 460 004c 00       		.byte	0
 461 004d 08       		.uleb128 0x8
 462 004e 2E       		.uleb128 0x2e
 463 004f 01       		.byte	0x1
 464 0050 3F       		.uleb128 0x3f
 465 0051 19       		.uleb128 0x19
 466 0052 03       		.uleb128 0x3
 467 0053 0E       		.uleb128 0xe
 468 0054 3A       		.uleb128 0x3a
 469 0055 0B       		.uleb128 0xb
 470 0056 3B       		.uleb128 0x3b
 471 0057 0B       		.uleb128 0xb
 472 0058 27       		.uleb128 0x27
 473 0059 19       		.uleb128 0x19
 474 005a 11       		.uleb128 0x11
 475 005b 01       		.uleb128 0x1
 476 005c 12       		.uleb128 0x12
 477 005d 06       		.uleb128 0x6
 478 005e 40       		.uleb128 0x40
 479 005f 18       		.uleb128 0x18
 480 0060 9742     		.uleb128 0x2117
 481 0062 19       		.uleb128 0x19
 482 0063 01       		.uleb128 0x1
 483 0064 13       		.uleb128 0x13
 484 0065 00       		.byte	0
 485 0066 00       		.byte	0
 486 0067 09       		.uleb128 0x9
 487 0068 898201   		.uleb128 0x4109
 488 006b 01       		.byte	0x1
 489 006c 11       		.uleb128 0x11
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 17


 490 006d 01       		.uleb128 0x1
 491 006e 31       		.uleb128 0x31
 492 006f 13       		.uleb128 0x13
 493 0070 01       		.uleb128 0x1
 494 0071 13       		.uleb128 0x13
 495 0072 00       		.byte	0
 496 0073 00       		.byte	0
 497 0074 0A       		.uleb128 0xa
 498 0075 8A8201   		.uleb128 0x410a
 499 0078 00       		.byte	0
 500 0079 02       		.uleb128 0x2
 501 007a 18       		.uleb128 0x18
 502 007b 9142     		.uleb128 0x2111
 503 007d 18       		.uleb128 0x18
 504 007e 00       		.byte	0
 505 007f 00       		.byte	0
 506 0080 0B       		.uleb128 0xb
 507 0081 898201   		.uleb128 0x4109
 508 0084 01       		.byte	0x1
 509 0085 11       		.uleb128 0x11
 510 0086 01       		.uleb128 0x1
 511 0087 31       		.uleb128 0x31
 512 0088 13       		.uleb128 0x13
 513 0089 00       		.byte	0
 514 008a 00       		.byte	0
 515 008b 0C       		.uleb128 0xc
 516 008c 2E       		.uleb128 0x2e
 517 008d 00       		.byte	0
 518 008e 3F       		.uleb128 0x3f
 519 008f 19       		.uleb128 0x19
 520 0090 03       		.uleb128 0x3
 521 0091 0E       		.uleb128 0xe
 522 0092 3A       		.uleb128 0x3a
 523 0093 0B       		.uleb128 0xb
 524 0094 3B       		.uleb128 0x3b
 525 0095 0B       		.uleb128 0xb
 526 0096 27       		.uleb128 0x27
 527 0097 19       		.uleb128 0x19
 528 0098 11       		.uleb128 0x11
 529 0099 01       		.uleb128 0x1
 530 009a 12       		.uleb128 0x12
 531 009b 06       		.uleb128 0x6
 532 009c 40       		.uleb128 0x40
 533 009d 18       		.uleb128 0x18
 534 009e 9742     		.uleb128 0x2117
 535 00a0 19       		.uleb128 0x19
 536 00a1 00       		.byte	0
 537 00a2 00       		.byte	0
 538 00a3 0D       		.uleb128 0xd
 539 00a4 2E       		.uleb128 0x2e
 540 00a5 00       		.byte	0
 541 00a6 3F       		.uleb128 0x3f
 542 00a7 19       		.uleb128 0x19
 543 00a8 03       		.uleb128 0x3
 544 00a9 0E       		.uleb128 0xe
 545 00aa 3A       		.uleb128 0x3a
 546 00ab 0B       		.uleb128 0xb
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 18


 547 00ac 3B       		.uleb128 0x3b
 548 00ad 05       		.uleb128 0x5
 549 00ae 27       		.uleb128 0x27
 550 00af 19       		.uleb128 0x19
 551 00b0 11       		.uleb128 0x11
 552 00b1 01       		.uleb128 0x1
 553 00b2 12       		.uleb128 0x12
 554 00b3 06       		.uleb128 0x6
 555 00b4 40       		.uleb128 0x40
 556 00b5 18       		.uleb128 0x18
 557 00b6 9742     		.uleb128 0x2117
 558 00b8 19       		.uleb128 0x19
 559 00b9 00       		.byte	0
 560 00ba 00       		.byte	0
 561 00bb 0E       		.uleb128 0xe
 562 00bc 34       		.uleb128 0x34
 563 00bd 00       		.byte	0
 564 00be 03       		.uleb128 0x3
 565 00bf 0E       		.uleb128 0xe
 566 00c0 3A       		.uleb128 0x3a
 567 00c1 0B       		.uleb128 0xb
 568 00c2 3B       		.uleb128 0x3b
 569 00c3 0B       		.uleb128 0xb
 570 00c4 49       		.uleb128 0x49
 571 00c5 13       		.uleb128 0x13
 572 00c6 3F       		.uleb128 0x3f
 573 00c7 19       		.uleb128 0x19
 574 00c8 3C       		.uleb128 0x3c
 575 00c9 19       		.uleb128 0x19
 576 00ca 00       		.byte	0
 577 00cb 00       		.byte	0
 578 00cc 0F       		.uleb128 0xf
 579 00cd 2E       		.uleb128 0x2e
 580 00ce 01       		.byte	0x1
 581 00cf 3F       		.uleb128 0x3f
 582 00d0 19       		.uleb128 0x19
 583 00d1 03       		.uleb128 0x3
 584 00d2 0E       		.uleb128 0xe
 585 00d3 3A       		.uleb128 0x3a
 586 00d4 0B       		.uleb128 0xb
 587 00d5 3B       		.uleb128 0x3b
 588 00d6 0B       		.uleb128 0xb
 589 00d7 27       		.uleb128 0x27
 590 00d8 19       		.uleb128 0x19
 591 00d9 3C       		.uleb128 0x3c
 592 00da 19       		.uleb128 0x19
 593 00db 01       		.uleb128 0x1
 594 00dc 13       		.uleb128 0x13
 595 00dd 00       		.byte	0
 596 00de 00       		.byte	0
 597 00df 10       		.uleb128 0x10
 598 00e0 05       		.uleb128 0x5
 599 00e1 00       		.byte	0
 600 00e2 49       		.uleb128 0x49
 601 00e3 13       		.uleb128 0x13
 602 00e4 00       		.byte	0
 603 00e5 00       		.byte	0
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 19


 604 00e6 11       		.uleb128 0x11
 605 00e7 2E       		.uleb128 0x2e
 606 00e8 01       		.byte	0x1
 607 00e9 3F       		.uleb128 0x3f
 608 00ea 19       		.uleb128 0x19
 609 00eb 03       		.uleb128 0x3
 610 00ec 0E       		.uleb128 0xe
 611 00ed 3A       		.uleb128 0x3a
 612 00ee 0B       		.uleb128 0xb
 613 00ef 3B       		.uleb128 0x3b
 614 00f0 0B       		.uleb128 0xb
 615 00f1 27       		.uleb128 0x27
 616 00f2 19       		.uleb128 0x19
 617 00f3 49       		.uleb128 0x49
 618 00f4 13       		.uleb128 0x13
 619 00f5 3C       		.uleb128 0x3c
 620 00f6 19       		.uleb128 0x19
 621 00f7 00       		.byte	0
 622 00f8 00       		.byte	0
 623 00f9 00       		.byte	0
 624              		.section	.debug_aranges,"",%progbits
 625 0000 2C000000 		.4byte	0x2c
 626 0004 0200     		.2byte	0x2
 627 0006 00000000 		.4byte	.Ldebug_info0
 628 000a 04       		.byte	0x4
 629 000b 00       		.byte	0
 630 000c 0000     		.2byte	0
 631 000e 0000     		.2byte	0
 632 0010 00000000 		.4byte	.LFB0
 633 0014 BC000000 		.4byte	.LFE0-.LFB0
 634 0018 00000000 		.4byte	.LFB1
 635 001c 02000000 		.4byte	.LFE1-.LFB1
 636 0020 00000000 		.4byte	.LFB2
 637 0024 02000000 		.4byte	.LFE2-.LFB2
 638 0028 00000000 		.4byte	0
 639 002c 00000000 		.4byte	0
 640              		.section	.debug_ranges,"",%progbits
 641              	.Ldebug_ranges0:
 642 0000 00000000 		.4byte	.LFB0
 643 0004 BC000000 		.4byte	.LFE0
 644 0008 00000000 		.4byte	.LFB1
 645 000c 02000000 		.4byte	.LFE1
 646 0010 00000000 		.4byte	.LFB2
 647 0014 02000000 		.4byte	.LFE2
 648 0018 00000000 		.4byte	0
 649 001c 00000000 		.4byte	0
 650              		.section	.debug_line,"",%progbits
 651              	.Ldebug_line0:
 652 0000 D3000000 		.section	.debug_str,"MS",%progbits,1
 652      02008000 
 652      00000201 
 652      FB0E0D00 
 652      01010101 
 653              	.LASF20:
 654 0000 53504953 		.ascii	"SPIS_rxBufferTail\000"
 654      5F727842 
 654      75666665 
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 20


 654      72546169 
 654      6C00
 655              	.LASF14:
 656 0012 72656733 		.ascii	"reg32\000"
 656      3200
 657              	.LASF18:
 658 0018 53504953 		.ascii	"SPIS_SpiStop\000"
 658      5F537069 
 658      53746F70 
 658      00
 659              	.LASF26:
 660 0025 4379496E 		.ascii	"CyIntSetVector\000"
 660      74536574 
 660      56656374 
 660      6F7200
 661              	.LASF3:
 662 0034 73686F72 		.ascii	"short unsigned int\000"
 662      7420756E 
 662      7369676E 
 662      65642069 
 662      6E7400
 663              	.LASF19:
 664 0047 53504953 		.ascii	"SPIS_rxBufferHead\000"
 664      5F727842 
 664      75666665 
 664      72486561 
 664      6400
 665              	.LASF11:
 666 0059 666C6F61 		.ascii	"float\000"
 666      7400
 667              	.LASF1:
 668 005f 756E7369 		.ascii	"unsigned char\000"
 668      676E6564 
 668      20636861 
 668      7200
 669              	.LASF5:
 670 006d 6C6F6E67 		.ascii	"long unsigned int\000"
 670      20756E73 
 670      69676E65 
 670      6420696E 
 670      7400
 671              	.LASF21:
 672 007f 53504953 		.ascii	"SPIS_rxBufferOverflow\000"
 672      5F727842 
 672      75666665 
 672      724F7665 
 672      72666C6F 
 673              	.LASF22:
 674 0095 53504953 		.ascii	"SPIS_txBufferHead\000"
 674      5F747842 
 674      75666665 
 674      72486561 
 674      6400
 675              	.LASF12:
 676 00a7 646F7562 		.ascii	"double\000"
 676      6C6500
 677              	.LASF10:
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 21


 678 00ae 75696E74 		.ascii	"uint32\000"
 678      333200
 679              	.LASF8:
 680 00b5 756E7369 		.ascii	"unsigned int\000"
 680      676E6564 
 680      20696E74 
 680      00
 681              	.LASF29:
 682 00c2 433A5C45 		.ascii	"C:\\E3PRJ3-Gruppe1\\PSoC\\PSoC4Master.cydsn\000"
 682      3350524A 
 682      332D4772 
 682      75707065 
 682      315C5053 
 683              	.LASF7:
 684 00eb 6C6F6E67 		.ascii	"long long unsigned int\000"
 684      206C6F6E 
 684      6720756E 
 684      7369676E 
 684      65642069 
 685              	.LASF25:
 686 0102 4379496E 		.ascii	"CyIntSetPriority\000"
 686      74536574 
 686      5072696F 
 686      72697479 
 686      00
 687              	.LASF15:
 688 0113 63796973 		.ascii	"cyisraddress\000"
 688      72616464 
 688      72657373 
 688      00
 689              	.LASF30:
 690 0120 53504953 		.ascii	"SPIS_SpiInit\000"
 690      5F537069 
 690      496E6974 
 690      00
 691              	.LASF16:
 692 012d 73697A65 		.ascii	"sizetype\000"
 692      74797065 
 692      00
 693              	.LASF17:
 694 0136 53504953 		.ascii	"SPIS_SpiPostEnable\000"
 694      5F537069 
 694      506F7374 
 694      456E6162 
 694      6C6500
 695              	.LASF6:
 696 0149 6C6F6E67 		.ascii	"long long int\000"
 696      206C6F6E 
 696      6720696E 
 696      7400
 697              	.LASF13:
 698 0157 63686172 		.ascii	"char\000"
 698      00
 699              	.LASF27:
 700 015c 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 700      4320342E 
 700      392E3320 
ARM GAS  C:\Users\JEPPES~1\AppData\Local\Temp\ccfbwiq0.s 			page 22


 700      32303135 
 700      30333033 
 701 018f 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m0 -mthumb -g -O"
 701      20726576 
 701      6973696F 
 701      6E203232 
 701      31323230 
 702 01c2 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 702      66756E63 
 702      74696F6E 
 702      2D736563 
 702      74696F6E 
 703              	.LASF24:
 704 01ea 4379496E 		.ascii	"CyIntDisable\000"
 704      74446973 
 704      61626C65 
 704      00
 705              	.LASF2:
 706 01f7 73686F72 		.ascii	"short int\000"
 706      7420696E 
 706      7400
 707              	.LASF9:
 708 0201 75696E74 		.ascii	"uint8\000"
 708      3800
 709              	.LASF28:
 710 0207 2E5C4765 		.ascii	".\\Generated_Source\\PSoC4\\SPIS_SPI.c\000"
 710      6E657261 
 710      7465645F 
 710      536F7572 
 710      63655C50 
 711              	.LASF23:
 712 022b 53504953 		.ascii	"SPIS_txBufferTail\000"
 712      5F747842 
 712      75666665 
 712      72546169 
 712      6C00
 713              	.LASF4:
 714 023d 6C6F6E67 		.ascii	"long int\000"
 714      20696E74 
 714      00
 715              	.LASF0:
 716 0246 7369676E 		.ascii	"signed char\000"
 716      65642063 
 716      68617200 
 717              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
