

================================================================
== Vivado HLS Report for 'combineOperatorResul'
================================================================
* Date:           Sat Apr 14 13:30:06 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        SobelMatrixMultiplier
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   13|   13|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------+----------+-----+-----+-----+-----+----------+
        |                    |          |  Latency  |  Interval | Pipeline |
        |      Instance      |  Module  | min | max | min | max |   Type   |
        +--------------------+----------+-----+-----+-----+-----+----------+
        |grp_fxp_sqrt_fu_34  |fxp_sqrt  |   11|   11|    1|    1| function |
        +--------------------+----------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|     79|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     357|   3658|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|     128|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     485|   3737|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+----------+---------+-------+-----+------+
    |      Instance      |  Module  | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------+----------+---------+-------+-----+------+
    |grp_fxp_sqrt_fu_34  |fxp_sqrt  |        0|      0|  357|  3658|
    +--------------------+----------+---------+-------+-----+------+
    |Total               |          |        0|      0|  357|  3658|
    +--------------------+----------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |result_1_fu_45_p2                 |     *    |      3|  0|  20|          32|          32|
    |result_fu_39_p2                   |     *    |      3|  0|  20|          32|          32|
    |grp_fxp_sqrt_fu_34_in_val_V_read  |     +    |      0|  0|  39|          32|          32|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      6|  0|  79|          96|          96|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |horizontalResult_int_reg  |  32|   0|   32|          0|
    |result_1_reg_83           |  32|   0|   32|          0|
    |result_reg_78             |  32|   0|   32|          0|
    |verticalResult_int_reg    |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 128|   0|  128|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | combineOperatorResul | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | combineOperatorResul | return value |
|ap_return         | out |   12| ap_ctrl_hs | combineOperatorResul | return value |
|verticalResult    |  in |   32|   ap_none  |    verticalResult    |    scalar    |
|horizontalResult  |  in |   32|   ap_none  |   horizontalResult   |    scalar    |
+------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 

* FSM state operations: 

 <State 1> : 8.51ns
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%horizontalResult_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %horizontalResult)"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%verticalResult_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %verticalResult)"
ST_1 : Operation 17 [1/1] (8.51ns)   --->   "%result = mul i32 %verticalResult_read, %verticalResult_read" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:47->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:56]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (8.51ns)   --->   "%result_1 = mul i32 %horizontalResult_rea, %horizontalResult_rea" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:47->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:57]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 2> : 5.78ns
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node input_V)   --->   "%p_Val2_2 = shl i32 %result, 8" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:56]
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node input_V)   --->   "%p_Val2_3 = shl i32 %result_1, 8" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:57]
ST_2 : Operation 21 [1/1] (2.55ns) (out node of the LUT)   --->   "%input_V = add i32 %p_Val2_3, %p_Val2_2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:58]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [13/13] (3.22ns)   --->   "%result_V = call fastcc i20 @fxp_sqrt(i32 %input_V) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:60]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 8.68ns
ST_3 : Operation 23 [12/13] (8.67ns)   --->   "%result_V = call fastcc i20 @fxp_sqrt(i32 %input_V) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:60]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 8.68ns
ST_4 : Operation 24 [11/13] (8.67ns)   --->   "%result_V = call fastcc i20 @fxp_sqrt(i32 %input_V) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:60]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 8.68ns
ST_5 : Operation 25 [10/13] (8.67ns)   --->   "%result_V = call fastcc i20 @fxp_sqrt(i32 %input_V) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:60]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 8.68ns
ST_6 : Operation 26 [9/13] (8.67ns)   --->   "%result_V = call fastcc i20 @fxp_sqrt(i32 %input_V) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:60]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 8.68ns
ST_7 : Operation 27 [8/13] (8.67ns)   --->   "%result_V = call fastcc i20 @fxp_sqrt(i32 %input_V) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:60]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 8.68ns
ST_8 : Operation 28 [7/13] (8.67ns)   --->   "%result_V = call fastcc i20 @fxp_sqrt(i32 %input_V) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:60]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 8.68ns
ST_9 : Operation 29 [6/13] (8.67ns)   --->   "%result_V = call fastcc i20 @fxp_sqrt(i32 %input_V) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:60]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 10> : 8.68ns
ST_10 : Operation 30 [5/13] (8.67ns)   --->   "%result_V = call fastcc i20 @fxp_sqrt(i32 %input_V) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:60]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 11> : 8.68ns
ST_11 : Operation 31 [4/13] (8.67ns)   --->   "%result_V = call fastcc i20 @fxp_sqrt(i32 %input_V) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:60]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 12> : 8.68ns
ST_12 : Operation 32 [3/13] (8.67ns)   --->   "%result_V = call fastcc i20 @fxp_sqrt(i32 %input_V) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:60]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 13> : 8.68ns
ST_13 : Operation 33 [2/13] (8.67ns)   --->   "%result_V = call fastcc i20 @fxp_sqrt(i32 %input_V) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:60]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 14> : 6.10ns
ST_14 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:56]
ST_14 : Operation 35 [1/13] (6.10ns)   --->   "%result_V = call fastcc i20 @fxp_sqrt(i32 %input_V) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:60]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_PartSelect.i12.i20.i32.i32(i20 %result_V, i32 8, i32 19)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:61]
ST_14 : Operation 37 [1/1] (0.00ns)   --->   "ret i12 %tmp" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:61]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ verticalResult]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ horizontalResult]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
horizontalResult_rea (read        ) [ 000000000000000]
verticalResult_read  (read        ) [ 000000000000000]
result               (mul         ) [ 011000000000000]
result_1             (mul         ) [ 011000000000000]
p_Val2_2             (shl         ) [ 000000000000000]
p_Val2_3             (shl         ) [ 000000000000000]
input_V              (add         ) [ 010111111111111]
StgValue_34          (specpipeline) [ 000000000000000]
result_V             (call        ) [ 000000000000000]
tmp                  (partselect  ) [ 000000000000000]
StgValue_37          (ret         ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="verticalResult">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="verticalResult"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="horizontalResult">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="horizontalResult"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fxp_sqrt"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="horizontalResult_rea_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="horizontalResult_rea/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="verticalResult_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="verticalResult_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_fxp_sqrt_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="20" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="result_V/2 "/>
</bind>
</comp>

<comp id="39" class="1004" name="result_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="32" slack="0"/>
<pin id="41" dir="0" index="1" bw="32" slack="0"/>
<pin id="42" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="result/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="result_1_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="32" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="0"/>
<pin id="48" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="result_1/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="p_Val2_2_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="1"/>
<pin id="53" dir="0" index="1" bw="5" slack="0"/>
<pin id="54" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_Val2_3_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="1"/>
<pin id="58" dir="0" index="1" bw="5" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="input_V_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_V/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="12" slack="0"/>
<pin id="70" dir="0" index="1" bw="20" slack="0"/>
<pin id="71" dir="0" index="2" bw="5" slack="0"/>
<pin id="72" dir="0" index="3" bw="6" slack="0"/>
<pin id="73" dir="1" index="4" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="78" class="1005" name="result_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="1"/>
<pin id="80" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="83" class="1005" name="result_1_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="1"/>
<pin id="85" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_1 "/>
</bind>
</comp>

<comp id="88" class="1005" name="input_V_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="4" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="43"><net_src comp="28" pin="2"/><net_sink comp="39" pin=0"/></net>

<net id="44"><net_src comp="28" pin="2"/><net_sink comp="39" pin=1"/></net>

<net id="49"><net_src comp="22" pin="2"/><net_sink comp="45" pin=0"/></net>

<net id="50"><net_src comp="22" pin="2"/><net_sink comp="45" pin=1"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="65"><net_src comp="56" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="51" pin="2"/><net_sink comp="61" pin=1"/></net>

<net id="67"><net_src comp="61" pin="2"/><net_sink comp="34" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="34" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="81"><net_src comp="39" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="86"><net_src comp="45" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="87"><net_src comp="83" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="91"><net_src comp="61" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="34" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: verticalResult | {}
	Port: horizontalResult | {}
 - Input state : 
	Port: combineOperatorResul : verticalResult | {1 }
	Port: combineOperatorResul : horizontalResult | {1 }
  - Chain level:
	State 1
	State 2
		result_V : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		tmp : 1
		StgValue_37 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   |        grp_fxp_sqrt_fu_34       |    0    |   373   |   2117  |
|----------|---------------------------------|---------|---------|---------|
|    mul   |           result_fu_39          |    3    |    0    |    20   |
|          |          result_1_fu_45         |    3    |    0    |    20   |
|----------|---------------------------------|---------|---------|---------|
|    add   |          input_V_fu_61          |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|
|   read   | horizontalResult_rea_read_fu_22 |    0    |    0    |    0    |
|          |  verticalResult_read_read_fu_28 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|    shl   |          p_Val2_2_fu_51         |    0    |    0    |    0    |
|          |          p_Val2_3_fu_56         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|partselect|            tmp_fu_68            |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    6    |   373   |   2196  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
| input_V_reg_88|   32   |
|result_1_reg_83|   32   |
| result_reg_78 |   32   |
+---------------+--------+
|     Total     |   96   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_fxp_sqrt_fu_34 |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   64   ||  1.769  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   373  |  2196  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   96   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    1   |   469  |  2205  |
+-----------+--------+--------+--------+--------+
