// Seed: 1628479139
module module_0 ();
endmodule
module module_1 #(
    parameter id_11 = 32'd96,
    parameter id_15 = 32'd74,
    parameter id_5  = 32'd1,
    parameter id_7  = 32'd14
) (
    input wire id_0,
    input wand id_1,
    input tri0 id_2,
    output wire id_3,
    output tri id_4,
    input tri0 _id_5,
    output wor id_6,
    input supply0 _id_7,
    output supply1 id_8,
    output wand id_9,
    input supply0 id_10,
    input supply0 _id_11,
    input supply0 id_12
);
  logic [id_11 : -1] id_14;
  assign id_3 = id_1;
  wire _id_15;
  module_0 modCall_1 ();
  wire id_16;
  wire [1 : id_5] id_17;
  wire id_18;
  ;
  assign #1 id_17 = id_11;
  wire id_19;
  wire [id_15 : -1] id_20;
  parameter id_21 = 1;
  assign id_20 = id_1;
  wire [-1 : id_7] id_22;
  assign id_22 = id_7;
endmodule
