<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.lir.amd64/src/org/graalvm/compiler/lir/amd64/AMD64MathLog10Op.java</title>
    <link rel="stylesheet" href="../../../../../../../../../../../style.css" />
  </head>
<body>
<center><a href="AMD64MathExpOp.java.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../../../../index.html" target="_top">index</a> <a href="AMD64MathLogOp.java.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.lir.amd64/src/org/graalvm/compiler/lir/amd64/AMD64MathLog10Op.java</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  1 /*
<span class="line-modified">  2  * Copyright (c) 2018, 2019, Oracle and/or its affiliates. All rights reserved.</span>
  3  * Copyright (c) 2016, Intel Corporation. All rights reserved.
  4  * Intel Math Library (LIBM) Source Code
  5  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  6  *
  7  * This code is free software; you can redistribute it and/or modify it
  8  * under the terms of the GNU General Public License version 2 only, as
  9  * published by the Free Software Foundation.
 10  *
 11  * This code is distributed in the hope that it will be useful, but WITHOUT
 12  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 13  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 14  * version 2 for more details (a copy is included in the LICENSE file that
 15  * accompanied this code).
 16  *
 17  * You should have received a copy of the GNU General Public License version
 18  * 2 along with this work; if not, write to the Free Software Foundation,
 19  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 20  *
 21  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 22  * or visit www.oracle.com if you need additional information or have any
</pre>
<hr />
<pre>
 29 import static jdk.vm.ci.amd64.AMD64.r11;
 30 import static jdk.vm.ci.amd64.AMD64.r8;
 31 import static jdk.vm.ci.amd64.AMD64.rax;
 32 import static jdk.vm.ci.amd64.AMD64.rcx;
 33 import static jdk.vm.ci.amd64.AMD64.rdx;
 34 import static jdk.vm.ci.amd64.AMD64.rsp;
 35 import static jdk.vm.ci.amd64.AMD64.xmm0;
 36 import static jdk.vm.ci.amd64.AMD64.xmm1;
 37 import static jdk.vm.ci.amd64.AMD64.xmm2;
 38 import static jdk.vm.ci.amd64.AMD64.xmm3;
 39 import static jdk.vm.ci.amd64.AMD64.xmm4;
 40 import static jdk.vm.ci.amd64.AMD64.xmm5;
 41 import static jdk.vm.ci.amd64.AMD64.xmm6;
 42 import static jdk.vm.ci.amd64.AMD64.xmm7;
 43 import static org.graalvm.compiler.lir.amd64.AMD64HotSpotHelper.pointerConstant;
 44 import static org.graalvm.compiler.lir.amd64.AMD64HotSpotHelper.recordExternalAddress;
 45 
 46 import org.graalvm.compiler.asm.Label;
 47 import org.graalvm.compiler.asm.amd64.AMD64Address;
 48 import org.graalvm.compiler.asm.amd64.AMD64Assembler;

 49 import org.graalvm.compiler.asm.amd64.AMD64MacroAssembler;
 50 import org.graalvm.compiler.lir.LIRInstructionClass;
 51 import org.graalvm.compiler.lir.asm.ArrayDataPointerConstant;
 52 import org.graalvm.compiler.lir.asm.CompilationResultBuilder;
 53 
 54 /**
 55  * &lt;pre&gt;
 56  *                     ALGORITHM DESCRIPTION - LOG10()
 57  *                     ---------------------
 58  *
 59  *    Let x=2^k * mx, mx in [1,2)
 60  *
 61  *    Get B~1/mx based on the output of rcpss instruction (B0)
 62  *    B = int((B0*LH*2^7+0.5))/2^7
 63  *    LH is a short approximation for log10(e)
 64  *
 65  *    Reduced argument: r=B*mx-LH (computed accurately in high and low parts)
 66  *
 67  *    Result:  k*log10(2) - log(B) + p(r)
 68  *             p(r) is a degree 7 polynomial
</pre>
<hr />
<pre>
260         masm.xorpd(xmm3, xmm3);
261         masm.movl(rdx, 30704);
262         masm.pinsrw(xmm3, rdx, 3);
263         masm.movdqu(xmm1, xmm0);
264         masm.movl(rdx, 32768);
265         masm.movdl(xmm4, rdx);
266         masm.movdqu(xmm5, recordExternalAddress(crb, highsigmask));    // 0xf8000000, 0xffffffff,
267                                                                        // 0x00000000, 0xffffe000
268         masm.pextrw(rax, xmm0, 3);
269         masm.por(xmm0, xmm2);
270         masm.movl(rcx, 16352);
271         masm.psrlq(xmm0, 27);
272         masm.movdqu(xmm2, recordExternalAddress(crb, log10E));         // 0x00000000, 0x3fdbc000,
273                                                                        // 0xbf2e4108, 0x3f5a7a6c
274         masm.psrld(xmm0, 2);
275         masm.rcpps(xmm0, xmm0);
276         masm.psllq(xmm1, 12);
277         masm.pshufd(xmm6, xmm5, 78);
278         masm.psrlq(xmm1, 12);
279         masm.subl(rax, 16);
<span class="line-modified">280         masm.cmpl(rax, 32736);</span>
<span class="line-removed">281         masm.jcc(AMD64Assembler.ConditionFlag.AboveEqual, block0);</span>
282 
283         masm.bind(block1);
284         masm.mulss(xmm0, xmm7);
285         masm.por(xmm1, xmm3);
286         masm.leaq(r11, recordExternalAddress(crb, lTbl));
287         masm.andpd(xmm5, xmm1);
288         masm.paddd(xmm0, xmm4);
289         masm.subsd(xmm1, xmm5);
290         masm.movdl(rdx, xmm0);
291         masm.psllq(xmm0, 29);
292         masm.andpd(xmm0, xmm6);
293         masm.andl(rax, 32752);
294         masm.subl(rax, rcx);
295         masm.cvtsi2sdl(xmm7, rax);
296         masm.mulpd(xmm5, xmm0);
297         masm.mulsd(xmm1, xmm0);
298         masm.movq(xmm6, recordExternalAddress(crb, log2));             // 0x509f7800, 0x3f934413,
299                                                                        // 0x1f12b358, 0x3cdfef31
300         masm.movdqu(xmm3, recordExternalAddress(crb, coeff));          // 0xc1a5f12e, 0x40358874,
301                                                                        // 0x64d4ef0d, 0xc0089309
</pre>
<hr />
<pre>
324         masm.subsd(xmm2, xmm0);
325         masm.mulsd(xmm6, xmm1);
326         masm.addsd(xmm1, xmm2);
327         masm.pshufd(xmm2, xmm0, 238);
328         masm.mulsd(xmm5, xmm5);
329         masm.addsd(xmm7, xmm2);
330         masm.addsd(xmm1, xmm6);
331         masm.addpd(xmm4, xmm3);
332         masm.addsd(xmm1, xmm7);
333         masm.mulpd(xmm4, xmm5);
334         masm.addsd(xmm1, xmm4);
335         masm.pshufd(xmm5, xmm4, 238);
336         masm.addsd(xmm1, xmm5);
337         masm.addsd(xmm0, xmm1);
338         masm.jmp(block9);
339 
340         masm.bind(block0);
341         masm.movq(xmm0, new AMD64Address(rsp, 0));
342         masm.movq(xmm1, new AMD64Address(rsp, 0));
343         masm.addl(rax, 16);
<span class="line-modified">344         masm.cmpl(rax, 32768);</span>
<span class="line-modified">345         masm.jcc(AMD64Assembler.ConditionFlag.AboveEqual, block2);</span>
<span class="line-removed">346         masm.cmpl(rax, 16);</span>
<span class="line-removed">347         masm.jcc(AMD64Assembler.ConditionFlag.Below, block3);</span>
348 
349         masm.bind(block4);
350         masm.addsd(xmm0, xmm0);
351         masm.jmp(block9);
352 
353         masm.bind(block5);
354         masm.jcc(AMD64Assembler.ConditionFlag.Above, block4);
<span class="line-modified">355         masm.cmpl(rdx, 0);</span>
<span class="line-removed">356         masm.jcc(AMD64Assembler.ConditionFlag.Above, block4);</span>
357         masm.jmp(block6);
358 
359         masm.bind(block3);
360         masm.xorpd(xmm1, xmm1);
361         masm.addsd(xmm1, xmm0);
362         masm.movdl(rdx, xmm1);
363         masm.psrlq(xmm1, 32);
364         masm.movdl(rcx, xmm1);
365         masm.orl(rdx, rcx);
<span class="line-modified">366         masm.cmpl(rdx, 0);</span>
<span class="line-removed">367         masm.jcc(AMD64Assembler.ConditionFlag.Equal, block7);</span>
368         masm.xorpd(xmm1, xmm1);
369         masm.movl(rax, 18416);
370         masm.pinsrw(xmm1, rax, 3);
371         masm.mulsd(xmm0, xmm1);
372         masm.xorpd(xmm2, xmm2);
373         masm.movl(rax, 16368);
374         masm.pinsrw(xmm2, rax, 3);
375         masm.movdqu(xmm1, xmm0);
376         masm.pextrw(rax, xmm0, 3);
377         masm.por(xmm0, xmm2);
378         masm.movl(rcx, 18416);
379         masm.psrlq(xmm0, 27);
380         masm.movdqu(xmm2, recordExternalAddress(crb, log10E));         // 0x00000000, 0x3fdbc000,
381                                                                        // 0xbf2e4108, 0x3f5a7a6c
382         masm.psrld(xmm0, 2);
383         masm.rcpps(xmm0, xmm0);
384         masm.psllq(xmm1, 12);
385         masm.pshufd(xmm6, xmm5, 78);
386         masm.psrlq(xmm1, 12);
387         masm.jmp(block1);
388 
389         masm.bind(block2);
390         masm.movdl(rdx, xmm1);
391         masm.psrlq(xmm1, 32);
392         masm.movdl(rcx, xmm1);
393         masm.addl(rcx, rcx);
<span class="line-modified">394         masm.cmpl(rcx, -2097152);</span>
<span class="line-removed">395         masm.jcc(AMD64Assembler.ConditionFlag.AboveEqual, block5);</span>
396         masm.orl(rdx, rcx);
<span class="line-modified">397         masm.cmpl(rdx, 0);</span>
<span class="line-removed">398         masm.jcc(AMD64Assembler.ConditionFlag.Equal, block7);</span>
399 
400         masm.bind(block6);
401         masm.xorpd(xmm1, xmm1);
402         masm.xorpd(xmm0, xmm0);
403         masm.movl(rax, 32752);
404         masm.pinsrw(xmm1, rax, 3);
405         masm.mulsd(xmm0, xmm1);
406         masm.movl(new AMD64Address(rsp, 16), 9);
407         masm.jmp(block8);
408 
409         masm.bind(block7);
410         masm.xorpd(xmm1, xmm1);
411         masm.xorpd(xmm0, xmm0);
412         masm.movl(rax, 49136);
413         masm.pinsrw(xmm0, rax, 3);
414         masm.divsd(xmm0, xmm1);
415         masm.movl(new AMD64Address(rsp, 16), 8);
416 
417         masm.bind(block8);
418         masm.movq(new AMD64Address(rsp, 8), xmm0);
</pre>
</td>
<td>
<hr />
<pre>
  1 /*
<span class="line-modified">  2  * Copyright (c) 2018, 2020, Oracle and/or its affiliates. All rights reserved.</span>
  3  * Copyright (c) 2016, Intel Corporation. All rights reserved.
  4  * Intel Math Library (LIBM) Source Code
  5  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  6  *
  7  * This code is free software; you can redistribute it and/or modify it
  8  * under the terms of the GNU General Public License version 2 only, as
  9  * published by the Free Software Foundation.
 10  *
 11  * This code is distributed in the hope that it will be useful, but WITHOUT
 12  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 13  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 14  * version 2 for more details (a copy is included in the LICENSE file that
 15  * accompanied this code).
 16  *
 17  * You should have received a copy of the GNU General Public License version
 18  * 2 along with this work; if not, write to the Free Software Foundation,
 19  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 20  *
 21  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 22  * or visit www.oracle.com if you need additional information or have any
</pre>
<hr />
<pre>
 29 import static jdk.vm.ci.amd64.AMD64.r11;
 30 import static jdk.vm.ci.amd64.AMD64.r8;
 31 import static jdk.vm.ci.amd64.AMD64.rax;
 32 import static jdk.vm.ci.amd64.AMD64.rcx;
 33 import static jdk.vm.ci.amd64.AMD64.rdx;
 34 import static jdk.vm.ci.amd64.AMD64.rsp;
 35 import static jdk.vm.ci.amd64.AMD64.xmm0;
 36 import static jdk.vm.ci.amd64.AMD64.xmm1;
 37 import static jdk.vm.ci.amd64.AMD64.xmm2;
 38 import static jdk.vm.ci.amd64.AMD64.xmm3;
 39 import static jdk.vm.ci.amd64.AMD64.xmm4;
 40 import static jdk.vm.ci.amd64.AMD64.xmm5;
 41 import static jdk.vm.ci.amd64.AMD64.xmm6;
 42 import static jdk.vm.ci.amd64.AMD64.xmm7;
 43 import static org.graalvm.compiler.lir.amd64.AMD64HotSpotHelper.pointerConstant;
 44 import static org.graalvm.compiler.lir.amd64.AMD64HotSpotHelper.recordExternalAddress;
 45 
 46 import org.graalvm.compiler.asm.Label;
 47 import org.graalvm.compiler.asm.amd64.AMD64Address;
 48 import org.graalvm.compiler.asm.amd64.AMD64Assembler;
<span class="line-added"> 49 import org.graalvm.compiler.asm.amd64.AMD64Assembler.ConditionFlag;</span>
 50 import org.graalvm.compiler.asm.amd64.AMD64MacroAssembler;
 51 import org.graalvm.compiler.lir.LIRInstructionClass;
 52 import org.graalvm.compiler.lir.asm.ArrayDataPointerConstant;
 53 import org.graalvm.compiler.lir.asm.CompilationResultBuilder;
 54 
 55 /**
 56  * &lt;pre&gt;
 57  *                     ALGORITHM DESCRIPTION - LOG10()
 58  *                     ---------------------
 59  *
 60  *    Let x=2^k * mx, mx in [1,2)
 61  *
 62  *    Get B~1/mx based on the output of rcpss instruction (B0)
 63  *    B = int((B0*LH*2^7+0.5))/2^7
 64  *    LH is a short approximation for log10(e)
 65  *
 66  *    Reduced argument: r=B*mx-LH (computed accurately in high and low parts)
 67  *
 68  *    Result:  k*log10(2) - log(B) + p(r)
 69  *             p(r) is a degree 7 polynomial
</pre>
<hr />
<pre>
261         masm.xorpd(xmm3, xmm3);
262         masm.movl(rdx, 30704);
263         masm.pinsrw(xmm3, rdx, 3);
264         masm.movdqu(xmm1, xmm0);
265         masm.movl(rdx, 32768);
266         masm.movdl(xmm4, rdx);
267         masm.movdqu(xmm5, recordExternalAddress(crb, highsigmask));    // 0xf8000000, 0xffffffff,
268                                                                        // 0x00000000, 0xffffe000
269         masm.pextrw(rax, xmm0, 3);
270         masm.por(xmm0, xmm2);
271         masm.movl(rcx, 16352);
272         masm.psrlq(xmm0, 27);
273         masm.movdqu(xmm2, recordExternalAddress(crb, log10E));         // 0x00000000, 0x3fdbc000,
274                                                                        // 0xbf2e4108, 0x3f5a7a6c
275         masm.psrld(xmm0, 2);
276         masm.rcpps(xmm0, xmm0);
277         masm.psllq(xmm1, 12);
278         masm.pshufd(xmm6, xmm5, 78);
279         masm.psrlq(xmm1, 12);
280         masm.subl(rax, 16);
<span class="line-modified">281         masm.cmplAndJcc(rax, 32736, ConditionFlag.AboveEqual, block0, false);</span>

282 
283         masm.bind(block1);
284         masm.mulss(xmm0, xmm7);
285         masm.por(xmm1, xmm3);
286         masm.leaq(r11, recordExternalAddress(crb, lTbl));
287         masm.andpd(xmm5, xmm1);
288         masm.paddd(xmm0, xmm4);
289         masm.subsd(xmm1, xmm5);
290         masm.movdl(rdx, xmm0);
291         masm.psllq(xmm0, 29);
292         masm.andpd(xmm0, xmm6);
293         masm.andl(rax, 32752);
294         masm.subl(rax, rcx);
295         masm.cvtsi2sdl(xmm7, rax);
296         masm.mulpd(xmm5, xmm0);
297         masm.mulsd(xmm1, xmm0);
298         masm.movq(xmm6, recordExternalAddress(crb, log2));             // 0x509f7800, 0x3f934413,
299                                                                        // 0x1f12b358, 0x3cdfef31
300         masm.movdqu(xmm3, recordExternalAddress(crb, coeff));          // 0xc1a5f12e, 0x40358874,
301                                                                        // 0x64d4ef0d, 0xc0089309
</pre>
<hr />
<pre>
324         masm.subsd(xmm2, xmm0);
325         masm.mulsd(xmm6, xmm1);
326         masm.addsd(xmm1, xmm2);
327         masm.pshufd(xmm2, xmm0, 238);
328         masm.mulsd(xmm5, xmm5);
329         masm.addsd(xmm7, xmm2);
330         masm.addsd(xmm1, xmm6);
331         masm.addpd(xmm4, xmm3);
332         masm.addsd(xmm1, xmm7);
333         masm.mulpd(xmm4, xmm5);
334         masm.addsd(xmm1, xmm4);
335         masm.pshufd(xmm5, xmm4, 238);
336         masm.addsd(xmm1, xmm5);
337         masm.addsd(xmm0, xmm1);
338         masm.jmp(block9);
339 
340         masm.bind(block0);
341         masm.movq(xmm0, new AMD64Address(rsp, 0));
342         masm.movq(xmm1, new AMD64Address(rsp, 0));
343         masm.addl(rax, 16);
<span class="line-modified">344         masm.cmplAndJcc(rax, 32768, ConditionFlag.AboveEqual, block2, false);</span>
<span class="line-modified">345         masm.cmplAndJcc(rax, 16, ConditionFlag.Below, block3, false);</span>


346 
347         masm.bind(block4);
348         masm.addsd(xmm0, xmm0);
349         masm.jmp(block9);
350 
351         masm.bind(block5);
352         masm.jcc(AMD64Assembler.ConditionFlag.Above, block4);
<span class="line-modified">353         masm.cmplAndJcc(rdx, 0, ConditionFlag.Above, block4, false);</span>

354         masm.jmp(block6);
355 
356         masm.bind(block3);
357         masm.xorpd(xmm1, xmm1);
358         masm.addsd(xmm1, xmm0);
359         masm.movdl(rdx, xmm1);
360         masm.psrlq(xmm1, 32);
361         masm.movdl(rcx, xmm1);
362         masm.orl(rdx, rcx);
<span class="line-modified">363         masm.cmplAndJcc(rdx, 0, ConditionFlag.Equal, block7, false);</span>

364         masm.xorpd(xmm1, xmm1);
365         masm.movl(rax, 18416);
366         masm.pinsrw(xmm1, rax, 3);
367         masm.mulsd(xmm0, xmm1);
368         masm.xorpd(xmm2, xmm2);
369         masm.movl(rax, 16368);
370         masm.pinsrw(xmm2, rax, 3);
371         masm.movdqu(xmm1, xmm0);
372         masm.pextrw(rax, xmm0, 3);
373         masm.por(xmm0, xmm2);
374         masm.movl(rcx, 18416);
375         masm.psrlq(xmm0, 27);
376         masm.movdqu(xmm2, recordExternalAddress(crb, log10E));         // 0x00000000, 0x3fdbc000,
377                                                                        // 0xbf2e4108, 0x3f5a7a6c
378         masm.psrld(xmm0, 2);
379         masm.rcpps(xmm0, xmm0);
380         masm.psllq(xmm1, 12);
381         masm.pshufd(xmm6, xmm5, 78);
382         masm.psrlq(xmm1, 12);
383         masm.jmp(block1);
384 
385         masm.bind(block2);
386         masm.movdl(rdx, xmm1);
387         masm.psrlq(xmm1, 32);
388         masm.movdl(rcx, xmm1);
389         masm.addl(rcx, rcx);
<span class="line-modified">390         masm.cmplAndJcc(rcx, -2097152, ConditionFlag.AboveEqual, block5, false);</span>

391         masm.orl(rdx, rcx);
<span class="line-modified">392         masm.cmplAndJcc(rdx, 0, ConditionFlag.Equal, block7, false);</span>

393 
394         masm.bind(block6);
395         masm.xorpd(xmm1, xmm1);
396         masm.xorpd(xmm0, xmm0);
397         masm.movl(rax, 32752);
398         masm.pinsrw(xmm1, rax, 3);
399         masm.mulsd(xmm0, xmm1);
400         masm.movl(new AMD64Address(rsp, 16), 9);
401         masm.jmp(block8);
402 
403         masm.bind(block7);
404         masm.xorpd(xmm1, xmm1);
405         masm.xorpd(xmm0, xmm0);
406         masm.movl(rax, 49136);
407         masm.pinsrw(xmm0, rax, 3);
408         masm.divsd(xmm0, xmm1);
409         masm.movl(new AMD64Address(rsp, 16), 8);
410 
411         masm.bind(block8);
412         masm.movq(new AMD64Address(rsp, 8), xmm0);
</pre>
</td>
</tr>
</table>
<center><a href="AMD64MathExpOp.java.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../../../../index.html" target="_top">index</a> <a href="AMD64MathLogOp.java.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>