set ::env(PROJECT_NAME) priority_encoder
set ::env(DESIGN_TOP) bitscan
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/priority_encoder/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/priority_encoder/rtl/bitscan.v
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) OpenCores_designs
