#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Constrain timing of Switch Block sb_2__3_ for PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Mon Aug 12 15:37:57 2024
#############################################

#############################################
#	Define time unit 
#############################################
set_units -time s

set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[3] -to fpga_top/sb_2__3_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[1] -to fpga_top/sb_2__3_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[34] -to fpga_top/sb_2__3_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[36] -to fpga_top/sb_2__3_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[69] -to fpga_top/sb_2__3_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[0] -to fpga_top/sb_2__3_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[70] -to fpga_top/sb_2__3_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[7] -to fpga_top/sb_2__3_/chany_top_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[33] -to fpga_top/sb_2__3_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[37] -to fpga_top/sb_2__3_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[72] -to fpga_top/sb_2__3_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[102] -to fpga_top/sb_2__3_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[103] -to fpga_top/sb_2__3_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[2] -to fpga_top/sb_2__3_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[68] -to fpga_top/sb_2__3_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[11] -to fpga_top/sb_2__3_/chany_top_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[4] -to fpga_top/sb_2__3_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[66] -to fpga_top/sb_2__3_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[73] -to fpga_top/sb_2__3_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[99] -to fpga_top/sb_2__3_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[101] -to fpga_top/sb_2__3_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[32] -to fpga_top/sb_2__3_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[38] -to fpga_top/sb_2__3_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[15] -to fpga_top/sb_2__3_/chany_top_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[5] -to fpga_top/sb_2__3_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[30] -to fpga_top/sb_2__3_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[40] -to fpga_top/sb_2__3_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[65] -to fpga_top/sb_2__3_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[95] -to fpga_top/sb_2__3_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[74] -to fpga_top/sb_2__3_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[100] -to fpga_top/sb_2__3_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[19] -to fpga_top/sb_2__3_/chany_top_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[29] -to fpga_top/sb_2__3_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[41] -to fpga_top/sb_2__3_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[76] -to fpga_top/sb_2__3_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[91] -to fpga_top/sb_2__3_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[98] -to fpga_top/sb_2__3_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[6] -to fpga_top/sb_2__3_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[64] -to fpga_top/sb_2__3_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[23] -to fpga_top/sb_2__3_/chany_top_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[8] -to fpga_top/sb_2__3_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[62] -to fpga_top/sb_2__3_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[77] -to fpga_top/sb_2__3_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[87] -to fpga_top/sb_2__3_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[97] -to fpga_top/sb_2__3_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[28] -to fpga_top/sb_2__3_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[42] -to fpga_top/sb_2__3_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[27] -to fpga_top/sb_2__3_/chany_top_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[9] -to fpga_top/sb_2__3_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[26] -to fpga_top/sb_2__3_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[44] -to fpga_top/sb_2__3_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[61] -to fpga_top/sb_2__3_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[83] -to fpga_top/sb_2__3_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[78] -to fpga_top/sb_2__3_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[96] -to fpga_top/sb_2__3_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[31] -to fpga_top/sb_2__3_/chany_top_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[25] -to fpga_top/sb_2__3_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[45] -to fpga_top/sb_2__3_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[79] -to fpga_top/sb_2__3_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[80] -to fpga_top/sb_2__3_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[94] -to fpga_top/sb_2__3_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[10] -to fpga_top/sb_2__3_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[60] -to fpga_top/sb_2__3_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[35] -to fpga_top/sb_2__3_/chany_top_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[12] -to fpga_top/sb_2__3_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[58] -to fpga_top/sb_2__3_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[75] -to fpga_top/sb_2__3_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[81] -to fpga_top/sb_2__3_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[93] -to fpga_top/sb_2__3_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[24] -to fpga_top/sb_2__3_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[46] -to fpga_top/sb_2__3_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[39] -to fpga_top/sb_2__3_/chany_top_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[13] -to fpga_top/sb_2__3_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[22] -to fpga_top/sb_2__3_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[48] -to fpga_top/sb_2__3_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[57] -to fpga_top/sb_2__3_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[71] -to fpga_top/sb_2__3_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[82] -to fpga_top/sb_2__3_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[92] -to fpga_top/sb_2__3_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[43] -to fpga_top/sb_2__3_/chany_top_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[21] -to fpga_top/sb_2__3_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[49] -to fpga_top/sb_2__3_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[67] -to fpga_top/sb_2__3_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[84] -to fpga_top/sb_2__3_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[90] -to fpga_top/sb_2__3_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[14] -to fpga_top/sb_2__3_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[56] -to fpga_top/sb_2__3_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[47] -to fpga_top/sb_2__3_/chany_top_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[16] -to fpga_top/sb_2__3_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[54] -to fpga_top/sb_2__3_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[63] -to fpga_top/sb_2__3_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[85] -to fpga_top/sb_2__3_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[89] -to fpga_top/sb_2__3_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[20] -to fpga_top/sb_2__3_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[50] -to fpga_top/sb_2__3_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[51] -to fpga_top/sb_2__3_/chany_top_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[18] -to fpga_top/sb_2__3_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[17] -to fpga_top/sb_2__3_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[53] -to fpga_top/sb_2__3_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[52] -to fpga_top/sb_2__3_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[59] -to fpga_top/sb_2__3_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[86] -to fpga_top/sb_2__3_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[88] -to fpga_top/sb_2__3_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[55] -to fpga_top/sb_2__3_/chany_top_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[17] -to fpga_top/sb_2__3_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[55] -to fpga_top/sb_2__3_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[53] -to fpga_top/sb_2__3_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[86] -to fpga_top/sb_2__3_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[88] -to fpga_top/sb_2__3_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[18] -to fpga_top/sb_2__3_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[52] -to fpga_top/sb_2__3_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[59] -to fpga_top/sb_2__3_/chany_top_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[20] -to fpga_top/sb_2__3_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[50] -to fpga_top/sb_2__3_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[51] -to fpga_top/sb_2__3_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[85] -to fpga_top/sb_2__3_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[89] -to fpga_top/sb_2__3_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[16] -to fpga_top/sb_2__3_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[54] -to fpga_top/sb_2__3_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[63] -to fpga_top/sb_2__3_/chany_top_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[14] -to fpga_top/sb_2__3_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[21] -to fpga_top/sb_2__3_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[47] -to fpga_top/sb_2__3_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[49] -to fpga_top/sb_2__3_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[56] -to fpga_top/sb_2__3_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[84] -to fpga_top/sb_2__3_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[90] -to fpga_top/sb_2__3_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[67] -to fpga_top/sb_2__3_/chany_top_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[13] -to fpga_top/sb_2__3_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[43] -to fpga_top/sb_2__3_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[57] -to fpga_top/sb_2__3_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[82] -to fpga_top/sb_2__3_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[92] -to fpga_top/sb_2__3_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[22] -to fpga_top/sb_2__3_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[48] -to fpga_top/sb_2__3_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[71] -to fpga_top/sb_2__3_/chany_top_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[24] -to fpga_top/sb_2__3_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[39] -to fpga_top/sb_2__3_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[46] -to fpga_top/sb_2__3_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[81] -to fpga_top/sb_2__3_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[93] -to fpga_top/sb_2__3_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[12] -to fpga_top/sb_2__3_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[58] -to fpga_top/sb_2__3_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[75] -to fpga_top/sb_2__3_/chany_top_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[10] -to fpga_top/sb_2__3_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[25] -to fpga_top/sb_2__3_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[35] -to fpga_top/sb_2__3_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[45] -to fpga_top/sb_2__3_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[60] -to fpga_top/sb_2__3_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[80] -to fpga_top/sb_2__3_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[94] -to fpga_top/sb_2__3_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[79] -to fpga_top/sb_2__3_/chany_top_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[9] -to fpga_top/sb_2__3_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[31] -to fpga_top/sb_2__3_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[61] -to fpga_top/sb_2__3_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[78] -to fpga_top/sb_2__3_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[96] -to fpga_top/sb_2__3_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[26] -to fpga_top/sb_2__3_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[44] -to fpga_top/sb_2__3_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[83] -to fpga_top/sb_2__3_/chany_top_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[27] -to fpga_top/sb_2__3_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[28] -to fpga_top/sb_2__3_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[42] -to fpga_top/sb_2__3_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[77] -to fpga_top/sb_2__3_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[97] -to fpga_top/sb_2__3_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[8] -to fpga_top/sb_2__3_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[62] -to fpga_top/sb_2__3_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[87] -to fpga_top/sb_2__3_/chany_top_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[6] -to fpga_top/sb_2__3_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[23] -to fpga_top/sb_2__3_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[29] -to fpga_top/sb_2__3_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[41] -to fpga_top/sb_2__3_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[64] -to fpga_top/sb_2__3_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[76] -to fpga_top/sb_2__3_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[98] -to fpga_top/sb_2__3_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[91] -to fpga_top/sb_2__3_/chany_top_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[5] -to fpga_top/sb_2__3_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[19] -to fpga_top/sb_2__3_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[65] -to fpga_top/sb_2__3_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[74] -to fpga_top/sb_2__3_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[100] -to fpga_top/sb_2__3_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[30] -to fpga_top/sb_2__3_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[40] -to fpga_top/sb_2__3_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[95] -to fpga_top/sb_2__3_/chany_top_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[15] -to fpga_top/sb_2__3_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[32] -to fpga_top/sb_2__3_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[38] -to fpga_top/sb_2__3_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[73] -to fpga_top/sb_2__3_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[101] -to fpga_top/sb_2__3_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[4] -to fpga_top/sb_2__3_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[66] -to fpga_top/sb_2__3_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[99] -to fpga_top/sb_2__3_/chany_top_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[2] -to fpga_top/sb_2__3_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[11] -to fpga_top/sb_2__3_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[33] -to fpga_top/sb_2__3_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[37] -to fpga_top/sb_2__3_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[68] -to fpga_top/sb_2__3_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[72] -to fpga_top/sb_2__3_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[102] -to fpga_top/sb_2__3_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[103] -to fpga_top/sb_2__3_/chany_top_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[1] -to fpga_top/sb_2__3_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[0] -to fpga_top/sb_2__3_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[7] -to fpga_top/sb_2__3_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[70] -to fpga_top/sb_2__3_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[69] -to fpga_top/sb_2__3_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[34] -to fpga_top/sb_2__3_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[36] -to fpga_top/sb_2__3_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[3] -to fpga_top/sb_2__3_/chany_top_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_2_[0] -to fpga_top/sb_2__3_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_10_[0] -to fpga_top/sb_2__3_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_7_[0] -to fpga_top/sb_2__3_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_2__3_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_9_[0] -to fpga_top/sb_2__3_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_6_[0] -to fpga_top/sb_2__3_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_3_0_[0] -to fpga_top/sb_2__3_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[66] -to fpga_top/sb_2__3_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[68] -to fpga_top/sb_2__3_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[99] -to fpga_top/sb_2__3_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[33] -to fpga_top/sb_2__3_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[101] -to fpga_top/sb_2__3_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[32] -to fpga_top/sb_2__3_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[102] -to fpga_top/sb_2__3_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[103] -to fpga_top/sb_2__3_/chanx_right_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_6_[0] -to fpga_top/sb_2__3_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_14_[0] -to fpga_top/sb_2__3_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_11_[0] -to fpga_top/sb_2__3_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_2__3_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_5_[0] -to fpga_top/sb_2__3_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_13_[0] -to fpga_top/sb_2__3_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_10_[0] -to fpga_top/sb_2__3_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_2__3_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_4_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[0] -to fpga_top/sb_2__3_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[30] -to fpga_top/sb_2__3_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[95] -to fpga_top/sb_2__3_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[65] -to fpga_top/sb_2__3_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[69] -to fpga_top/sb_2__3_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[34] -to fpga_top/sb_2__3_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[100] -to fpga_top/sb_2__3_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[3] -to fpga_top/sb_2__3_/chanx_right_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_10_[0] -to fpga_top/sb_2__3_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_18_[0] -to fpga_top/sb_2__3_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_15_[0] -to fpga_top/sb_2__3_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_2__3_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_9_[0] -to fpga_top/sb_2__3_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_17_[0] -to fpga_top/sb_2__3_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_14_[0] -to fpga_top/sb_2__3_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_0_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[36] -to fpga_top/sb_2__3_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[91] -to fpga_top/sb_2__3_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[98] -to fpga_top/sb_2__3_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[1] -to fpga_top/sb_2__3_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[29] -to fpga_top/sb_2__3_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[64] -to fpga_top/sb_2__3_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[70] -to fpga_top/sb_2__3_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[7] -to fpga_top/sb_2__3_/chanx_right_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_14_[0] -to fpga_top/sb_2__3_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_22_[0] -to fpga_top/sb_2__3_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_19_[0] -to fpga_top/sb_2__3_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_2__3_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_13_[0] -to fpga_top/sb_2__3_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_21_[0] -to fpga_top/sb_2__3_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_18_[0] -to fpga_top/sb_2__3_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[62] -to fpga_top/sb_2__3_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[72] -to fpga_top/sb_2__3_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[87] -to fpga_top/sb_2__3_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[37] -to fpga_top/sb_2__3_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[97] -to fpga_top/sb_2__3_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[2] -to fpga_top/sb_2__3_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[28] -to fpga_top/sb_2__3_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[11] -to fpga_top/sb_2__3_/chanx_right_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_18_[0] -to fpga_top/sb_2__3_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_26_[0] -to fpga_top/sb_2__3_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_23_[0] -to fpga_top/sb_2__3_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_2__3_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_17_[0] -to fpga_top/sb_2__3_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_25_[0] -to fpga_top/sb_2__3_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_22_[0] -to fpga_top/sb_2__3_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_4_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[4] -to fpga_top/sb_2__3_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[26] -to fpga_top/sb_2__3_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[83] -to fpga_top/sb_2__3_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[61] -to fpga_top/sb_2__3_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[73] -to fpga_top/sb_2__3_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[38] -to fpga_top/sb_2__3_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[96] -to fpga_top/sb_2__3_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[15] -to fpga_top/sb_2__3_/chanx_right_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_22_[0] -to fpga_top/sb_2__3_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_30_[0] -to fpga_top/sb_2__3_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_27_[0] -to fpga_top/sb_2__3_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_2__3_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_21_[0] -to fpga_top/sb_2__3_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_29_[0] -to fpga_top/sb_2__3_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_26_[0] -to fpga_top/sb_2__3_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[40] -to fpga_top/sb_2__3_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[79] -to fpga_top/sb_2__3_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[94] -to fpga_top/sb_2__3_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[5] -to fpga_top/sb_2__3_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[25] -to fpga_top/sb_2__3_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[60] -to fpga_top/sb_2__3_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[74] -to fpga_top/sb_2__3_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[19] -to fpga_top/sb_2__3_/chanx_right_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_26_[0] -to fpga_top/sb_2__3_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_34_[0] -to fpga_top/sb_2__3_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_31_[0] -to fpga_top/sb_2__3_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_2__3_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_25_[0] -to fpga_top/sb_2__3_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_33_[0] -to fpga_top/sb_2__3_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_30_[0] -to fpga_top/sb_2__3_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_3_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[58] -to fpga_top/sb_2__3_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[75] -to fpga_top/sb_2__3_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[76] -to fpga_top/sb_2__3_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[41] -to fpga_top/sb_2__3_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[93] -to fpga_top/sb_2__3_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[6] -to fpga_top/sb_2__3_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[24] -to fpga_top/sb_2__3_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[23] -to fpga_top/sb_2__3_/chanx_right_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_30_[0] -to fpga_top/sb_2__3_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_3_[0] -to fpga_top/sb_2__3_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_2__3_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_2__3_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_29_[0] -to fpga_top/sb_2__3_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_2_[0] -to fpga_top/sb_2__3_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_34_[0] -to fpga_top/sb_2__3_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_0_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[8] -to fpga_top/sb_2__3_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[22] -to fpga_top/sb_2__3_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[71] -to fpga_top/sb_2__3_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[57] -to fpga_top/sb_2__3_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[77] -to fpga_top/sb_2__3_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[42] -to fpga_top/sb_2__3_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[92] -to fpga_top/sb_2__3_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[27] -to fpga_top/sb_2__3_/chanx_right_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_2_[0] -to fpga_top/sb_2__3_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_34_[0] -to fpga_top/sb_2__3_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_7_[0] -to fpga_top/sb_2__3_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_2__3_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_33_[0] -to fpga_top/sb_2__3_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_6_[0] -to fpga_top/sb_2__3_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_3_0_[0] -to fpga_top/sb_2__3_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[44] -to fpga_top/sb_2__3_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[67] -to fpga_top/sb_2__3_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[90] -to fpga_top/sb_2__3_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[9] -to fpga_top/sb_2__3_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[21] -to fpga_top/sb_2__3_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[56] -to fpga_top/sb_2__3_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[78] -to fpga_top/sb_2__3_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[31] -to fpga_top/sb_2__3_/chanx_right_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_6_[0] -to fpga_top/sb_2__3_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_3_[0] -to fpga_top/sb_2__3_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_11_[0] -to fpga_top/sb_2__3_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_2__3_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_5_[0] -to fpga_top/sb_2__3_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_2_[0] -to fpga_top/sb_2__3_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_10_[0] -to fpga_top/sb_2__3_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_2__3_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_4_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[54] -to fpga_top/sb_2__3_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[63] -to fpga_top/sb_2__3_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[80] -to fpga_top/sb_2__3_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[45] -to fpga_top/sb_2__3_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[89] -to fpga_top/sb_2__3_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[10] -to fpga_top/sb_2__3_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[20] -to fpga_top/sb_2__3_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[35] -to fpga_top/sb_2__3_/chanx_right_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_10_[0] -to fpga_top/sb_2__3_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_7_[0] -to fpga_top/sb_2__3_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_15_[0] -to fpga_top/sb_2__3_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_2__3_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_9_[0] -to fpga_top/sb_2__3_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_6_[0] -to fpga_top/sb_2__3_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_14_[0] -to fpga_top/sb_2__3_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_0_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[12] -to fpga_top/sb_2__3_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[18] -to fpga_top/sb_2__3_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[59] -to fpga_top/sb_2__3_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[53] -to fpga_top/sb_2__3_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[81] -to fpga_top/sb_2__3_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[46] -to fpga_top/sb_2__3_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[88] -to fpga_top/sb_2__3_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[39] -to fpga_top/sb_2__3_/chanx_right_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_14_[0] -to fpga_top/sb_2__3_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_11_[0] -to fpga_top/sb_2__3_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_19_[0] -to fpga_top/sb_2__3_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_2__3_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_13_[0] -to fpga_top/sb_2__3_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_10_[0] -to fpga_top/sb_2__3_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_18_[0] -to fpga_top/sb_2__3_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[48] -to fpga_top/sb_2__3_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[55] -to fpga_top/sb_2__3_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[86] -to fpga_top/sb_2__3_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[13] -to fpga_top/sb_2__3_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[17] -to fpga_top/sb_2__3_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[52] -to fpga_top/sb_2__3_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[82] -to fpga_top/sb_2__3_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[43] -to fpga_top/sb_2__3_/chanx_right_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_18_[0] -to fpga_top/sb_2__3_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_15_[0] -to fpga_top/sb_2__3_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_23_[0] -to fpga_top/sb_2__3_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_2__3_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_17_[0] -to fpga_top/sb_2__3_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_14_[0] -to fpga_top/sb_2__3_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_22_[0] -to fpga_top/sb_2__3_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_4_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[50] -to fpga_top/sb_2__3_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[51] -to fpga_top/sb_2__3_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[84] -to fpga_top/sb_2__3_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[49] -to fpga_top/sb_2__3_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[85] -to fpga_top/sb_2__3_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[14] -to fpga_top/sb_2__3_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[16] -to fpga_top/sb_2__3_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[47] -to fpga_top/sb_2__3_/chanx_right_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_22_[0] -to fpga_top/sb_2__3_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_19_[0] -to fpga_top/sb_2__3_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_27_[0] -to fpga_top/sb_2__3_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_2__3_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_21_[0] -to fpga_top/sb_2__3_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_18_[0] -to fpga_top/sb_2__3_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_26_[0] -to fpga_top/sb_2__3_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[14] -to fpga_top/sb_2__3_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[16] -to fpga_top/sb_2__3_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[47] -to fpga_top/sb_2__3_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[49] -to fpga_top/sb_2__3_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[85] -to fpga_top/sb_2__3_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[50] -to fpga_top/sb_2__3_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[84] -to fpga_top/sb_2__3_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[51] -to fpga_top/sb_2__3_/chanx_right_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_26_[0] -to fpga_top/sb_2__3_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_23_[0] -to fpga_top/sb_2__3_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_31_[0] -to fpga_top/sb_2__3_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_2__3_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_25_[0] -to fpga_top/sb_2__3_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_22_[0] -to fpga_top/sb_2__3_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_30_[0] -to fpga_top/sb_2__3_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_3_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[43] -to fpga_top/sb_2__3_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[52] -to fpga_top/sb_2__3_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[82] -to fpga_top/sb_2__3_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[13] -to fpga_top/sb_2__3_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[17] -to fpga_top/sb_2__3_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[48] -to fpga_top/sb_2__3_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[86] -to fpga_top/sb_2__3_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[55] -to fpga_top/sb_2__3_/chanx_right_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_30_[0] -to fpga_top/sb_2__3_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_27_[0] -to fpga_top/sb_2__3_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_2__3_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_2__3_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_29_[0] -to fpga_top/sb_2__3_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_26_[0] -to fpga_top/sb_2__3_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_34_[0] -to fpga_top/sb_2__3_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_0_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[39] -to fpga_top/sb_2__3_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[46] -to fpga_top/sb_2__3_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[88] -to fpga_top/sb_2__3_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[53] -to fpga_top/sb_2__3_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[81] -to fpga_top/sb_2__3_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[12] -to fpga_top/sb_2__3_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[18] -to fpga_top/sb_2__3_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[59] -to fpga_top/sb_2__3_/chanx_right_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_2_[0] -to fpga_top/sb_2__3_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_34_[0] -to fpga_top/sb_2__3_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_31_[0] -to fpga_top/sb_2__3_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_2__3_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_33_[0] -to fpga_top/sb_2__3_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_30_[0] -to fpga_top/sb_2__3_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_3_0_[0] -to fpga_top/sb_2__3_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[10] -to fpga_top/sb_2__3_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[20] -to fpga_top/sb_2__3_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[35] -to fpga_top/sb_2__3_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[45] -to fpga_top/sb_2__3_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[89] -to fpga_top/sb_2__3_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[54] -to fpga_top/sb_2__3_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[80] -to fpga_top/sb_2__3_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[63] -to fpga_top/sb_2__3_/chanx_right_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_6_[0] -to fpga_top/sb_2__3_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_3_[0] -to fpga_top/sb_2__3_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_2__3_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_2__3_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_5_[0] -to fpga_top/sb_2__3_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_2_[0] -to fpga_top/sb_2__3_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_34_[0] -to fpga_top/sb_2__3_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_2__3_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_4_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[31] -to fpga_top/sb_2__3_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[56] -to fpga_top/sb_2__3_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[78] -to fpga_top/sb_2__3_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[9] -to fpga_top/sb_2__3_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[21] -to fpga_top/sb_2__3_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[44] -to fpga_top/sb_2__3_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[90] -to fpga_top/sb_2__3_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[67] -to fpga_top/sb_2__3_/chanx_right_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_10_[0] -to fpga_top/sb_2__3_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_7_[0] -to fpga_top/sb_2__3_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_2__3_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_2__3_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_9_[0] -to fpga_top/sb_2__3_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_6_[0] -to fpga_top/sb_2__3_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_3_0_[0] -to fpga_top/sb_2__3_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_0_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[27] -to fpga_top/sb_2__3_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[42] -to fpga_top/sb_2__3_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[92] -to fpga_top/sb_2__3_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[57] -to fpga_top/sb_2__3_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[77] -to fpga_top/sb_2__3_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[8] -to fpga_top/sb_2__3_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[22] -to fpga_top/sb_2__3_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[71] -to fpga_top/sb_2__3_/chanx_right_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_14_[0] -to fpga_top/sb_2__3_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_11_[0] -to fpga_top/sb_2__3_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_2__3_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_2__3_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_13_[0] -to fpga_top/sb_2__3_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_10_[0] -to fpga_top/sb_2__3_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_2__3_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[6] -to fpga_top/sb_2__3_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[23] -to fpga_top/sb_2__3_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[24] -to fpga_top/sb_2__3_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[41] -to fpga_top/sb_2__3_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[93] -to fpga_top/sb_2__3_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[58] -to fpga_top/sb_2__3_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[76] -to fpga_top/sb_2__3_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[75] -to fpga_top/sb_2__3_/chanx_right_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_18_[0] -to fpga_top/sb_2__3_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_15_[0] -to fpga_top/sb_2__3_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_2__3_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_2__3_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_17_[0] -to fpga_top/sb_2__3_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_14_[0] -to fpga_top/sb_2__3_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_0_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_4_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[19] -to fpga_top/sb_2__3_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[60] -to fpga_top/sb_2__3_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[74] -to fpga_top/sb_2__3_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[5] -to fpga_top/sb_2__3_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[25] -to fpga_top/sb_2__3_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[40] -to fpga_top/sb_2__3_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[94] -to fpga_top/sb_2__3_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[79] -to fpga_top/sb_2__3_/chanx_right_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_22_[0] -to fpga_top/sb_2__3_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_19_[0] -to fpga_top/sb_2__3_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_2__3_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_2__3_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_21_[0] -to fpga_top/sb_2__3_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_18_[0] -to fpga_top/sb_2__3_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[15] -to fpga_top/sb_2__3_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[38] -to fpga_top/sb_2__3_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[96] -to fpga_top/sb_2__3_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[61] -to fpga_top/sb_2__3_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[73] -to fpga_top/sb_2__3_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[4] -to fpga_top/sb_2__3_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[26] -to fpga_top/sb_2__3_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[83] -to fpga_top/sb_2__3_/chanx_right_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_26_[0] -to fpga_top/sb_2__3_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_23_[0] -to fpga_top/sb_2__3_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_2__3_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_2__3_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_25_[0] -to fpga_top/sb_2__3_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_22_[0] -to fpga_top/sb_2__3_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_4_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_3_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[2] -to fpga_top/sb_2__3_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[11] -to fpga_top/sb_2__3_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[28] -to fpga_top/sb_2__3_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[37] -to fpga_top/sb_2__3_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[97] -to fpga_top/sb_2__3_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[62] -to fpga_top/sb_2__3_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[72] -to fpga_top/sb_2__3_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[87] -to fpga_top/sb_2__3_/chanx_right_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_30_[0] -to fpga_top/sb_2__3_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_27_[0] -to fpga_top/sb_2__3_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_2__3_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_2__3_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_29_[0] -to fpga_top/sb_2__3_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_26_[0] -to fpga_top/sb_2__3_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_0_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[7] -to fpga_top/sb_2__3_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[64] -to fpga_top/sb_2__3_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[70] -to fpga_top/sb_2__3_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[1] -to fpga_top/sb_2__3_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[29] -to fpga_top/sb_2__3_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[36] -to fpga_top/sb_2__3_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[98] -to fpga_top/sb_2__3_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[91] -to fpga_top/sb_2__3_/chanx_right_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_2_[0] -to fpga_top/sb_2__3_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_34_[0] -to fpga_top/sb_2__3_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_31_[0] -to fpga_top/sb_2__3_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_2__3_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_33_[0] -to fpga_top/sb_2__3_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_30_[0] -to fpga_top/sb_2__3_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_3_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[3] -to fpga_top/sb_2__3_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[34] -to fpga_top/sb_2__3_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[100] -to fpga_top/sb_2__3_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[65] -to fpga_top/sb_2__3_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[69] -to fpga_top/sb_2__3_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[0] -to fpga_top/sb_2__3_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[30] -to fpga_top/sb_2__3_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[95] -to fpga_top/sb_2__3_/chanx_right_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_0_6_[0] -to fpga_top/sb_2__3_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_1_3_[0] -to fpga_top/sb_2__3_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_2__3_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_2__3_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_3_5_[0] -to fpga_top/sb_2__3_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_2_[0] -to fpga_top/sb_2__3_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_4_34_[0] -to fpga_top/sb_2__3_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_0_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_4_1_[0] -to fpga_top/sb_2__3_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[32] -to fpga_top/sb_2__3_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[102] -to fpga_top/sb_2__3_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[103] -to fpga_top/sb_2__3_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[33] -to fpga_top/sb_2__3_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[101] -to fpga_top/sb_2__3_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[66] -to fpga_top/sb_2__3_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[68] -to fpga_top/sb_2__3_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[99] -to fpga_top/sb_2__3_/chanx_right_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_1_[0] -to fpga_top/sb_2__3_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_9_[0] -to fpga_top/sb_2__3_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_6_[0] -to fpga_top/sb_2__3_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_2__3_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_8_[0] -to fpga_top/sb_2__3_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_5_[0] -to fpga_top/sb_2__3_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[1] -to fpga_top/sb_2__3_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[7] -to fpga_top/sb_2__3_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[32] -to fpga_top/sb_2__3_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[70] -to fpga_top/sb_2__3_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[101] -to fpga_top/sb_2__3_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[36] -to fpga_top/sb_2__3_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[66] -to fpga_top/sb_2__3_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[99] -to fpga_top/sb_2__3_/chany_bottom_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_5_[0] -to fpga_top/sb_2__3_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_13_[0] -to fpga_top/sb_2__3_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_10_[0] -to fpga_top/sb_2__3_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_2__3_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_4_[0] -to fpga_top/sb_2__3_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_12_[0] -to fpga_top/sb_2__3_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_9_[0] -to fpga_top/sb_2__3_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_4_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[2] -to fpga_top/sb_2__3_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[11] -to fpga_top/sb_2__3_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[37] -to fpga_top/sb_2__3_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[65] -to fpga_top/sb_2__3_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[100] -to fpga_top/sb_2__3_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[30] -to fpga_top/sb_2__3_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[72] -to fpga_top/sb_2__3_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[95] -to fpga_top/sb_2__3_/chany_bottom_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_9_[0] -to fpga_top/sb_2__3_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_17_[0] -to fpga_top/sb_2__3_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_14_[0] -to fpga_top/sb_2__3_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_2__3_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_8_[0] -to fpga_top/sb_2__3_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_16_[0] -to fpga_top/sb_2__3_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_13_[0] -to fpga_top/sb_2__3_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_0_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[15] -to fpga_top/sb_2__3_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[29] -to fpga_top/sb_2__3_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[38] -to fpga_top/sb_2__3_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[64] -to fpga_top/sb_2__3_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[73] -to fpga_top/sb_2__3_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[4] -to fpga_top/sb_2__3_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[98] -to fpga_top/sb_2__3_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[91] -to fpga_top/sb_2__3_/chany_bottom_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_13_[0] -to fpga_top/sb_2__3_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_21_[0] -to fpga_top/sb_2__3_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_18_[0] -to fpga_top/sb_2__3_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_2__3_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_12_[0] -to fpga_top/sb_2__3_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_20_[0] -to fpga_top/sb_2__3_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_17_[0] -to fpga_top/sb_2__3_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[5] -to fpga_top/sb_2__3_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[19] -to fpga_top/sb_2__3_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[28] -to fpga_top/sb_2__3_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[74] -to fpga_top/sb_2__3_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[97] -to fpga_top/sb_2__3_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[40] -to fpga_top/sb_2__3_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[62] -to fpga_top/sb_2__3_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[87] -to fpga_top/sb_2__3_/chany_bottom_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_17_[0] -to fpga_top/sb_2__3_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_25_[0] -to fpga_top/sb_2__3_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_22_[0] -to fpga_top/sb_2__3_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_2__3_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_16_[0] -to fpga_top/sb_2__3_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_24_[0] -to fpga_top/sb_2__3_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_21_[0] -to fpga_top/sb_2__3_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_4_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[6] -to fpga_top/sb_2__3_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[23] -to fpga_top/sb_2__3_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[41] -to fpga_top/sb_2__3_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[61] -to fpga_top/sb_2__3_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[96] -to fpga_top/sb_2__3_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[26] -to fpga_top/sb_2__3_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[76] -to fpga_top/sb_2__3_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[83] -to fpga_top/sb_2__3_/chany_bottom_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_21_[0] -to fpga_top/sb_2__3_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_29_[0] -to fpga_top/sb_2__3_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_26_[0] -to fpga_top/sb_2__3_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_2__3_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_20_[0] -to fpga_top/sb_2__3_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_28_[0] -to fpga_top/sb_2__3_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_25_[0] -to fpga_top/sb_2__3_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[27] -to fpga_top/sb_2__3_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[25] -to fpga_top/sb_2__3_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[42] -to fpga_top/sb_2__3_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[60] -to fpga_top/sb_2__3_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[77] -to fpga_top/sb_2__3_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[8] -to fpga_top/sb_2__3_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[94] -to fpga_top/sb_2__3_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[79] -to fpga_top/sb_2__3_/chany_bottom_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_25_[0] -to fpga_top/sb_2__3_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_33_[0] -to fpga_top/sb_2__3_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_30_[0] -to fpga_top/sb_2__3_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_2__3_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_24_[0] -to fpga_top/sb_2__3_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_32_[0] -to fpga_top/sb_2__3_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_29_[0] -to fpga_top/sb_2__3_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ordy_3_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[9] -to fpga_top/sb_2__3_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[24] -to fpga_top/sb_2__3_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[31] -to fpga_top/sb_2__3_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[78] -to fpga_top/sb_2__3_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[93] -to fpga_top/sb_2__3_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[44] -to fpga_top/sb_2__3_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[58] -to fpga_top/sb_2__3_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[75] -to fpga_top/sb_2__3_/chany_bottom_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_29_[0] -to fpga_top/sb_2__3_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_2_[0] -to fpga_top/sb_2__3_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_34_[0] -to fpga_top/sb_2__3_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_2__3_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_28_[0] -to fpga_top/sb_2__3_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_1_[0] -to fpga_top/sb_2__3_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_33_[0] -to fpga_top/sb_2__3_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_0_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[10] -to fpga_top/sb_2__3_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[35] -to fpga_top/sb_2__3_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[45] -to fpga_top/sb_2__3_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[57] -to fpga_top/sb_2__3_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[92] -to fpga_top/sb_2__3_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[22] -to fpga_top/sb_2__3_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[80] -to fpga_top/sb_2__3_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[71] -to fpga_top/sb_2__3_/chany_bottom_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_1_[0] -to fpga_top/sb_2__3_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_33_[0] -to fpga_top/sb_2__3_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_6_[0] -to fpga_top/sb_2__3_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_2__3_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_32_[0] -to fpga_top/sb_2__3_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_5_[0] -to fpga_top/sb_2__3_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[21] -to fpga_top/sb_2__3_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[39] -to fpga_top/sb_2__3_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[46] -to fpga_top/sb_2__3_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[56] -to fpga_top/sb_2__3_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[81] -to fpga_top/sb_2__3_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[12] -to fpga_top/sb_2__3_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[90] -to fpga_top/sb_2__3_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[67] -to fpga_top/sb_2__3_/chany_bottom_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_5_[0] -to fpga_top/sb_2__3_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_2_[0] -to fpga_top/sb_2__3_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_10_[0] -to fpga_top/sb_2__3_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_2__3_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_4_[0] -to fpga_top/sb_2__3_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_1_[0] -to fpga_top/sb_2__3_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_9_[0] -to fpga_top/sb_2__3_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_4_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[13] -to fpga_top/sb_2__3_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[20] -to fpga_top/sb_2__3_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[43] -to fpga_top/sb_2__3_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[82] -to fpga_top/sb_2__3_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[89] -to fpga_top/sb_2__3_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[48] -to fpga_top/sb_2__3_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[54] -to fpga_top/sb_2__3_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[63] -to fpga_top/sb_2__3_/chany_bottom_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_9_[0] -to fpga_top/sb_2__3_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_6_[0] -to fpga_top/sb_2__3_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_14_[0] -to fpga_top/sb_2__3_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_2__3_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_8_[0] -to fpga_top/sb_2__3_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_5_[0] -to fpga_top/sb_2__3_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_13_[0] -to fpga_top/sb_2__3_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_0_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[14] -to fpga_top/sb_2__3_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[47] -to fpga_top/sb_2__3_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[49] -to fpga_top/sb_2__3_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[53] -to fpga_top/sb_2__3_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[88] -to fpga_top/sb_2__3_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[18] -to fpga_top/sb_2__3_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[84] -to fpga_top/sb_2__3_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[59] -to fpga_top/sb_2__3_/chany_bottom_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_13_[0] -to fpga_top/sb_2__3_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_10_[0] -to fpga_top/sb_2__3_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_18_[0] -to fpga_top/sb_2__3_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_2__3_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_12_[0] -to fpga_top/sb_2__3_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_9_[0] -to fpga_top/sb_2__3_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_17_[0] -to fpga_top/sb_2__3_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[17] -to fpga_top/sb_2__3_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[50] -to fpga_top/sb_2__3_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[51] -to fpga_top/sb_2__3_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[52] -to fpga_top/sb_2__3_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[85] -to fpga_top/sb_2__3_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[16] -to fpga_top/sb_2__3_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[86] -to fpga_top/sb_2__3_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[55] -to fpga_top/sb_2__3_/chany_bottom_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_17_[0] -to fpga_top/sb_2__3_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_14_[0] -to fpga_top/sb_2__3_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_22_[0] -to fpga_top/sb_2__3_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_2__3_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_16_[0] -to fpga_top/sb_2__3_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_13_[0] -to fpga_top/sb_2__3_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_21_[0] -to fpga_top/sb_2__3_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_4_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[17] -to fpga_top/sb_2__3_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[16] -to fpga_top/sb_2__3_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[55] -to fpga_top/sb_2__3_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[86] -to fpga_top/sb_2__3_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[85] -to fpga_top/sb_2__3_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[50] -to fpga_top/sb_2__3_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[52] -to fpga_top/sb_2__3_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[51] -to fpga_top/sb_2__3_/chany_bottom_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_21_[0] -to fpga_top/sb_2__3_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_18_[0] -to fpga_top/sb_2__3_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_26_[0] -to fpga_top/sb_2__3_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_2__3_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_20_[0] -to fpga_top/sb_2__3_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_17_[0] -to fpga_top/sb_2__3_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_25_[0] -to fpga_top/sb_2__3_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[18] -to fpga_top/sb_2__3_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[49] -to fpga_top/sb_2__3_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[53] -to fpga_top/sb_2__3_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[59] -to fpga_top/sb_2__3_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[84] -to fpga_top/sb_2__3_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[14] -to fpga_top/sb_2__3_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[88] -to fpga_top/sb_2__3_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[47] -to fpga_top/sb_2__3_/chany_bottom_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_25_[0] -to fpga_top/sb_2__3_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_22_[0] -to fpga_top/sb_2__3_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_30_[0] -to fpga_top/sb_2__3_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_2__3_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_24_[0] -to fpga_top/sb_2__3_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_21_[0] -to fpga_top/sb_2__3_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_29_[0] -to fpga_top/sb_2__3_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ordy_3_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[13] -to fpga_top/sb_2__3_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[48] -to fpga_top/sb_2__3_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[54] -to fpga_top/sb_2__3_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[63] -to fpga_top/sb_2__3_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[89] -to fpga_top/sb_2__3_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[20] -to fpga_top/sb_2__3_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[82] -to fpga_top/sb_2__3_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[43] -to fpga_top/sb_2__3_/chany_bottom_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_29_[0] -to fpga_top/sb_2__3_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_26_[0] -to fpga_top/sb_2__3_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_34_[0] -to fpga_top/sb_2__3_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_2__3_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_28_[0] -to fpga_top/sb_2__3_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_25_[0] -to fpga_top/sb_2__3_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_33_[0] -to fpga_top/sb_2__3_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_0_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[12] -to fpga_top/sb_2__3_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[21] -to fpga_top/sb_2__3_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[67] -to fpga_top/sb_2__3_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[81] -to fpga_top/sb_2__3_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[90] -to fpga_top/sb_2__3_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[46] -to fpga_top/sb_2__3_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[56] -to fpga_top/sb_2__3_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[39] -to fpga_top/sb_2__3_/chany_bottom_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_1_[0] -to fpga_top/sb_2__3_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_33_[0] -to fpga_top/sb_2__3_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_30_[0] -to fpga_top/sb_2__3_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_2__3_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_32_[0] -to fpga_top/sb_2__3_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_29_[0] -to fpga_top/sb_2__3_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[22] -to fpga_top/sb_2__3_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[45] -to fpga_top/sb_2__3_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[57] -to fpga_top/sb_2__3_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[71] -to fpga_top/sb_2__3_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[80] -to fpga_top/sb_2__3_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[10] -to fpga_top/sb_2__3_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[92] -to fpga_top/sb_2__3_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[35] -to fpga_top/sb_2__3_/chany_bottom_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_5_[0] -to fpga_top/sb_2__3_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_2_[0] -to fpga_top/sb_2__3_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_34_[0] -to fpga_top/sb_2__3_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_2__3_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_4_[0] -to fpga_top/sb_2__3_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_1_[0] -to fpga_top/sb_2__3_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_33_[0] -to fpga_top/sb_2__3_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_4_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[9] -to fpga_top/sb_2__3_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[44] -to fpga_top/sb_2__3_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[58] -to fpga_top/sb_2__3_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[75] -to fpga_top/sb_2__3_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[93] -to fpga_top/sb_2__3_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[24] -to fpga_top/sb_2__3_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[78] -to fpga_top/sb_2__3_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[31] -to fpga_top/sb_2__3_/chany_bottom_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_9_[0] -to fpga_top/sb_2__3_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_6_[0] -to fpga_top/sb_2__3_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_2__3_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_2__3_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_8_[0] -to fpga_top/sb_2__3_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_5_[0] -to fpga_top/sb_2__3_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_0_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[8] -to fpga_top/sb_2__3_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[25] -to fpga_top/sb_2__3_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[79] -to fpga_top/sb_2__3_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[77] -to fpga_top/sb_2__3_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[94] -to fpga_top/sb_2__3_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[42] -to fpga_top/sb_2__3_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[60] -to fpga_top/sb_2__3_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[27] -to fpga_top/sb_2__3_/chany_bottom_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_13_[0] -to fpga_top/sb_2__3_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_10_[0] -to fpga_top/sb_2__3_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_2__3_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_2__3_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_12_[0] -to fpga_top/sb_2__3_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_9_[0] -to fpga_top/sb_2__3_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[26] -to fpga_top/sb_2__3_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[41] -to fpga_top/sb_2__3_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[61] -to fpga_top/sb_2__3_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[76] -to fpga_top/sb_2__3_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[83] -to fpga_top/sb_2__3_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[6] -to fpga_top/sb_2__3_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[96] -to fpga_top/sb_2__3_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[23] -to fpga_top/sb_2__3_/chany_bottom_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_17_[0] -to fpga_top/sb_2__3_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_14_[0] -to fpga_top/sb_2__3_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_2__3_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_2__3_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_16_[0] -to fpga_top/sb_2__3_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_13_[0] -to fpga_top/sb_2__3_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_0_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_4_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[5] -to fpga_top/sb_2__3_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[40] -to fpga_top/sb_2__3_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[62] -to fpga_top/sb_2__3_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[87] -to fpga_top/sb_2__3_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[97] -to fpga_top/sb_2__3_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[28] -to fpga_top/sb_2__3_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[74] -to fpga_top/sb_2__3_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[19] -to fpga_top/sb_2__3_/chany_bottom_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_21_[0] -to fpga_top/sb_2__3_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_18_[0] -to fpga_top/sb_2__3_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_2__3_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_2__3_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_20_[0] -to fpga_top/sb_2__3_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_17_[0] -to fpga_top/sb_2__3_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[4] -to fpga_top/sb_2__3_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[29] -to fpga_top/sb_2__3_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[73] -to fpga_top/sb_2__3_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[91] -to fpga_top/sb_2__3_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[98] -to fpga_top/sb_2__3_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[38] -to fpga_top/sb_2__3_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[64] -to fpga_top/sb_2__3_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[15] -to fpga_top/sb_2__3_/chany_bottom_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_25_[0] -to fpga_top/sb_2__3_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_22_[0] -to fpga_top/sb_2__3_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_2__3_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_2__3_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_24_[0] -to fpga_top/sb_2__3_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_21_[0] -to fpga_top/sb_2__3_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_oack_4_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ordy_3_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[30] -to fpga_top/sb_2__3_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[37] -to fpga_top/sb_2__3_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[65] -to fpga_top/sb_2__3_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[72] -to fpga_top/sb_2__3_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[95] -to fpga_top/sb_2__3_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[2] -to fpga_top/sb_2__3_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[100] -to fpga_top/sb_2__3_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[11] -to fpga_top/sb_2__3_/chany_bottom_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_29_[0] -to fpga_top/sb_2__3_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_26_[0] -to fpga_top/sb_2__3_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_2__3_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_2__3_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_28_[0] -to fpga_top/sb_2__3_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_25_[0] -to fpga_top/sb_2__3_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_0_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[1] -to fpga_top/sb_2__3_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[36] -to fpga_top/sb_2__3_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[66] -to fpga_top/sb_2__3_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[99] -to fpga_top/sb_2__3_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[101] -to fpga_top/sb_2__3_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[32] -to fpga_top/sb_2__3_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[70] -to fpga_top/sb_2__3_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[7] -to fpga_top/sb_2__3_/chany_bottom_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_1_[0] -to fpga_top/sb_2__3_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_33_[0] -to fpga_top/sb_2__3_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_30_[0] -to fpga_top/sb_2__3_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_2__3_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_32_[0] -to fpga_top/sb_2__3_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_29_[0] -to fpga_top/sb_2__3_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_ordy_3_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[0] -to fpga_top/sb_2__3_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[33] -to fpga_top/sb_2__3_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[69] -to fpga_top/sb_2__3_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[102] -to fpga_top/sb_2__3_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[103] -to fpga_top/sb_2__3_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[34] -to fpga_top/sb_2__3_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[68] -to fpga_top/sb_2__3_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[3] -to fpga_top/sb_2__3_/chany_bottom_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_0_5_[0] -to fpga_top/sb_2__3_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_2_[0] -to fpga_top/sb_2__3_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_1_34_[0] -to fpga_top/sb_2__3_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_2__3_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_3_4_[0] -to fpga_top/sb_2__3_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_1_[0] -to fpga_top/sb_2__3_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_odata_4_33_[0] -to fpga_top/sb_2__3_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_0_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_olck_4_0_[0] -to fpga_top/sb_2__3_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[3] -to fpga_top/sb_2__3_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[34] -to fpga_top/sb_2__3_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[33] -to fpga_top/sb_2__3_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[69] -to fpga_top/sb_2__3_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[68] -to fpga_top/sb_2__3_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_left_in[0] -to fpga_top/sb_2__3_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[102] -to fpga_top/sb_2__3_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chanx_right_in[103] -to fpga_top/sb_2__3_/chany_bottom_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[0] -to fpga_top/sb_2__3_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[102] -to fpga_top/sb_2__3_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[103] -to fpga_top/sb_2__3_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[33] -to fpga_top/sb_2__3_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[69] -to fpga_top/sb_2__3_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[34] -to fpga_top/sb_2__3_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[68] -to fpga_top/sb_2__3_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[3] -to fpga_top/sb_2__3_/chanx_left_out[0] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[3] -to fpga_top/sb_2__3_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[34] -to fpga_top/sb_2__3_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[68] -to fpga_top/sb_2__3_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[33] -to fpga_top/sb_2__3_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[69] -to fpga_top/sb_2__3_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[0] -to fpga_top/sb_2__3_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[102] -to fpga_top/sb_2__3_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[103] -to fpga_top/sb_2__3_/chanx_left_out[4] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[7] -to fpga_top/sb_2__3_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[32] -to fpga_top/sb_2__3_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[70] -to fpga_top/sb_2__3_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[1] -to fpga_top/sb_2__3_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[101] -to fpga_top/sb_2__3_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[36] -to fpga_top/sb_2__3_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[66] -to fpga_top/sb_2__3_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[99] -to fpga_top/sb_2__3_/chanx_left_out[8] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[2] -to fpga_top/sb_2__3_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[11] -to fpga_top/sb_2__3_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[100] -to fpga_top/sb_2__3_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[37] -to fpga_top/sb_2__3_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[65] -to fpga_top/sb_2__3_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[30] -to fpga_top/sb_2__3_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[72] -to fpga_top/sb_2__3_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[95] -to fpga_top/sb_2__3_/chanx_left_out[12] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[15] -to fpga_top/sb_2__3_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[38] -to fpga_top/sb_2__3_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[64] -to fpga_top/sb_2__3_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[29] -to fpga_top/sb_2__3_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[73] -to fpga_top/sb_2__3_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[4] -to fpga_top/sb_2__3_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[98] -to fpga_top/sb_2__3_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[91] -to fpga_top/sb_2__3_/chanx_left_out[16] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[19] -to fpga_top/sb_2__3_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[28] -to fpga_top/sb_2__3_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[74] -to fpga_top/sb_2__3_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[5] -to fpga_top/sb_2__3_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[97] -to fpga_top/sb_2__3_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[40] -to fpga_top/sb_2__3_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[62] -to fpga_top/sb_2__3_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[87] -to fpga_top/sb_2__3_/chanx_left_out[20] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[6] -to fpga_top/sb_2__3_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[23] -to fpga_top/sb_2__3_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[96] -to fpga_top/sb_2__3_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[41] -to fpga_top/sb_2__3_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[61] -to fpga_top/sb_2__3_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[26] -to fpga_top/sb_2__3_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[76] -to fpga_top/sb_2__3_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[83] -to fpga_top/sb_2__3_/chanx_left_out[24] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[27] -to fpga_top/sb_2__3_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[42] -to fpga_top/sb_2__3_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[60] -to fpga_top/sb_2__3_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[25] -to fpga_top/sb_2__3_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[77] -to fpga_top/sb_2__3_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[8] -to fpga_top/sb_2__3_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[94] -to fpga_top/sb_2__3_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[79] -to fpga_top/sb_2__3_/chanx_left_out[28] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[24] -to fpga_top/sb_2__3_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[31] -to fpga_top/sb_2__3_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[78] -to fpga_top/sb_2__3_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[9] -to fpga_top/sb_2__3_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[93] -to fpga_top/sb_2__3_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[44] -to fpga_top/sb_2__3_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[58] -to fpga_top/sb_2__3_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[75] -to fpga_top/sb_2__3_/chanx_left_out[32] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[10] -to fpga_top/sb_2__3_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[35] -to fpga_top/sb_2__3_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[92] -to fpga_top/sb_2__3_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[45] -to fpga_top/sb_2__3_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[57] -to fpga_top/sb_2__3_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[22] -to fpga_top/sb_2__3_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[80] -to fpga_top/sb_2__3_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[71] -to fpga_top/sb_2__3_/chanx_left_out[36] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[39] -to fpga_top/sb_2__3_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[46] -to fpga_top/sb_2__3_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[56] -to fpga_top/sb_2__3_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[21] -to fpga_top/sb_2__3_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[81] -to fpga_top/sb_2__3_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[12] -to fpga_top/sb_2__3_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[90] -to fpga_top/sb_2__3_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[67] -to fpga_top/sb_2__3_/chanx_left_out[40] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[20] -to fpga_top/sb_2__3_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[43] -to fpga_top/sb_2__3_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[82] -to fpga_top/sb_2__3_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[13] -to fpga_top/sb_2__3_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[89] -to fpga_top/sb_2__3_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[48] -to fpga_top/sb_2__3_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[54] -to fpga_top/sb_2__3_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[63] -to fpga_top/sb_2__3_/chanx_left_out[44] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[14] -to fpga_top/sb_2__3_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[47] -to fpga_top/sb_2__3_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[88] -to fpga_top/sb_2__3_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[49] -to fpga_top/sb_2__3_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[53] -to fpga_top/sb_2__3_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[18] -to fpga_top/sb_2__3_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[84] -to fpga_top/sb_2__3_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[59] -to fpga_top/sb_2__3_/chanx_left_out[48] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[50] -to fpga_top/sb_2__3_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[51] -to fpga_top/sb_2__3_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[52] -to fpga_top/sb_2__3_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[17] -to fpga_top/sb_2__3_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[85] -to fpga_top/sb_2__3_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[16] -to fpga_top/sb_2__3_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[86] -to fpga_top/sb_2__3_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[55] -to fpga_top/sb_2__3_/chanx_left_out[52] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[16] -to fpga_top/sb_2__3_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[55] -to fpga_top/sb_2__3_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[86] -to fpga_top/sb_2__3_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[17] -to fpga_top/sb_2__3_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[85] -to fpga_top/sb_2__3_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[50] -to fpga_top/sb_2__3_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[52] -to fpga_top/sb_2__3_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[51] -to fpga_top/sb_2__3_/chanx_left_out[56] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[18] -to fpga_top/sb_2__3_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[59] -to fpga_top/sb_2__3_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[84] -to fpga_top/sb_2__3_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[49] -to fpga_top/sb_2__3_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[53] -to fpga_top/sb_2__3_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[14] -to fpga_top/sb_2__3_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[88] -to fpga_top/sb_2__3_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[47] -to fpga_top/sb_2__3_/chanx_left_out[60] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[48] -to fpga_top/sb_2__3_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[54] -to fpga_top/sb_2__3_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[63] -to fpga_top/sb_2__3_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[13] -to fpga_top/sb_2__3_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[89] -to fpga_top/sb_2__3_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[20] -to fpga_top/sb_2__3_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[82] -to fpga_top/sb_2__3_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[43] -to fpga_top/sb_2__3_/chanx_left_out[64] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[12] -to fpga_top/sb_2__3_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[67] -to fpga_top/sb_2__3_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[90] -to fpga_top/sb_2__3_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[21] -to fpga_top/sb_2__3_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[81] -to fpga_top/sb_2__3_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[46] -to fpga_top/sb_2__3_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[56] -to fpga_top/sb_2__3_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[39] -to fpga_top/sb_2__3_/chanx_left_out[68] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[22] -to fpga_top/sb_2__3_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[71] -to fpga_top/sb_2__3_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[80] -to fpga_top/sb_2__3_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[45] -to fpga_top/sb_2__3_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[57] -to fpga_top/sb_2__3_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[10] -to fpga_top/sb_2__3_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[92] -to fpga_top/sb_2__3_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[35] -to fpga_top/sb_2__3_/chanx_left_out[72] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[44] -to fpga_top/sb_2__3_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[58] -to fpga_top/sb_2__3_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[75] -to fpga_top/sb_2__3_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[9] -to fpga_top/sb_2__3_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[93] -to fpga_top/sb_2__3_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[24] -to fpga_top/sb_2__3_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[78] -to fpga_top/sb_2__3_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[31] -to fpga_top/sb_2__3_/chanx_left_out[76] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[8] -to fpga_top/sb_2__3_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[79] -to fpga_top/sb_2__3_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[94] -to fpga_top/sb_2__3_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[25] -to fpga_top/sb_2__3_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[77] -to fpga_top/sb_2__3_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[42] -to fpga_top/sb_2__3_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[60] -to fpga_top/sb_2__3_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[27] -to fpga_top/sb_2__3_/chanx_left_out[80] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[26] -to fpga_top/sb_2__3_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[76] -to fpga_top/sb_2__3_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[83] -to fpga_top/sb_2__3_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[41] -to fpga_top/sb_2__3_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[61] -to fpga_top/sb_2__3_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[6] -to fpga_top/sb_2__3_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[96] -to fpga_top/sb_2__3_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[23] -to fpga_top/sb_2__3_/chanx_left_out[84] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[40] -to fpga_top/sb_2__3_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[62] -to fpga_top/sb_2__3_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[87] -to fpga_top/sb_2__3_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[5] -to fpga_top/sb_2__3_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[97] -to fpga_top/sb_2__3_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[28] -to fpga_top/sb_2__3_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[74] -to fpga_top/sb_2__3_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[19] -to fpga_top/sb_2__3_/chanx_left_out[88] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[4] -to fpga_top/sb_2__3_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[91] -to fpga_top/sb_2__3_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[98] -to fpga_top/sb_2__3_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[29] -to fpga_top/sb_2__3_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[73] -to fpga_top/sb_2__3_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[38] -to fpga_top/sb_2__3_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[64] -to fpga_top/sb_2__3_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[15] -to fpga_top/sb_2__3_/chanx_left_out[92] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[30] -to fpga_top/sb_2__3_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[72] -to fpga_top/sb_2__3_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[95] -to fpga_top/sb_2__3_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[37] -to fpga_top/sb_2__3_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[65] -to fpga_top/sb_2__3_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[2] -to fpga_top/sb_2__3_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[100] -to fpga_top/sb_2__3_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[11] -to fpga_top/sb_2__3_/chanx_left_out[96] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[36] -to fpga_top/sb_2__3_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[66] -to fpga_top/sb_2__3_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[99] -to fpga_top/sb_2__3_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[1] -to fpga_top/sb_2__3_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[101] -to fpga_top/sb_2__3_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_bottom_in[32] -to fpga_top/sb_2__3_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[70] -to fpga_top/sb_2__3_/chanx_left_out[100] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__3_/chany_top_in[7] -to fpga_top/sb_2__3_/chanx_left_out[100] 6.020400151e-11
