Timing Analyzer report for top
Tue Apr 25 21:20:35 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Output Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.5%      ;
;     Processors 3-10        ;   3.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; clk                                                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                          ; { clk }                                                    ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 111.111 ; 9.0 MHz   ; 0.000 ; 55.555 ; 50.00      ; 50        ; 9           ;       ;        ;           ;            ; false    ; clk    ; sys_pll_m0|altpll_component|auto_generated|pll1|inclk[0] ; { sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+-----------+-----------------+--------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                             ; Note ;
+-----------+-----------------+--------------------------------------------------------+------+
; 28.31 MHz ; 28.31 MHz       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 77.77 MHz ; 77.77 MHz       ; clk                                                    ;      ;
+-----------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; clk                                                    ; -5.428 ; -39.930       ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 75.782 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; clk                                                    ; 0.452 ; 0.000         ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; clk                                                    ; 9.780  ; 0.000         ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 55.250 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                     ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                           ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -5.428 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.694      ;
; -5.318 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.584      ;
; -5.282 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.548      ;
; -5.252 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.518      ;
; -5.244 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.510      ;
; -5.206 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.472      ;
; -5.175 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 9.442      ;
; -5.172 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.438      ;
; -5.142 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.408      ;
; -5.136 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.402      ;
; -5.106 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.372      ;
; -5.098 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.364      ;
; -5.068 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.334      ;
; -5.060 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.326      ;
; -5.030 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.296      ;
; -5.029 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 9.296      ;
; -5.026 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.292      ;
; -5.022 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 9.289      ;
; -4.999 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 9.266      ;
; -4.996 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.262      ;
; -4.981 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 9.246      ;
; -4.953 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 9.218      ;
; -4.952 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.218      ;
; -4.922 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.188      ;
; -4.914 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.180      ;
; -4.884 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.150      ;
; -4.883 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 9.150      ;
; -4.876 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 9.143      ;
; -4.857 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 9.122      ;
; -4.853 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 9.120      ;
; -4.850 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 9.115      ;
; -4.846 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 9.113      ;
; -4.835 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 9.100      ;
; -4.807 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 9.072      ;
; -4.806 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.072      ;
; -4.805 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 9.070      ;
; -4.803 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 9.068      ;
; -4.777 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 9.042      ;
; -4.776 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.042      ;
; -4.768 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.034      ;
; -4.761 ; thres_scan:thres_scan_m0|scan_data[4][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 9.028      ;
; -4.742 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 9.007      ;
; -4.738 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 9.004      ;
; -4.733 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.998      ;
; -4.730 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 8.997      ;
; -4.711 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.976      ;
; -4.704 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.969      ;
; -4.700 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 8.967      ;
; -4.689 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.954      ;
; -4.681 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.946      ;
; -4.674 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.939      ;
; -4.661 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.926      ;
; -4.659 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.924      ;
; -4.657 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.922      ;
; -4.631 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.896      ;
; -4.627 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.892      ;
; -4.615 ; thres_scan:thres_scan_m0|scan_data[4][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 8.882      ;
; -4.607 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.102      ; 8.853      ;
; -4.606 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 8.873      ;
; -4.596 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.861      ;
; -4.587 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.852      ;
; -4.585 ; thres_scan:thres_scan_m0|scan_data[4][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 8.852      ;
; -4.584 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 8.851      ;
; -4.566 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.831      ;
; -4.565 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.830      ;
; -4.558 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.823      ;
; -4.557 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.822      ;
; -4.554 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 8.821      ;
; -4.546 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 8.812      ;
; -4.535 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.800      ;
; -4.528 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.793      ;
; -4.517 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.102      ; 8.763      ;
; -4.511 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.776      ;
; -4.481 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.746      ;
; -4.479 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 8.745      ;
; -4.469 ; thres_scan:thres_scan_m0|scan_data[4][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 8.736      ;
; -4.461 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.102      ; 8.707      ;
; -4.460 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 8.727      ;
; -4.450 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.715      ;
; -4.441 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.706      ;
; -4.439 ; thres_scan:thres_scan_m0|scan_data[4][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 8.706      ;
; -4.431 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.102      ; 8.677      ;
; -4.430 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 8.697      ;
; -4.420 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.685      ;
; -4.411 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.676      ;
; -4.400 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 8.666      ;
; -4.371 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.102      ; 8.617      ;
; -4.370 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 8.636      ;
; -4.369 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.122      ; 8.635      ;
; -4.365 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.630      ;
; -4.341 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.102      ; 8.587      ;
; -4.335 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.600      ;
; -4.315 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.102      ; 8.561      ;
; -4.314 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 8.581      ;
; -4.304 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.569      ;
; -4.295 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.560      ;
; -4.285 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.102      ; 8.531      ;
; -4.284 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.123      ; 8.551      ;
; -4.274 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.539      ;
; -4.265 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.121      ; 8.530      ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+---------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 75.782 ; thres_scan:thres_scan_m0|bar_right[5] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.074     ; 35.256     ;
; 75.949 ; thres_scan:thres_scan_m0|bar_left[4]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 35.088     ;
; 76.030 ; thres_scan:thres_scan_m0|bar_left[8]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.094     ; 34.988     ;
; 76.295 ; thres_scan:thres_scan_m0|bar_right[0] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 34.741     ;
; 76.362 ; thres_scan:thres_scan_m0|bar_left[2]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 34.675     ;
; 76.373 ; thres_scan:thres_scan_m0|bar_left[3]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 34.664     ;
; 76.423 ; thres_scan:thres_scan_m0|bar_right[1] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 34.613     ;
; 76.456 ; thres_scan:thres_scan_m0|bar_left[1]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 34.580     ;
; 76.481 ; thres_scan:thres_scan_m0|bar_right[2] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.074     ; 34.557     ;
; 76.504 ; thres_scan:thres_scan_m0|bar_left[5]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 34.533     ;
; 76.504 ; thres_scan:thres_scan_m0|bar_left[0]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 34.532     ;
; 76.608 ; thres_scan:thres_scan_m0|bar_right[3] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 34.428     ;
; 76.617 ; thres_scan:thres_scan_m0|bar_right[7] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.074     ; 34.421     ;
; 76.623 ; thres_scan:thres_scan_m0|bar_right[4] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.074     ; 34.415     ;
; 76.646 ; thres_scan:thres_scan_m0|bar_left[7]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 34.391     ;
; 76.657 ; thres_scan:thres_scan_m0|bar_right[6] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.074     ; 34.381     ;
; 76.688 ; thres_scan:thres_scan_m0|bar_left[6]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 34.349     ;
; 76.793 ; thres_scan:thres_scan_m0|bar_left[9]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 34.244     ;
; 76.889 ; thres_scan:thres_scan_m0|bar_right[8] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.074     ; 34.149     ;
; 77.004 ; thres_scan:thres_scan_m0|bar_right[9] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 34.032     ;
; 78.087 ; thres_scan:thres_scan_m0|bar_right[5] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 32.950     ;
; 78.254 ; thres_scan:thres_scan_m0|bar_left[4]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 32.782     ;
; 78.335 ; thres_scan:thres_scan_m0|bar_left[8]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.095     ; 32.682     ;
; 78.600 ; thres_scan:thres_scan_m0|bar_right[0] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 32.435     ;
; 78.667 ; thres_scan:thres_scan_m0|bar_left[2]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 32.369     ;
; 78.678 ; thres_scan:thres_scan_m0|bar_left[3]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 32.358     ;
; 78.728 ; thres_scan:thres_scan_m0|bar_right[1] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 32.307     ;
; 78.761 ; thres_scan:thres_scan_m0|bar_left[1]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 32.274     ;
; 78.786 ; thres_scan:thres_scan_m0|bar_right[2] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 32.251     ;
; 78.809 ; thres_scan:thres_scan_m0|bar_left[5]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 32.227     ;
; 78.809 ; thres_scan:thres_scan_m0|bar_left[0]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 32.226     ;
; 78.913 ; thres_scan:thres_scan_m0|bar_right[3] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 32.122     ;
; 78.922 ; thres_scan:thres_scan_m0|bar_right[7] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 32.115     ;
; 78.928 ; thres_scan:thres_scan_m0|bar_right[4] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 32.109     ;
; 78.951 ; thres_scan:thres_scan_m0|bar_left[7]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 32.085     ;
; 78.962 ; thres_scan:thres_scan_m0|bar_right[6] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 32.075     ;
; 78.993 ; thres_scan:thres_scan_m0|bar_left[6]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 32.043     ;
; 79.098 ; thres_scan:thres_scan_m0|bar_left[9]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 31.938     ;
; 79.194 ; thres_scan:thres_scan_m0|bar_right[8] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 31.843     ;
; 79.309 ; thres_scan:thres_scan_m0|bar_right[9] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 31.726     ;
; 82.302 ; thres_scan:thres_scan_m0|bar_right[5] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.074     ; 28.736     ;
; 82.469 ; thres_scan:thres_scan_m0|bar_left[4]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 28.568     ;
; 82.550 ; thres_scan:thres_scan_m0|bar_left[8]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.094     ; 28.468     ;
; 82.815 ; thres_scan:thres_scan_m0|bar_right[0] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 28.221     ;
; 82.882 ; thres_scan:thres_scan_m0|bar_left[2]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 28.155     ;
; 82.893 ; thres_scan:thres_scan_m0|bar_left[3]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 28.144     ;
; 82.943 ; thres_scan:thres_scan_m0|bar_right[1] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 28.093     ;
; 82.976 ; thres_scan:thres_scan_m0|bar_left[1]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 28.060     ;
; 83.001 ; thres_scan:thres_scan_m0|bar_right[2] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.074     ; 28.037     ;
; 83.024 ; thres_scan:thres_scan_m0|bar_left[5]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 28.013     ;
; 83.024 ; thres_scan:thres_scan_m0|bar_left[0]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 28.012     ;
; 83.128 ; thres_scan:thres_scan_m0|bar_right[3] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 27.908     ;
; 83.137 ; thres_scan:thres_scan_m0|bar_right[7] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.074     ; 27.901     ;
; 83.143 ; thres_scan:thres_scan_m0|bar_right[4] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.074     ; 27.895     ;
; 83.166 ; thres_scan:thres_scan_m0|bar_left[7]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 27.871     ;
; 83.177 ; thres_scan:thres_scan_m0|bar_right[6] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.074     ; 27.861     ;
; 83.208 ; thres_scan:thres_scan_m0|bar_left[6]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 27.829     ;
; 83.313 ; thres_scan:thres_scan_m0|bar_left[9]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 27.724     ;
; 83.409 ; thres_scan:thres_scan_m0|bar_right[8] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.074     ; 27.629     ;
; 83.524 ; thres_scan:thres_scan_m0|bar_right[9] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 27.512     ;
; 86.655 ; thres_scan:thres_scan_m0|bar_right[5] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 24.381     ;
; 86.822 ; thres_scan:thres_scan_m0|bar_left[4]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 24.213     ;
; 86.903 ; thres_scan:thres_scan_m0|bar_left[8]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.096     ; 24.113     ;
; 87.168 ; thres_scan:thres_scan_m0|bar_right[0] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 23.866     ;
; 87.235 ; thres_scan:thres_scan_m0|bar_left[2]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 23.800     ;
; 87.246 ; thres_scan:thres_scan_m0|bar_left[3]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 23.789     ;
; 87.296 ; thres_scan:thres_scan_m0|bar_right[1] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 23.738     ;
; 87.329 ; thres_scan:thres_scan_m0|bar_left[1]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 23.705     ;
; 87.354 ; thres_scan:thres_scan_m0|bar_right[2] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 23.682     ;
; 87.377 ; thres_scan:thres_scan_m0|bar_left[5]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 23.658     ;
; 87.377 ; thres_scan:thres_scan_m0|bar_left[0]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 23.657     ;
; 87.481 ; thres_scan:thres_scan_m0|bar_right[3] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 23.553     ;
; 87.490 ; thres_scan:thres_scan_m0|bar_right[7] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 23.546     ;
; 87.496 ; thres_scan:thres_scan_m0|bar_right[4] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 23.540     ;
; 87.519 ; thres_scan:thres_scan_m0|bar_left[7]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 23.516     ;
; 87.530 ; thres_scan:thres_scan_m0|bar_right[6] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 23.506     ;
; 87.561 ; thres_scan:thres_scan_m0|bar_left[6]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 23.474     ;
; 87.666 ; thres_scan:thres_scan_m0|bar_left[9]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 23.369     ;
; 87.762 ; thres_scan:thres_scan_m0|bar_right[8] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 23.274     ;
; 87.877 ; thres_scan:thres_scan_m0|bar_right[9] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.078     ; 23.157     ;
; 90.386 ; thres_scan:thres_scan_m0|bar_right[5] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.074     ; 20.652     ;
; 90.553 ; thres_scan:thres_scan_m0|bar_left[4]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 20.484     ;
; 90.634 ; thres_scan:thres_scan_m0|bar_left[8]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.094     ; 20.384     ;
; 90.899 ; thres_scan:thres_scan_m0|bar_right[0] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 20.137     ;
; 90.966 ; thres_scan:thres_scan_m0|bar_left[2]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 20.071     ;
; 90.977 ; thres_scan:thres_scan_m0|bar_left[3]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 20.060     ;
; 91.027 ; thres_scan:thres_scan_m0|bar_right[1] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 20.009     ;
; 91.060 ; thres_scan:thres_scan_m0|bar_left[1]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 19.976     ;
; 91.085 ; thres_scan:thres_scan_m0|bar_right[2] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.074     ; 19.953     ;
; 91.108 ; thres_scan:thres_scan_m0|bar_left[5]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 19.929     ;
; 91.108 ; thres_scan:thres_scan_m0|bar_left[0]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 19.928     ;
; 91.212 ; thres_scan:thres_scan_m0|bar_right[3] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 19.824     ;
; 91.221 ; thres_scan:thres_scan_m0|bar_right[7] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.074     ; 19.817     ;
; 91.227 ; thres_scan:thres_scan_m0|bar_right[4] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.074     ; 19.811     ;
; 91.250 ; thres_scan:thres_scan_m0|bar_left[7]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 19.787     ;
; 91.261 ; thres_scan:thres_scan_m0|bar_right[6] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.074     ; 19.777     ;
; 91.292 ; thres_scan:thres_scan_m0|bar_left[6]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 19.745     ;
; 91.397 ; thres_scan:thres_scan_m0|bar_left[9]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.075     ; 19.640     ;
; 91.493 ; thres_scan:thres_scan_m0|bar_right[8] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.074     ; 19.545     ;
; 91.608 ; thres_scan:thres_scan_m0|bar_right[9] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 19.428     ;
+--------+---------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                          ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_top:uart_top_m0|send_cnt[4]                    ; uart_top:uart_top_m0|send_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|send_en                        ; uart_top:uart_top_m0|send_en                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|send_cnt[2]                    ; uart_top:uart_top_m0|send_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|state.WAIT                     ; uart_top:uart_top_m0|state.WAIT                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.491 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.784      ;
; 0.503 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.796      ;
; 0.516 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20]    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.810      ;
; 0.525 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.818      ;
; 0.527 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.557 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.850      ;
; 0.561 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.854      ;
; 0.743 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15]    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13]    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11]    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12]    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10]    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14]    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16]    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19]    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17]    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.040      ;
; 0.748 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18]    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.042      ;
; 0.752 ; uart_top:uart_top_m0|send_cnt[5]                    ; uart_top:uart_top_m0|send_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.046      ;
; 0.755 ; uart_top:uart_top_m0|send_cnt[6]                    ; uart_top:uart_top_m0|send_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.049      ;
; 0.756 ; uart_top:uart_top_m0|send_cnt[7]                    ; uart_top:uart_top_m0|send_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.050      ;
; 0.759 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[15]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; uart_top:uart_top_m0|wait_cnt[19]                   ; uart_top:uart_top_m0|wait_cnt[19]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; uart_top:uart_top_m0|wait_cnt[13]                   ; uart_top:uart_top_m0|wait_cnt[13]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; uart_top:uart_top_m0|wait_cnt[11]                   ; uart_top:uart_top_m0|wait_cnt[11]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; uart_top:uart_top_m0|wait_cnt[27]                   ; uart_top:uart_top_m0|wait_cnt[27]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[29]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_top:uart_top_m0|wait_cnt[21]                   ; uart_top:uart_top_m0|wait_cnt[21]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_top:uart_top_m0|wait_cnt[17]                   ; uart_top:uart_top_m0|wait_cnt[17]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[31]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[16]                   ; uart_top:uart_top_m0|wait_cnt[16]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[9]                    ; uart_top:uart_top_m0|wait_cnt[9]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[6]                    ; uart_top:uart_top_m0|wait_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[2]                    ; uart_top:uart_top_m0|wait_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[25]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[23]                   ; uart_top:uart_top_m0|wait_cnt[23]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[22]                   ; uart_top:uart_top_m0|wait_cnt[22]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[18]                   ; uart_top:uart_top_m0|wait_cnt[18]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[14]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[12]                   ; uart_top:uart_top_m0|wait_cnt[12]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[30]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; uart_top:uart_top_m0|wait_cnt[20]                   ; uart_top:uart_top_m0|wait_cnt[20]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[10]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[8]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; uart_top:uart_top_m0|wait_cnt[28]                   ; uart_top:uart_top_m0|wait_cnt[28]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; uart_top:uart_top_m0|wait_cnt[26]                   ; uart_top:uart_top_m0|wait_cnt[26]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; uart_top:uart_top_m0|wait_cnt[24]                   ; uart_top:uart_top_m0|wait_cnt[24]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.775 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.068      ;
; 0.776 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.070      ;
; 0.776 ; uart_top:uart_top_m0|send_cnt[3]                    ; uart_top:uart_top_m0|send_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.070      ;
; 0.786 ; uart_top:uart_top_m0|wait_cnt[0]                    ; uart_top:uart_top_m0|wait_cnt[0]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.079      ;
; 0.797 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.090      ;
; 0.800 ; uart_top:uart_top_m0|send_cnt[0]                    ; uart_top:uart_top_m0|send_cnt[0]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.094      ;
; 0.800 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.093      ;
; 0.864 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.157      ;
; 0.955 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.248      ;
; 0.956 ; uart_top:uart_top_m0|send_cnt[0]                    ; uart_top:uart_top_m0|send_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.250      ;
; 0.956 ; uart_top:uart_top_m0|send_cnt[0]                    ; uart_top:uart_top_m0|send_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.250      ;
; 0.969 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.262      ;
; 0.990 ; uart_top:uart_top_m0|send_data[1]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[1] ; clk          ; clk         ; 0.000        ; 0.089      ; 1.291      ;
; 0.990 ; uart_top:uart_top_m0|send_data[2]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[2] ; clk          ; clk         ; 0.000        ; 0.089      ; 1.291      ;
; 1.019 ; uart_top:uart_top_m0|send_data[6]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[6] ; clk          ; clk         ; 0.000        ; 0.089      ; 1.320      ;
; 1.020 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.313      ;
; 1.045 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.339      ;
; 1.052 ; uart_top:uart_top_m0|send_data[5]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[5] ; clk          ; clk         ; 0.000        ; 0.089      ; 1.353      ;
; 1.097 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12]    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.391      ;
; 1.098 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14]    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.392      ;
; 1.098 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16]    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.392      ;
; 1.098 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.392      ;
; 1.099 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.393      ;
; 1.100 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20]    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.394      ;
; 1.100 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18]    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.394      ;
; 1.106 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13]    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.400      ;
; 1.106 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11]    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.400      ;
; 1.107 ; uart_top:uart_top_m0|send_cnt[5]                    ; uart_top:uart_top_m0|send_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.401      ;
; 1.107 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15]    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.401      ;
; 1.107 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17]    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.401      ;
; 1.109 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19]    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.403      ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                    ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.453 ; thres_scan:thres_scan_m0|bar_data[50]     ; thres_scan:thres_scan_m0|bar_data[50]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[44]     ; thres_scan:thres_scan_m0|bar_data[44]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[57]     ; thres_scan:thres_scan_m0|bar_data[57]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[62]     ; thres_scan:thres_scan_m0|bar_data[62]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rgb_timing:rgb_timing_m0|v_active         ; rgb_timing:rgb_timing_m0|v_active                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rgb_timing:rgb_timing_m0|h_active         ; rgb_timing:rgb_timing_m0|h_active                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rgb_timing:rgb_timing_m0|rgb_vs           ; rgb_timing:rgb_timing_m0|rgb_vs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rgb_timing:rgb_timing_m0|rgb_hs           ; rgb_timing:rgb_timing_m0|rgb_hs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[87]     ; thres_scan:thres_scan_m0|bar_data[87]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|scan_en          ; thres_scan:thres_scan_m0|scan_en                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[3]      ; thres_scan:thres_scan_m0|bar_data[3]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.703 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a13~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.439      ;
; 0.745 ; rgb_timing:rgb_timing_m0|v_cnt[11]        ; rgb_timing:rgb_timing_m0|v_cnt[11]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; rgb_timing:rgb_timing_m0|h_cnt[10]        ; rgb_timing:rgb_timing_m0|h_cnt[10]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; rgb_timing:rgb_timing_m0|h_cnt[11]        ; rgb_timing:rgb_timing_m0|h_cnt[11]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; rgb_timing:rgb_timing_m0|v_cnt[9]         ; rgb_timing:rgb_timing_m0|rgb_y[9]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; rgb_timing:rgb_timing_m0|v_cnt[10]        ; rgb_timing:rgb_timing_m0|v_cnt[10]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.756 ; rgb_timing:rgb_timing_m0|v_cnt[3]         ; rgb_timing:rgb_timing_m0|rgb_vs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.763 ; thres_scan:thres_scan_m0|bar_bit_witdh[1] ; thres_scan:thres_scan_m0|bar_bit_witdh[1]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; rgb_timing:rgb_timing_m0|h_cnt[1]         ; rgb_timing:rgb_timing_m0|h_cnt[1]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; rgb_timing:rgb_timing_m0|h_cnt[5]         ; rgb_timing:rgb_timing_m0|h_cnt[5]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; thres_scan:thres_scan_m0|bar_bit_witdh[3] ; thres_scan:thres_scan_m0|bar_bit_witdh[3]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; thres_scan:thres_scan_m0|bar_bit_witdh[5] ; thres_scan:thres_scan_m0|bar_bit_witdh[5]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; rgb_timing:rgb_timing_m0|h_cnt[6]         ; rgb_timing:rgb_timing_m0|h_cnt[6]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; rgb_timing:rgb_timing_m0|h_cnt[4]         ; rgb_timing:rgb_timing_m0|h_cnt[4]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; thres_scan:thres_scan_m0|bar_bit_witdh[2] ; thres_scan:thres_scan_m0|bar_bit_witdh[2]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; thres_scan:thres_scan_m0|bar_bit_witdh[4] ; thres_scan:thres_scan_m0|bar_bit_witdh[4]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.768 ; thres_scan:thres_scan_m0|bar_bit_witdh[6] ; thres_scan:thres_scan_m0|bar_bit_witdh[6]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.060      ;
; 0.770 ; rgb_timing:rgb_timing_m0|v_cnt[9]         ; rgb_timing:rgb_timing_m0|v_cnt[9]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; rgb_timing:rgb_timing_m0|v_cnt[7]         ; rgb_timing:rgb_timing_m0|v_cnt[7]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; rgb_timing:rgb_timing_m0|h_cnt[8]         ; rgb_timing:rgb_timing_m0|h_cnt[8]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; rgb_timing:rgb_timing_m0|h_cnt[7]         ; rgb_timing:rgb_timing_m0|h_cnt[7]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.774 ; rgb_timing:rgb_timing_m0|v_cnt[6]         ; rgb_timing:rgb_timing_m0|v_cnt[6]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.787 ; rgb_timing:rgb_timing_m0|v_cnt[0]         ; rgb_timing:rgb_timing_m0|v_cnt[0]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.797 ; rgb_timing:rgb_timing_m0|rgb_x[1]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a11~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.551      ;
; 0.806 ; thres_scan:thres_scan_m0|bar_bit_witdh[0] ; thres_scan:thres_scan_m0|bar_bit_witdh[0]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.098      ;
; 0.898 ; rgb_timing:rgb_timing_m0|h_cnt[2]         ; rgb_timing:rgb_timing_m0|rgb_hs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.191      ;
; 0.905 ; thres_scan:thres_scan_m0|bar_data[42]     ; thres_scan:thres_scan_m0|bar_data[42]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.198      ;
; 0.906 ; thres_scan:thres_scan_m0|bar_data[7]      ; thres_scan:thres_scan_m0|bar_data[7]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.199      ;
; 0.908 ; thres_scan:thres_scan_m0|bar_data[4]      ; thres_scan:thres_scan_m0|bar_data[4]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.201      ;
; 0.908 ; thres_scan:thres_scan_m0|bar_data[15]     ; thres_scan:thres_scan_m0|bar_data[15]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.201      ;
; 0.909 ; thres_scan:thres_scan_m0|bar_data[81]     ; thres_scan:thres_scan_m0|bar_data[81]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.202      ;
; 0.909 ; thres_scan:thres_scan_m0|bar_data[8]      ; thres_scan:thres_scan_m0|bar_data[8]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.202      ;
; 0.923 ; thres_scan:thres_scan_m0|bar_data[17]     ; thres_scan:thres_scan_m0|bar_data[17]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.216      ;
; 0.924 ; thres_scan:thres_scan_m0|bar_data[35]     ; thres_scan:thres_scan_m0|bar_data[35]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.218      ;
; 0.926 ; thres_scan:thres_scan_m0|bar_data[16]     ; thres_scan:thres_scan_m0|bar_data[16]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.219      ;
; 0.927 ; thres_scan:thres_scan_m0|bar_data[66]     ; thres_scan:thres_scan_m0|bar_data[66]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.219      ;
; 0.929 ; thres_scan:thres_scan_m0|bar_data[77]     ; thres_scan:thres_scan_m0|bar_data[77]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.222      ;
; 0.940 ; rgb_timing:rgb_timing_m0|v_cnt[1]         ; rgb_timing:rgb_timing_m0|rgb_y[1]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.232      ;
; 0.958 ; rgb_timing:rgb_timing_m0|v_cnt[5]         ; rgb_timing:rgb_timing_m0|v_cnt[5]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.251      ;
; 0.962 ; rgb_timing:rgb_timing_m0|rgb_x[1]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.704      ;
; 0.965 ; rgb_timing:rgb_timing_m0|v_cnt[6]         ; rgb_timing:rgb_timing_m0|rgb_y[6]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.257      ;
; 0.994 ; rgb_timing:rgb_timing_m0|v_cnt[5]         ; rgb_timing:rgb_timing_m0|rgb_y[5]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.286      ;
; 0.996 ; rgb_timing:rgb_timing_m0|rgb_x[1]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.732      ;
; 0.997 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a9~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.732      ;
; 1.002 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.738      ;
; 1.003 ; rgb_timing:rgb_timing_m0|rgb_x[3]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.745      ;
; 1.004 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.745      ;
; 1.007 ; rgb_timing:rgb_timing_m0|v_cnt[3]         ; rgb_timing:rgb_timing_m0|rgb_y[3]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.299      ;
; 1.010 ; rgb_timing:rgb_timing_m0|v_cnt[7]         ; rgb_timing:rgb_timing_m0|rgb_y[7]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.302      ;
; 1.014 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a6~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.749      ;
; 1.020 ; rgb_timing:rgb_timing_m0|rgb_x[1]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a9~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.755      ;
; 1.022 ; rgb_timing:rgb_timing_m0|rgb_x[3]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.758      ;
; 1.040 ; rgb_timing:rgb_timing_m0|rgb_x[2]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.782      ;
; 1.043 ; thres_scan:thres_scan_m0|bar_data[58]     ; thres_scan:thres_scan_m0|bar_data[58]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.337      ;
; 1.044 ; rgb_timing:rgb_timing_m0|rgb_x[6]         ; thres_scan:thres_scan_m0|bar_left[6]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.338      ;
; 1.045 ; thres_scan:thres_scan_m0|bar_data[85]     ; thres_scan:thres_scan_m0|bar_data[85]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.338      ;
; 1.047 ; thres_scan:thres_scan_m0|bar_data[19]     ; thres_scan:thres_scan_m0|bar_data[19]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.340      ;
; 1.048 ; thres_scan:thres_scan_m0|bar_data[71]     ; thres_scan:thres_scan_m0|bar_data[71]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.340      ;
; 1.048 ; thres_scan:thres_scan_m0|bar_data[26]     ; thres_scan:thres_scan_m0|bar_data[26]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.341      ;
; 1.055 ; rgb_timing:rgb_timing_m0|h_cnt[9]         ; rgb_timing:rgb_timing_m0|rgb_x[9]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.341      ;
; 1.056 ; rgb_timing:rgb_timing_m0|rgb_x[4]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.798      ;
; 1.063 ; thres_scan:thres_scan_m0|bar_data[22]     ; thres_scan:thres_scan_m0|bar_data[22]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.357      ;
; 1.064 ; thres_scan:thres_scan_m0|bar_data[31]     ; thres_scan:thres_scan_m0|bar_data[31]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.358      ;
; 1.065 ; thres_scan:thres_scan_m0|bar_data[61]     ; thres_scan:thres_scan_m0|bar_data[61]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.358      ;
; 1.066 ; rgb_timing:rgb_timing_m0|rgb_x[7]         ; thres_scan:thres_scan_m0|bar_left[7]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.360      ;
; 1.069 ; thres_scan:thres_scan_m0|bar_data[14]     ; thres_scan:thres_scan_m0|bar_data[14]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.362      ;
; 1.070 ; thres_scan:thres_scan_m0|bar_data[76]     ; thres_scan:thres_scan_m0|bar_data[76]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.363      ;
; 1.077 ; rgb_timing:rgb_timing_m0|v_cnt[1]         ; rgb_timing:rgb_timing_m0|rgb_vs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.369      ;
; 1.079 ; rgb_timing:rgb_timing_m0|rgb_x[5]         ; thres_scan:thres_scan_m0|bar_right[5]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.372      ;
; 1.084 ; rgb_timing:rgb_timing_m0|rgb_x[3]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a9~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.819      ;
; 1.087 ; rgb_timing:rgb_timing_m0|v_cnt[1]         ; rgb_timing:rgb_timing_m0|rgb_y[2]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.379      ;
; 1.106 ; rgb_timing:rgb_timing_m0|h_cnt[10]        ; rgb_timing:rgb_timing_m0|h_cnt[11]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.399      ;
; 1.108 ; rgb_timing:rgb_timing_m0|v_cnt[10]        ; rgb_timing:rgb_timing_m0|v_cnt[11]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.115 ; rgb_timing:rgb_timing_m0|rgb_x[8]         ; thres_scan:thres_scan_m0|bar_right[8]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.408      ;
; 1.118 ; rgb_timing:rgb_timing_m0|h_cnt[5]         ; rgb_timing:rgb_timing_m0|h_cnt[6]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; rgb_timing:rgb_timing_m0|h_cnt[3]         ; rgb_timing:rgb_timing_m0|h_cnt[4]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; thres_scan:thres_scan_m0|bar_bit_witdh[1] ; thres_scan:thres_scan_m0|bar_bit_witdh[2]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; thres_scan:thres_scan_m0|bar_bit_witdh[3] ; thres_scan:thres_scan_m0|bar_bit_witdh[4]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; thres_scan:thres_scan_m0|bar_bit_witdh[5] ; thres_scan:thres_scan_m0|bar_bit_witdh[6]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.120 ; rgb_timing:rgb_timing_m0|h_cnt[9]         ; rgb_timing:rgb_timing_m0|h_cnt[10]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.413      ;
; 1.121 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.863      ;
; 1.125 ; rgb_timing:rgb_timing_m0|v_cnt[9]         ; rgb_timing:rgb_timing_m0|v_cnt[10]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; rgb_timing:rgb_timing_m0|h_cnt[7]         ; rgb_timing:rgb_timing_m0|h_cnt[8]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; rgb_timing:rgb_timing_m0|h_cnt[0]         ; rgb_timing:rgb_timing_m0|h_cnt[1]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; rgb_timing:rgb_timing_m0|h_cnt[6]         ; rgb_timing:rgb_timing_m0|h_cnt[7]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; rgb_timing:rgb_timing_m0|h_cnt[4]         ; rgb_timing:rgb_timing_m0|h_cnt[5]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.128 ; thres_scan:thres_scan_m0|bar_bit_witdh[2] ; thres_scan:thres_scan_m0|bar_bit_witdh[3]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; thres_scan:thres_scan_m0|bar_bit_witdh[4] ; thres_scan:thres_scan_m0|bar_bit_witdh[5]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+-----------+-----------------+--------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                             ; Note ;
+-----------+-----------------+--------------------------------------------------------+------+
; 30.94 MHz ; 30.94 MHz       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 82.52 MHz ; 82.52 MHz       ; clk                                                    ;      ;
+-----------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; clk                                                    ; -5.166 ; -38.157       ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 78.793 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; clk                                                    ; 0.401 ; 0.000         ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; clk                                                    ; 9.771  ; 0.000         ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 55.226 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                      ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                           ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -5.166 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 9.149      ;
; -5.040 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 9.023      ;
; -5.025 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 9.008      ;
; -5.001 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.984      ;
; -4.973 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.956      ;
; -4.929 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.912      ;
; -4.914 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.897      ;
; -4.899 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.882      ;
; -4.889 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.874      ;
; -4.875 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.858      ;
; -4.860 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.843      ;
; -4.847 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.830      ;
; -4.808 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.791      ;
; -4.803 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.786      ;
; -4.773 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.756      ;
; -4.764 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.747      ;
; -4.763 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.748      ;
; -4.734 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.717      ;
; -4.729 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.714      ;
; -4.724 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.709      ;
; -4.721 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.704      ;
; -4.698 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.682      ;
; -4.682 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.665      ;
; -4.677 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.660      ;
; -4.670 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.654      ;
; -4.638 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.621      ;
; -4.637 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.622      ;
; -4.626 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.608      ;
; -4.603 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.588      ;
; -4.600 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.582      ;
; -4.598 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.583      ;
; -4.595 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.578      ;
; -4.572 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.556      ;
; -4.564 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.549      ;
; -4.556 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.539      ;
; -4.551 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.534      ;
; -4.549 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.531      ;
; -4.544 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.528      ;
; -4.533 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.517      ;
; -4.512 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.495      ;
; -4.505 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.489      ;
; -4.500 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.482      ;
; -4.496 ; thres_scan:thres_scan_m0|scan_data[4][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.481      ;
; -4.477 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.461      ;
; -4.477 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.462      ;
; -4.474 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.456      ;
; -4.461 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.443      ;
; -4.448 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.432      ;
; -4.446 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.430      ;
; -4.438 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.423      ;
; -4.435 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.417      ;
; -4.423 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.405      ;
; -4.418 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.402      ;
; -4.407 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.391      ;
; -4.384 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.366      ;
; -4.379 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.363      ;
; -4.374 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.356      ;
; -4.370 ; thres_scan:thres_scan_m0|scan_data[4][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.355      ;
; -4.351 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.335      ;
; -4.351 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.336      ;
; -4.348 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.330      ;
; -4.336 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.303      ;
; -4.335 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.317      ;
; -4.334 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.319      ;
; -4.334 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.317      ;
; -4.331 ; thres_scan:thres_scan_m0|scan_data[4][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.316      ;
; -4.322 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.306      ;
; -4.312 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.296      ;
; -4.312 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.297      ;
; -4.309 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.291      ;
; -4.297 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.279      ;
; -4.283 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.267      ;
; -4.281 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.248      ;
; -4.267 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.252      ;
; -4.258 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.240      ;
; -4.244 ; thres_scan:thres_scan_m0|scan_data[4][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.229      ;
; -4.225 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.209      ;
; -4.210 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.177      ;
; -4.208 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.193      ;
; -4.205 ; thres_scan:thres_scan_m0|scan_data[4][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.190      ;
; -4.196 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.180      ;
; -4.193 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.176      ;
; -4.186 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.170      ;
; -4.171 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.153      ;
; -4.171 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.138      ;
; -4.169 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.154      ;
; -4.157 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.141      ;
; -4.155 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.122      ;
; -4.141 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.126      ;
; -4.132 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.114      ;
; -4.116 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.083      ;
; -4.102 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.087      ;
; -4.099 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.083      ;
; -4.084 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.051      ;
; -4.082 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.067      ;
; -4.070 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.054      ;
; -4.060 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.044      ;
; -4.057 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.042      ;
; -4.045 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.012      ;
; -4.043 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.840      ; 8.028      ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+--------+---------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 78.793 ; thres_scan:thres_scan_m0|bar_right[5] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.064     ; 32.256     ;
; 78.813 ; thres_scan:thres_scan_m0|bar_left[4]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.065     ; 32.235     ;
; 78.864 ; thres_scan:thres_scan_m0|bar_left[8]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.083     ; 32.166     ;
; 79.228 ; thres_scan:thres_scan_m0|bar_left[2]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.065     ; 31.820     ;
; 79.239 ; thres_scan:thres_scan_m0|bar_left[3]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.065     ; 31.809     ;
; 79.255 ; thres_scan:thres_scan_m0|bar_right[0] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.066     ; 31.792     ;
; 79.339 ; thres_scan:thres_scan_m0|bar_left[1]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.066     ; 31.708     ;
; 79.355 ; thres_scan:thres_scan_m0|bar_left[5]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.065     ; 31.693     ;
; 79.374 ; thres_scan:thres_scan_m0|bar_right[1] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.066     ; 31.673     ;
; 79.380 ; thres_scan:thres_scan_m0|bar_left[0]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.066     ; 31.667     ;
; 79.421 ; thres_scan:thres_scan_m0|bar_right[2] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.064     ; 31.628     ;
; 79.474 ; thres_scan:thres_scan_m0|bar_left[7]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.065     ; 31.574     ;
; 79.510 ; thres_scan:thres_scan_m0|bar_left[6]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.065     ; 31.538     ;
; 79.529 ; thres_scan:thres_scan_m0|bar_right[7] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.064     ; 31.520     ;
; 79.532 ; thres_scan:thres_scan_m0|bar_right[3] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.066     ; 31.515     ;
; 79.543 ; thres_scan:thres_scan_m0|bar_right[4] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.064     ; 31.506     ;
; 79.567 ; thres_scan:thres_scan_m0|bar_right[6] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.064     ; 31.482     ;
; 79.598 ; thres_scan:thres_scan_m0|bar_left[9]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.065     ; 31.450     ;
; 79.773 ; thres_scan:thres_scan_m0|bar_right[8] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.064     ; 31.276     ;
; 79.876 ; thres_scan:thres_scan_m0|bar_right[9] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.066     ; 31.171     ;
; 80.903 ; thres_scan:thres_scan_m0|bar_right[5] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 30.141     ;
; 80.923 ; thres_scan:thres_scan_m0|bar_left[4]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 30.120     ;
; 80.974 ; thres_scan:thres_scan_m0|bar_left[8]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.088     ; 30.051     ;
; 81.338 ; thres_scan:thres_scan_m0|bar_left[2]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 29.705     ;
; 81.349 ; thres_scan:thres_scan_m0|bar_left[3]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 29.694     ;
; 81.365 ; thres_scan:thres_scan_m0|bar_right[0] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 29.677     ;
; 81.449 ; thres_scan:thres_scan_m0|bar_left[1]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 29.593     ;
; 81.465 ; thres_scan:thres_scan_m0|bar_left[5]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 29.578     ;
; 81.484 ; thres_scan:thres_scan_m0|bar_right[1] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 29.558     ;
; 81.490 ; thres_scan:thres_scan_m0|bar_left[0]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 29.552     ;
; 81.531 ; thres_scan:thres_scan_m0|bar_right[2] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 29.513     ;
; 81.584 ; thres_scan:thres_scan_m0|bar_left[7]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 29.459     ;
; 81.620 ; thres_scan:thres_scan_m0|bar_left[6]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 29.423     ;
; 81.639 ; thres_scan:thres_scan_m0|bar_right[7] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 29.405     ;
; 81.642 ; thres_scan:thres_scan_m0|bar_right[3] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 29.400     ;
; 81.653 ; thres_scan:thres_scan_m0|bar_right[4] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 29.391     ;
; 81.677 ; thres_scan:thres_scan_m0|bar_right[6] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 29.367     ;
; 81.708 ; thres_scan:thres_scan_m0|bar_left[9]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 29.335     ;
; 81.883 ; thres_scan:thres_scan_m0|bar_right[8] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 29.161     ;
; 81.986 ; thres_scan:thres_scan_m0|bar_right[9] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 29.056     ;
; 84.775 ; thres_scan:thres_scan_m0|bar_right[5] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 26.270     ;
; 84.795 ; thres_scan:thres_scan_m0|bar_left[4]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 26.249     ;
; 84.846 ; thres_scan:thres_scan_m0|bar_left[8]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 26.180     ;
; 85.210 ; thres_scan:thres_scan_m0|bar_left[2]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 25.834     ;
; 85.221 ; thres_scan:thres_scan_m0|bar_left[3]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 25.823     ;
; 85.237 ; thres_scan:thres_scan_m0|bar_right[0] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 25.806     ;
; 85.321 ; thres_scan:thres_scan_m0|bar_left[1]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 25.722     ;
; 85.337 ; thres_scan:thres_scan_m0|bar_left[5]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 25.707     ;
; 85.356 ; thres_scan:thres_scan_m0|bar_right[1] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 25.687     ;
; 85.362 ; thres_scan:thres_scan_m0|bar_left[0]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 25.681     ;
; 85.403 ; thres_scan:thres_scan_m0|bar_right[2] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 25.642     ;
; 85.456 ; thres_scan:thres_scan_m0|bar_left[7]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 25.588     ;
; 85.492 ; thres_scan:thres_scan_m0|bar_left[6]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 25.552     ;
; 85.511 ; thres_scan:thres_scan_m0|bar_right[7] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 25.534     ;
; 85.514 ; thres_scan:thres_scan_m0|bar_right[3] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 25.529     ;
; 85.525 ; thres_scan:thres_scan_m0|bar_right[4] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 25.520     ;
; 85.549 ; thres_scan:thres_scan_m0|bar_right[6] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 25.496     ;
; 85.580 ; thres_scan:thres_scan_m0|bar_left[9]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 25.464     ;
; 85.755 ; thres_scan:thres_scan_m0|bar_right[8] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 25.290     ;
; 85.858 ; thres_scan:thres_scan_m0|bar_right[9] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 25.185     ;
; 88.793 ; thres_scan:thres_scan_m0|bar_right[5] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 22.252     ;
; 88.813 ; thres_scan:thres_scan_m0|bar_left[4]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 22.231     ;
; 88.864 ; thres_scan:thres_scan_m0|bar_left[8]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 22.162     ;
; 89.228 ; thres_scan:thres_scan_m0|bar_left[2]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 21.816     ;
; 89.239 ; thres_scan:thres_scan_m0|bar_left[3]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 21.805     ;
; 89.255 ; thres_scan:thres_scan_m0|bar_right[0] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 21.788     ;
; 89.339 ; thres_scan:thres_scan_m0|bar_left[1]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 21.704     ;
; 89.355 ; thres_scan:thres_scan_m0|bar_left[5]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 21.689     ;
; 89.374 ; thres_scan:thres_scan_m0|bar_right[1] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 21.669     ;
; 89.380 ; thres_scan:thres_scan_m0|bar_left[0]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 21.663     ;
; 89.421 ; thres_scan:thres_scan_m0|bar_right[2] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 21.624     ;
; 89.474 ; thres_scan:thres_scan_m0|bar_left[7]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 21.570     ;
; 89.510 ; thres_scan:thres_scan_m0|bar_left[6]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 21.534     ;
; 89.529 ; thres_scan:thres_scan_m0|bar_right[7] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 21.516     ;
; 89.532 ; thres_scan:thres_scan_m0|bar_right[3] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 21.511     ;
; 89.543 ; thres_scan:thres_scan_m0|bar_right[4] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 21.502     ;
; 89.567 ; thres_scan:thres_scan_m0|bar_right[6] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 21.478     ;
; 89.598 ; thres_scan:thres_scan_m0|bar_left[9]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 21.446     ;
; 89.773 ; thres_scan:thres_scan_m0|bar_right[8] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 21.272     ;
; 89.876 ; thres_scan:thres_scan_m0|bar_right[9] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 21.167     ;
; 92.190 ; thres_scan:thres_scan_m0|bar_right[5] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 18.855     ;
; 92.210 ; thres_scan:thres_scan_m0|bar_left[4]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 18.834     ;
; 92.261 ; thres_scan:thres_scan_m0|bar_left[8]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 18.765     ;
; 92.625 ; thres_scan:thres_scan_m0|bar_left[2]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 18.419     ;
; 92.636 ; thres_scan:thres_scan_m0|bar_left[3]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 18.408     ;
; 92.652 ; thres_scan:thres_scan_m0|bar_right[0] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 18.391     ;
; 92.736 ; thres_scan:thres_scan_m0|bar_left[1]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 18.307     ;
; 92.752 ; thres_scan:thres_scan_m0|bar_left[5]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 18.292     ;
; 92.771 ; thres_scan:thres_scan_m0|bar_right[1] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 18.272     ;
; 92.777 ; thres_scan:thres_scan_m0|bar_left[0]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 18.266     ;
; 92.818 ; thres_scan:thres_scan_m0|bar_right[2] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 18.227     ;
; 92.871 ; thres_scan:thres_scan_m0|bar_left[7]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 18.173     ;
; 92.907 ; thres_scan:thres_scan_m0|bar_left[6]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 18.137     ;
; 92.926 ; thres_scan:thres_scan_m0|bar_right[7] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 18.119     ;
; 92.929 ; thres_scan:thres_scan_m0|bar_right[3] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 18.114     ;
; 92.940 ; thres_scan:thres_scan_m0|bar_right[4] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 18.105     ;
; 92.964 ; thres_scan:thres_scan_m0|bar_right[6] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 18.081     ;
; 92.995 ; thres_scan:thres_scan_m0|bar_left[9]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.069     ; 18.049     ;
; 93.170 ; thres_scan:thres_scan_m0|bar_right[8] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.068     ; 17.875     ;
; 93.273 ; thres_scan:thres_scan_m0|bar_right[9] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 17.770     ;
+--------+---------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                           ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|send_en                        ; uart_top:uart_top_m0|send_en                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|send_cnt[2]                    ; uart_top:uart_top_m0|send_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|send_cnt[4]                    ; uart_top:uart_top_m0|send_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|state.WAIT                     ; uart_top:uart_top_m0|state.WAIT                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.456 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.724      ;
; 0.471 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.478 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.746      ;
; 0.482 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.750      ;
; 0.483 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.751      ;
; 0.520 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.788      ;
; 0.523 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.791      ;
; 0.690 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.958      ;
; 0.692 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.966      ;
; 0.701 ; uart_top:uart_top_m0|send_cnt[6]                    ; uart_top:uart_top_m0|send_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.969      ;
; 0.702 ; uart_top:uart_top_m0|send_cnt[5]                    ; uart_top:uart_top_m0|send_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.970      ;
; 0.704 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[15]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; uart_top:uart_top_m0|wait_cnt[13]                   ; uart_top:uart_top_m0|wait_cnt[13]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[29]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart_top:uart_top_m0|wait_cnt[21]                   ; uart_top:uart_top_m0|wait_cnt[21]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart_top:uart_top_m0|wait_cnt[19]                   ; uart_top:uart_top_m0|wait_cnt[19]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart_top:uart_top_m0|wait_cnt[11]                   ; uart_top:uart_top_m0|wait_cnt[11]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; uart_top:uart_top_m0|send_cnt[7]                    ; uart_top:uart_top_m0|send_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; uart_top:uart_top_m0|wait_cnt[27]                   ; uart_top:uart_top_m0|wait_cnt[27]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; uart_top:uart_top_m0|wait_cnt[17]                   ; uart_top:uart_top_m0|wait_cnt[17]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[31]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; uart_top:uart_top_m0|wait_cnt[22]                   ; uart_top:uart_top_m0|wait_cnt[22]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; uart_top:uart_top_m0|wait_cnt[9]                    ; uart_top:uart_top_m0|wait_cnt[9]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; uart_top:uart_top_m0|wait_cnt[6]                    ; uart_top:uart_top_m0|wait_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; uart_top:uart_top_m0|wait_cnt[25]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; uart_top:uart_top_m0|wait_cnt[23]                   ; uart_top:uart_top_m0|wait_cnt[23]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; uart_top:uart_top_m0|wait_cnt[16]                   ; uart_top:uart_top_m0|wait_cnt[16]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[14]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; uart_top:uart_top_m0|wait_cnt[2]                    ; uart_top:uart_top_m0|wait_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; uart_top:uart_top_m0|wait_cnt[18]                   ; uart_top:uart_top_m0|wait_cnt[18]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; uart_top:uart_top_m0|wait_cnt[12]                   ; uart_top:uart_top_m0|wait_cnt[12]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[10]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[30]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; uart_top:uart_top_m0|wait_cnt[28]                   ; uart_top:uart_top_m0|wait_cnt[28]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; uart_top:uart_top_m0|wait_cnt[26]                   ; uart_top:uart_top_m0|wait_cnt[26]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; uart_top:uart_top_m0|wait_cnt[20]                   ; uart_top:uart_top_m0|wait_cnt[20]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[8]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; uart_top:uart_top_m0|wait_cnt[24]                   ; uart_top:uart_top_m0|wait_cnt[24]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.981      ;
; 0.717 ; uart_top:uart_top_m0|send_cnt[3]                    ; uart_top:uart_top_m0|send_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.985      ;
; 0.719 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.987      ;
; 0.721 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.989      ;
; 0.732 ; uart_top:uart_top_m0|wait_cnt[0]                    ; uart_top:uart_top_m0|wait_cnt[0]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.000      ;
; 0.739 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.073      ; 1.007      ;
; 0.742 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.010      ;
; 0.747 ; uart_top:uart_top_m0|send_cnt[0]                    ; uart_top:uart_top_m0|send_cnt[0]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.015      ;
; 0.806 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.073      ; 1.074      ;
; 0.873 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.141      ;
; 0.881 ; uart_top:uart_top_m0|send_data[1]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[1] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.157      ;
; 0.881 ; uart_top:uart_top_m0|send_data[2]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[2] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.157      ;
; 0.884 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.073      ; 1.152      ;
; 0.893 ; uart_top:uart_top_m0|send_cnt[0]                    ; uart_top:uart_top_m0|send_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.161      ;
; 0.893 ; uart_top:uart_top_m0|send_cnt[0]                    ; uart_top:uart_top_m0|send_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.161      ;
; 0.907 ; uart_top:uart_top_m0|send_data[6]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[6] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.183      ;
; 0.935 ; uart_top:uart_top_m0|send_data[5]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[5] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.211      ;
; 0.945 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.213      ;
; 0.964 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.232      ;
; 1.012 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.280      ;
; 1.013 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.281      ;
; 1.014 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.282      ;
; 1.014 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.282      ;
; 1.015 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.285      ;
; 1.017 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.285      ;
; 1.017 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.285      ;
; 1.019 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.287      ;
; 1.020 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.288      ;
; 1.020 ; uart_top:uart_top_m0|send_cnt[6]                    ; uart_top:uart_top_m0|send_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.288      ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                    ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.401 ; thres_scan:thres_scan_m0|bar_data[50]     ; thres_scan:thres_scan_m0|bar_data[50]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[44]     ; thres_scan:thres_scan_m0|bar_data[44]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[57]     ; thres_scan:thres_scan_m0|bar_data[57]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[62]     ; thres_scan:thres_scan_m0|bar_data[62]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rgb_timing:rgb_timing_m0|h_active         ; rgb_timing:rgb_timing_m0|h_active                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rgb_timing:rgb_timing_m0|rgb_hs           ; rgb_timing:rgb_timing_m0|rgb_hs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[87]     ; thres_scan:thres_scan_m0|bar_data[87]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|scan_en          ; thres_scan:thres_scan_m0|scan_en                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[3]      ; thres_scan:thres_scan_m0|bar_data[3]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rgb_timing:rgb_timing_m0|v_active         ; rgb_timing:rgb_timing_m0|v_active                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rgb_timing:rgb_timing_m0|rgb_vs           ; rgb_timing:rgb_timing_m0|rgb_vs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.651 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a13~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.307      ;
; 0.667 ; rgb_timing:rgb_timing_m0|v_cnt[9]         ; rgb_timing:rgb_timing_m0|rgb_y[9]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.933      ;
; 0.693 ; rgb_timing:rgb_timing_m0|h_cnt[10]        ; rgb_timing:rgb_timing_m0|h_cnt[10]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; rgb_timing:rgb_timing_m0|v_cnt[11]        ; rgb_timing:rgb_timing_m0|v_cnt[11]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; rgb_timing:rgb_timing_m0|h_cnt[11]        ; rgb_timing:rgb_timing_m0|h_cnt[11]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; rgb_timing:rgb_timing_m0|v_cnt[3]         ; rgb_timing:rgb_timing_m0|rgb_vs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.698 ; rgb_timing:rgb_timing_m0|v_cnt[10]        ; rgb_timing:rgb_timing_m0|v_cnt[10]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.707 ; thres_scan:thres_scan_m0|bar_bit_witdh[1] ; thres_scan:thres_scan_m0|bar_bit_witdh[1]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; rgb_timing:rgb_timing_m0|h_cnt[1]         ; rgb_timing:rgb_timing_m0|h_cnt[1]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; rgb_timing:rgb_timing_m0|h_cnt[5]         ; rgb_timing:rgb_timing_m0|h_cnt[5]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.710 ; thres_scan:thres_scan_m0|bar_bit_witdh[3] ; thres_scan:thres_scan_m0|bar_bit_witdh[3]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; thres_scan:thres_scan_m0|bar_bit_witdh[5] ; thres_scan:thres_scan_m0|bar_bit_witdh[5]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; thres_scan:thres_scan_m0|bar_bit_witdh[6] ; thres_scan:thres_scan_m0|bar_bit_witdh[6]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; rgb_timing:rgb_timing_m0|h_cnt[6]         ; rgb_timing:rgb_timing_m0|h_cnt[6]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; rgb_timing:rgb_timing_m0|h_cnt[4]         ; rgb_timing:rgb_timing_m0|h_cnt[4]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.713 ; thres_scan:thres_scan_m0|bar_bit_witdh[2] ; thres_scan:thres_scan_m0|bar_bit_witdh[2]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; thres_scan:thres_scan_m0|bar_bit_witdh[4] ; thres_scan:thres_scan_m0|bar_bit_witdh[4]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; rgb_timing:rgb_timing_m0|v_cnt[9]         ; rgb_timing:rgb_timing_m0|v_cnt[9]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.714 ; rgb_timing:rgb_timing_m0|h_cnt[8]         ; rgb_timing:rgb_timing_m0|h_cnt[8]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; rgb_timing:rgb_timing_m0|h_cnt[7]         ; rgb_timing:rgb_timing_m0|h_cnt[7]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; rgb_timing:rgb_timing_m0|v_cnt[7]         ; rgb_timing:rgb_timing_m0|v_cnt[7]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.719 ; rgb_timing:rgb_timing_m0|v_cnt[6]         ; rgb_timing:rgb_timing_m0|v_cnt[6]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.733 ; rgb_timing:rgb_timing_m0|rgb_x[1]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a11~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.406      ;
; 0.734 ; rgb_timing:rgb_timing_m0|v_cnt[0]         ; rgb_timing:rgb_timing_m0|v_cnt[0]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.752 ; thres_scan:thres_scan_m0|bar_bit_witdh[0] ; thres_scan:thres_scan_m0|bar_bit_witdh[0]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.019      ;
; 0.818 ; rgb_timing:rgb_timing_m0|h_cnt[2]         ; rgb_timing:rgb_timing_m0|rgb_hs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.086      ;
; 0.830 ; thres_scan:thres_scan_m0|bar_data[7]      ; thres_scan:thres_scan_m0|bar_data[7]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.097      ;
; 0.831 ; thres_scan:thres_scan_m0|bar_data[42]     ; thres_scan:thres_scan_m0|bar_data[42]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.099      ;
; 0.833 ; thres_scan:thres_scan_m0|bar_data[4]      ; thres_scan:thres_scan_m0|bar_data[4]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.100      ;
; 0.833 ; thres_scan:thres_scan_m0|bar_data[81]     ; thres_scan:thres_scan_m0|bar_data[81]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.100      ;
; 0.834 ; thres_scan:thres_scan_m0|bar_data[8]      ; thres_scan:thres_scan_m0|bar_data[8]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.101      ;
; 0.837 ; thres_scan:thres_scan_m0|bar_data[15]     ; thres_scan:thres_scan_m0|bar_data[15]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.104      ;
; 0.843 ; thres_scan:thres_scan_m0|bar_data[17]     ; thres_scan:thres_scan_m0|bar_data[17]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.110      ;
; 0.843 ; thres_scan:thres_scan_m0|bar_data[35]     ; thres_scan:thres_scan_m0|bar_data[35]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.111      ;
; 0.845 ; thres_scan:thres_scan_m0|bar_data[16]     ; thres_scan:thres_scan_m0|bar_data[16]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.112      ;
; 0.845 ; thres_scan:thres_scan_m0|bar_data[66]     ; thres_scan:thres_scan_m0|bar_data[66]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.112      ;
; 0.848 ; thres_scan:thres_scan_m0|bar_data[77]     ; thres_scan:thres_scan_m0|bar_data[77]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.116      ;
; 0.875 ; rgb_timing:rgb_timing_m0|v_cnt[5]         ; rgb_timing:rgb_timing_m0|v_cnt[5]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.142      ;
; 0.876 ; rgb_timing:rgb_timing_m0|rgb_x[1]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.540      ;
; 0.881 ; rgb_timing:rgb_timing_m0|v_cnt[6]         ; rgb_timing:rgb_timing_m0|rgb_y[6]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.147      ;
; 0.883 ; rgb_timing:rgb_timing_m0|v_cnt[1]         ; rgb_timing:rgb_timing_m0|rgb_y[1]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.149      ;
; 0.886 ; rgb_timing:rgb_timing_m0|v_cnt[5]         ; rgb_timing:rgb_timing_m0|rgb_y[5]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.152      ;
; 0.901 ; rgb_timing:rgb_timing_m0|v_cnt[7]         ; rgb_timing:rgb_timing_m0|rgb_y[7]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.167      ;
; 0.906 ; rgb_timing:rgb_timing_m0|rgb_x[1]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.566      ;
; 0.909 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a9~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.568      ;
; 0.914 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.574      ;
; 0.916 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.578      ;
; 0.920 ; rgb_timing:rgb_timing_m0|rgb_x[3]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.584      ;
; 0.923 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a6~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.581      ;
; 0.925 ; rgb_timing:rgb_timing_m0|rgb_x[6]         ; thres_scan:thres_scan_m0|bar_left[6]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.195      ;
; 0.926 ; rgb_timing:rgb_timing_m0|rgb_x[1]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a9~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.585      ;
; 0.929 ; rgb_timing:rgb_timing_m0|v_cnt[3]         ; rgb_timing:rgb_timing_m0|rgb_y[3]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.195      ;
; 0.934 ; rgb_timing:rgb_timing_m0|rgb_x[3]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.594      ;
; 0.944 ; rgb_timing:rgb_timing_m0|h_cnt[9]         ; rgb_timing:rgb_timing_m0|rgb_x[9]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.204      ;
; 0.946 ; rgb_timing:rgb_timing_m0|rgb_x[7]         ; thres_scan:thres_scan_m0|bar_left[7]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.216      ;
; 0.949 ; rgb_timing:rgb_timing_m0|rgb_x[2]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.613      ;
; 0.958 ; rgb_timing:rgb_timing_m0|rgb_x[5]         ; thres_scan:thres_scan_m0|bar_right[5]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.227      ;
; 0.966 ; rgb_timing:rgb_timing_m0|rgb_x[4]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.630      ;
; 0.972 ; rgb_timing:rgb_timing_m0|v_cnt[1]         ; rgb_timing:rgb_timing_m0|rgb_y[2]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.238      ;
; 0.980 ; thres_scan:thres_scan_m0|bar_data[58]     ; thres_scan:thres_scan_m0|bar_data[58]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.248      ;
; 0.984 ; thres_scan:thres_scan_m0|bar_data[85]     ; thres_scan:thres_scan_m0|bar_data[85]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.251      ;
; 0.985 ; thres_scan:thres_scan_m0|bar_data[71]     ; thres_scan:thres_scan_m0|bar_data[71]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.253      ;
; 0.985 ; thres_scan:thres_scan_m0|bar_data[19]     ; thres_scan:thres_scan_m0|bar_data[19]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.252      ;
; 0.985 ; rgb_timing:rgb_timing_m0|rgb_x[3]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a9~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.644      ;
; 0.987 ; thres_scan:thres_scan_m0|bar_data[26]     ; thres_scan:thres_scan_m0|bar_data[26]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.254      ;
; 0.988 ; rgb_timing:rgb_timing_m0|rgb_x[8]         ; thres_scan:thres_scan_m0|bar_right[8]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.257      ;
; 0.997 ; thres_scan:thres_scan_m0|bar_data[22]     ; thres_scan:thres_scan_m0|bar_data[22]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.265      ;
; 0.998 ; thres_scan:thres_scan_m0|bar_data[31]     ; thres_scan:thres_scan_m0|bar_data[31]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.266      ;
; 0.999 ; thres_scan:thres_scan_m0|bar_data[61]     ; thres_scan:thres_scan_m0|bar_data[61]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.266      ;
; 1.003 ; thres_scan:thres_scan_m0|bar_data[76]     ; thres_scan:thres_scan_m0|bar_data[76]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.271      ;
; 1.004 ; thres_scan:thres_scan_m0|bar_data[14]     ; thres_scan:thres_scan_m0|bar_data[14]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.271      ;
; 1.006 ; rgb_timing:rgb_timing_m0|v_cnt[1]         ; rgb_timing:rgb_timing_m0|rgb_vs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.272      ;
; 1.012 ; rgb_timing:rgb_timing_m0|h_cnt[10]        ; rgb_timing:rgb_timing_m0|h_cnt[11]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.017 ; rgb_timing:rgb_timing_m0|v_cnt[10]        ; rgb_timing:rgb_timing_m0|v_cnt[11]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.020 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.684      ;
; 1.027 ; rgb_timing:rgb_timing_m0|h_cnt[0]         ; rgb_timing:rgb_timing_m0|h_cnt[1]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; rgb_timing:rgb_timing_m0|h_cnt[3]         ; rgb_timing:rgb_timing_m0|h_cnt[4]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; rgb_timing:rgb_timing_m0|h_cnt[4]         ; rgb_timing:rgb_timing_m0|h_cnt[5]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; thres_scan:thres_scan_m0|bar_bit_witdh[1] ; thres_scan:thres_scan_m0|bar_bit_witdh[2]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; rgb_timing:rgb_timing_m0|h_cnt[6]         ; rgb_timing:rgb_timing_m0|h_cnt[7]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.031 ; thres_scan:thres_scan_m0|bar_bit_witdh[2] ; thres_scan:thres_scan_m0|bar_bit_witdh[3]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; thres_scan:thres_scan_m0|bar_bit_witdh[4] ; thres_scan:thres_scan_m0|bar_bit_witdh[5]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; rgb_timing:rgb_timing_m0|h_cnt[5]         ; rgb_timing:rgb_timing_m0|h_cnt[6]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.034 ; thres_scan:thres_scan_m0|bar_bit_witdh[5] ; thres_scan:thres_scan_m0|bar_bit_witdh[6]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.301      ;
; 1.034 ; thres_scan:thres_scan_m0|bar_bit_witdh[3] ; thres_scan:thres_scan_m0|bar_bit_witdh[4]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.301      ;
; 1.035 ; rgb_timing:rgb_timing_m0|h_cnt[9]         ; rgb_timing:rgb_timing_m0|h_cnt[10]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.303      ;
; 1.036 ; rgb_timing:rgb_timing_m0|rgb_x[1]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a15~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.704      ;
; 1.036 ; rgb_timing:rgb_timing_m0|v_cnt[9]         ; rgb_timing:rgb_timing_m0|v_cnt[10]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.303      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; clk                                                    ; -1.417 ; -10.195       ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 95.851 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; clk                                                    ; 0.186 ; 0.000         ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; clk                                                    ; 9.435  ; 0.000         ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 55.288 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                      ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                           ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -1.417 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.621      ;
; -1.413 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.617      ;
; -1.401 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.605      ;
; -1.397 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.601      ;
; -1.375 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.579      ;
; -1.371 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.575      ;
; -1.360 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.564      ;
; -1.356 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.560      ;
; -1.349 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.553      ;
; -1.345 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.549      ;
; -1.333 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.537      ;
; -1.329 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.533      ;
; -1.307 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.511      ;
; -1.303 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.507      ;
; -1.300 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.505      ;
; -1.296 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.501      ;
; -1.292 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.496      ;
; -1.288 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.492      ;
; -1.281 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.485      ;
; -1.265 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.469      ;
; -1.256 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.461      ;
; -1.253 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.458      ;
; -1.252 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.457      ;
; -1.249 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.454      ;
; -1.239 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.443      ;
; -1.235 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.439      ;
; -1.232 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.437      ;
; -1.230 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.435      ;
; -1.228 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.433      ;
; -1.226 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.431      ;
; -1.224 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.428      ;
; -1.220 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.424      ;
; -1.189 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.394      ;
; -1.188 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.393      ;
; -1.185 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.390      ;
; -1.185 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.390      ;
; -1.184 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.389      ;
; -1.181 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.386      ;
; -1.171 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.375      ;
; -1.166 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.371      ;
; -1.164 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.368      ;
; -1.164 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.369      ;
; -1.162 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.367      ;
; -1.162 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.367      ;
; -1.160 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.364      ;
; -1.158 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.363      ;
; -1.156 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.360      ;
; -1.142 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 4.336      ;
; -1.138 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 4.332      ;
; -1.130 ; thres_scan:thres_scan_m0|scan_data[4][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.335      ;
; -1.126 ; thres_scan:thres_scan_m0|scan_data[4][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.331      ;
; -1.121 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.326      ;
; -1.120 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.325      ;
; -1.117 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.322      ;
; -1.117 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.322      ;
; -1.116 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.321      ;
; -1.099 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.303      ;
; -1.098 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.303      ;
; -1.096 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.300      ;
; -1.094 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.299      ;
; -1.094 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.299      ;
; -1.092 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.296      ;
; -1.084 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.288      ;
; -1.084 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.289      ;
; -1.083 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.287      ;
; -1.080 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.284      ;
; -1.080 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.285      ;
; -1.074 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 4.268      ;
; -1.070 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 4.264      ;
; -1.063 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.267      ;
; -1.062 ; thres_scan:thres_scan_m0|scan_data[4][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.267      ;
; -1.059 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.263      ;
; -1.058 ; thres_scan:thres_scan_m0|scan_data[4][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.263      ;
; -1.053 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.258      ;
; -1.052 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.257      ;
; -1.049 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.254      ;
; -1.043 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.248      ;
; -1.039 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.244      ;
; -1.030 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.235      ;
; -1.028 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.232      ;
; -1.026 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.231      ;
; -1.024 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.228      ;
; -1.016 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.220      ;
; -1.016 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.221      ;
; -1.012 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.216      ;
; -1.012 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.217      ;
; -1.006 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 4.200      ;
; -1.002 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 4.196      ;
; -1.000 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 4.194      ;
; -0.996 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.064      ; 4.190      ;
; -0.995 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.199      ;
; -0.994 ; thres_scan:thres_scan_m0|scan_data[4][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.199      ;
; -0.991 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.195      ;
; -0.985 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.190      ;
; -0.984 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.188      ;
; -0.982 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.187      ;
; -0.975 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.180      ;
; -0.971 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.176      ;
; -0.969 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.074      ; 4.173      ;
; -0.962 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.075      ; 4.167      ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+---------+---------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                             ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 95.851  ; thres_scan:thres_scan_m0|bar_right[5] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 15.219     ;
; 95.873  ; thres_scan:thres_scan_m0|bar_left[8]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.037     ; 15.188     ;
; 95.880  ; thres_scan:thres_scan_m0|bar_left[4]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.030     ; 15.188     ;
; 96.048  ; thres_scan:thres_scan_m0|bar_left[2]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.030     ; 15.020     ;
; 96.087  ; thres_scan:thres_scan_m0|bar_right[0] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.030     ; 14.981     ;
; 96.098  ; thres_scan:thres_scan_m0|bar_left[0]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.030     ; 14.970     ;
; 96.166  ; thres_scan:thres_scan_m0|bar_right[2] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 14.904     ;
; 96.182  ; thres_scan:thres_scan_m0|bar_left[3]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.030     ; 14.886     ;
; 96.182  ; thres_scan:thres_scan_m0|bar_right[1] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.030     ; 14.886     ;
; 96.198  ; thres_scan:thres_scan_m0|bar_left[6]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.030     ; 14.870     ;
; 96.212  ; thres_scan:thres_scan_m0|bar_left[1]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.030     ; 14.856     ;
; 96.231  ; thres_scan:thres_scan_m0|bar_right[4] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 14.839     ;
; 96.242  ; thres_scan:thres_scan_m0|bar_left[5]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.030     ; 14.826     ;
; 96.255  ; thres_scan:thres_scan_m0|bar_right[6] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 14.815     ;
; 96.262  ; thres_scan:thres_scan_m0|bar_right[7] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 14.808     ;
; 96.265  ; thres_scan:thres_scan_m0|bar_right[3] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.030     ; 14.803     ;
; 96.314  ; thres_scan:thres_scan_m0|bar_left[7]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.030     ; 14.754     ;
; 96.362  ; thres_scan:thres_scan_m0|bar_right[8] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.028     ; 14.708     ;
; 96.370  ; thres_scan:thres_scan_m0|bar_left[9]  ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.030     ; 14.698     ;
; 96.452  ; thres_scan:thres_scan_m0|bar_right[9] ; thres_scan:thres_scan_m0|bar_step[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.030     ; 14.616     ;
; 96.771  ; thres_scan:thres_scan_m0|bar_right[5] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.032     ; 14.295     ;
; 96.793  ; thres_scan:thres_scan_m0|bar_left[8]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.041     ; 14.264     ;
; 96.800  ; thres_scan:thres_scan_m0|bar_left[4]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 14.264     ;
; 96.968  ; thres_scan:thres_scan_m0|bar_left[2]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 14.096     ;
; 97.007  ; thres_scan:thres_scan_m0|bar_right[0] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 14.057     ;
; 97.018  ; thres_scan:thres_scan_m0|bar_left[0]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 14.046     ;
; 97.086  ; thres_scan:thres_scan_m0|bar_right[2] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.032     ; 13.980     ;
; 97.102  ; thres_scan:thres_scan_m0|bar_left[3]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 13.962     ;
; 97.102  ; thres_scan:thres_scan_m0|bar_right[1] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 13.962     ;
; 97.118  ; thres_scan:thres_scan_m0|bar_left[6]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 13.946     ;
; 97.132  ; thres_scan:thres_scan_m0|bar_left[1]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 13.932     ;
; 97.151  ; thres_scan:thres_scan_m0|bar_right[4] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.032     ; 13.915     ;
; 97.162  ; thres_scan:thres_scan_m0|bar_left[5]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 13.902     ;
; 97.175  ; thres_scan:thres_scan_m0|bar_right[6] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.032     ; 13.891     ;
; 97.182  ; thres_scan:thres_scan_m0|bar_right[7] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.032     ; 13.884     ;
; 97.185  ; thres_scan:thres_scan_m0|bar_right[3] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 13.879     ;
; 97.234  ; thres_scan:thres_scan_m0|bar_left[7]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 13.830     ;
; 97.282  ; thres_scan:thres_scan_m0|bar_right[8] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.032     ; 13.784     ;
; 97.290  ; thres_scan:thres_scan_m0|bar_left[9]  ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 13.774     ;
; 97.372  ; thres_scan:thres_scan_m0|bar_right[9] ; thres_scan:thres_scan_m0|bar_step[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 13.692     ;
; 98.606  ; thres_scan:thres_scan_m0|bar_right[5] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.031     ; 12.461     ;
; 98.628  ; thres_scan:thres_scan_m0|bar_left[8]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 12.430     ;
; 98.635  ; thres_scan:thres_scan_m0|bar_left[4]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 12.430     ;
; 98.803  ; thres_scan:thres_scan_m0|bar_left[2]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 12.262     ;
; 98.842  ; thres_scan:thres_scan_m0|bar_right[0] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 12.223     ;
; 98.853  ; thres_scan:thres_scan_m0|bar_left[0]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 12.212     ;
; 98.921  ; thres_scan:thres_scan_m0|bar_right[2] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.031     ; 12.146     ;
; 98.937  ; thres_scan:thres_scan_m0|bar_left[3]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 12.128     ;
; 98.937  ; thres_scan:thres_scan_m0|bar_right[1] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 12.128     ;
; 98.953  ; thres_scan:thres_scan_m0|bar_left[6]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 12.112     ;
; 98.967  ; thres_scan:thres_scan_m0|bar_left[1]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 12.098     ;
; 98.986  ; thres_scan:thres_scan_m0|bar_right[4] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.031     ; 12.081     ;
; 98.997  ; thres_scan:thres_scan_m0|bar_left[5]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 12.068     ;
; 99.010  ; thres_scan:thres_scan_m0|bar_right[6] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.031     ; 12.057     ;
; 99.017  ; thres_scan:thres_scan_m0|bar_right[7] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.031     ; 12.050     ;
; 99.020  ; thres_scan:thres_scan_m0|bar_right[3] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 12.045     ;
; 99.069  ; thres_scan:thres_scan_m0|bar_left[7]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 11.996     ;
; 99.117  ; thres_scan:thres_scan_m0|bar_right[8] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.031     ; 11.950     ;
; 99.125  ; thres_scan:thres_scan_m0|bar_left[9]  ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 11.940     ;
; 99.207  ; thres_scan:thres_scan_m0|bar_right[9] ; thres_scan:thres_scan_m0|bar_step[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 11.858     ;
; 100.519 ; thres_scan:thres_scan_m0|bar_right[5] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.031     ; 10.548     ;
; 100.541 ; thres_scan:thres_scan_m0|bar_left[8]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 10.517     ;
; 100.548 ; thres_scan:thres_scan_m0|bar_left[4]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 10.517     ;
; 100.716 ; thres_scan:thres_scan_m0|bar_left[2]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 10.349     ;
; 100.755 ; thres_scan:thres_scan_m0|bar_right[0] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 10.310     ;
; 100.766 ; thres_scan:thres_scan_m0|bar_left[0]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 10.299     ;
; 100.834 ; thres_scan:thres_scan_m0|bar_right[2] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.031     ; 10.233     ;
; 100.850 ; thres_scan:thres_scan_m0|bar_left[3]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 10.215     ;
; 100.850 ; thres_scan:thres_scan_m0|bar_right[1] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 10.215     ;
; 100.866 ; thres_scan:thres_scan_m0|bar_left[6]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 10.199     ;
; 100.880 ; thres_scan:thres_scan_m0|bar_left[1]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 10.185     ;
; 100.899 ; thres_scan:thres_scan_m0|bar_right[4] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.031     ; 10.168     ;
; 100.910 ; thres_scan:thres_scan_m0|bar_left[5]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 10.155     ;
; 100.923 ; thres_scan:thres_scan_m0|bar_right[6] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.031     ; 10.144     ;
; 100.930 ; thres_scan:thres_scan_m0|bar_right[7] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.031     ; 10.137     ;
; 100.933 ; thres_scan:thres_scan_m0|bar_right[3] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 10.132     ;
; 100.982 ; thres_scan:thres_scan_m0|bar_left[7]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 10.083     ;
; 101.030 ; thres_scan:thres_scan_m0|bar_right[8] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.031     ; 10.037     ;
; 101.038 ; thres_scan:thres_scan_m0|bar_left[9]  ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 10.027     ;
; 101.120 ; thres_scan:thres_scan_m0|bar_right[9] ; thres_scan:thres_scan_m0|bar_step[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 9.945      ;
; 102.146 ; thres_scan:thres_scan_m0|bar_right[5] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.031     ; 8.921      ;
; 102.168 ; thres_scan:thres_scan_m0|bar_left[8]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 8.890      ;
; 102.175 ; thres_scan:thres_scan_m0|bar_left[4]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 8.890      ;
; 102.343 ; thres_scan:thres_scan_m0|bar_left[2]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 8.722      ;
; 102.382 ; thres_scan:thres_scan_m0|bar_right[0] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 8.683      ;
; 102.393 ; thres_scan:thres_scan_m0|bar_left[0]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 8.672      ;
; 102.461 ; thres_scan:thres_scan_m0|bar_right[2] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.031     ; 8.606      ;
; 102.477 ; thres_scan:thres_scan_m0|bar_left[3]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 8.588      ;
; 102.477 ; thres_scan:thres_scan_m0|bar_right[1] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 8.588      ;
; 102.493 ; thres_scan:thres_scan_m0|bar_left[6]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 8.572      ;
; 102.507 ; thres_scan:thres_scan_m0|bar_left[1]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 8.558      ;
; 102.526 ; thres_scan:thres_scan_m0|bar_right[4] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.031     ; 8.541      ;
; 102.537 ; thres_scan:thres_scan_m0|bar_left[5]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 8.528      ;
; 102.550 ; thres_scan:thres_scan_m0|bar_right[6] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.031     ; 8.517      ;
; 102.557 ; thres_scan:thres_scan_m0|bar_right[7] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.031     ; 8.510      ;
; 102.560 ; thres_scan:thres_scan_m0|bar_right[3] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 8.505      ;
; 102.609 ; thres_scan:thres_scan_m0|bar_left[7]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 8.456      ;
; 102.657 ; thres_scan:thres_scan_m0|bar_right[8] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.031     ; 8.410      ;
; 102.665 ; thres_scan:thres_scan_m0|bar_left[9]  ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 8.400      ;
; 102.747 ; thres_scan:thres_scan_m0|bar_right[9] ; thres_scan:thres_scan_m0|bar_step[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 8.318      ;
+---------+---------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                           ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|send_cnt[4]                    ; uart_top:uart_top_m0|send_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|send_en                        ; uart_top:uart_top_m0|send_en                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|send_cnt[2]                    ; uart_top:uart_top_m0|send_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_top:uart_top_m0|state.WAIT                     ; uart_top:uart_top_m0|state.WAIT                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.315      ;
; 0.201 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.322      ;
; 0.210 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.333      ;
; 0.213 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.334      ;
; 0.220 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.341      ;
; 0.223 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.344      ;
; 0.297 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; uart_top:uart_top_m0|send_cnt[6]                    ; uart_top:uart_top_m0|send_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[15]                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; uart_top:uart_top_m0|send_cnt[5]                    ; uart_top:uart_top_m0|send_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; uart_top:uart_top_m0|send_cnt[7]                    ; uart_top:uart_top_m0|send_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; uart_top:uart_top_m0|wait_cnt[13]                   ; uart_top:uart_top_m0|wait_cnt[13]                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[31]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[11]                   ; uart_top:uart_top_m0|wait_cnt[11]                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[6]                    ; uart_top:uart_top_m0|wait_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[27]                   ; uart_top:uart_top_m0|wait_cnt[27]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[29]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[21]                   ; uart_top:uart_top_m0|wait_cnt[21]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[19]                   ; uart_top:uart_top_m0|wait_cnt[19]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[17]                   ; uart_top:uart_top_m0|wait_cnt[17]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[14]                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[9]                    ; uart_top:uart_top_m0|wait_cnt[9]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[8]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[2]                    ; uart_top:uart_top_m0|wait_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[25]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[23]                   ; uart_top:uart_top_m0|wait_cnt[23]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[22]                   ; uart_top:uart_top_m0|wait_cnt[22]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[16]                   ; uart_top:uart_top_m0|wait_cnt[16]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[12]                   ; uart_top:uart_top_m0|wait_cnt[12]                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[10]                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[30]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[20]                   ; uart_top:uart_top_m0|wait_cnt[20]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[18]                   ; uart_top:uart_top_m0|wait_cnt[18]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[24]                   ; uart_top:uart_top_m0|wait_cnt[24]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; uart_top:uart_top_m0|wait_cnt[28]                   ; uart_top:uart_top_m0|wait_cnt[28]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; uart_top:uart_top_m0|wait_cnt[26]                   ; uart_top:uart_top_m0|wait_cnt[26]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; uart_top:uart_top_m0|send_cnt[3]                    ; uart_top:uart_top_m0|send_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; uart_top:uart_top_m0|wait_cnt[0]                    ; uart_top:uart_top_m0|wait_cnt[0]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.436      ;
; 0.320 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.441      ;
; 0.323 ; uart_top:uart_top_m0|send_cnt[0]                    ; uart_top:uart_top_m0|send_cnt[0]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.444      ;
; 0.325 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.446      ;
; 0.351 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.472      ;
; 0.373 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.494      ;
; 0.373 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.494      ;
; 0.387 ; uart_top:uart_top_m0|send_cnt[0]                    ; uart_top:uart_top_m0|send_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.508      ;
; 0.387 ; uart_top:uart_top_m0|send_cnt[0]                    ; uart_top:uart_top_m0|send_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.508      ;
; 0.401 ; uart_top:uart_top_m0|send_data[2]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[2] ; clk          ; clk         ; 0.000        ; 0.043      ; 0.528      ;
; 0.404 ; uart_top:uart_top_m0|send_data[1]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[1] ; clk          ; clk         ; 0.000        ; 0.043      ; 0.531      ;
; 0.410 ; uart_top:uart_top_m0|send_data[6]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[6] ; clk          ; clk         ; 0.000        ; 0.043      ; 0.537      ;
; 0.419 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.540      ;
; 0.423 ; uart_top:uart_top_m0|send_data[5]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[5] ; clk          ; clk         ; 0.000        ; 0.043      ; 0.550      ;
; 0.429 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.549      ;
; 0.439 ; uart_top:uart_top_m0|send_en                        ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.561      ;
; 0.446 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.569      ;
; 0.451 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; uart_top:uart_top_m0|send_cnt[5]                    ; uart_top:uart_top_m0|send_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; uart_top:uart_top_m0|wait_cnt[13]                   ; uart_top:uart_top_m0|wait_cnt[14]                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.573      ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                    ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.186 ; rgb_timing:rgb_timing_m0|h_active         ; rgb_timing:rgb_timing_m0|h_active                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rgb_timing:rgb_timing_m0|rgb_hs           ; rgb_timing:rgb_timing_m0|rgb_hs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[50]     ; thres_scan:thres_scan_m0|bar_data[50]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[44]     ; thres_scan:thres_scan_m0|bar_data[44]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[57]     ; thres_scan:thres_scan_m0|bar_data[57]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[3]      ; thres_scan:thres_scan_m0|bar_data[3]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[62]     ; thres_scan:thres_scan_m0|bar_data[62]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rgb_timing:rgb_timing_m0|v_active         ; rgb_timing:rgb_timing_m0|v_active                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rgb_timing:rgb_timing_m0|rgb_vs           ; rgb_timing:rgb_timing_m0|rgb_vs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[87]     ; thres_scan:thres_scan_m0|bar_data[87]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|scan_en          ; thres_scan:thres_scan_m0|scan_en                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.269 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a13~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.600      ;
; 0.284 ; rgb_timing:rgb_timing_m0|v_cnt[9]         ; rgb_timing:rgb_timing_m0|rgb_y[9]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.403      ;
; 0.297 ; rgb_timing:rgb_timing_m0|h_cnt[11]        ; rgb_timing:rgb_timing_m0|h_cnt[11]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; rgb_timing:rgb_timing_m0|v_cnt[11]        ; rgb_timing:rgb_timing_m0|v_cnt[11]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; rgb_timing:rgb_timing_m0|h_cnt[10]        ; rgb_timing:rgb_timing_m0|h_cnt[10]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.300 ; rgb_timing:rgb_timing_m0|v_cnt[10]        ; rgb_timing:rgb_timing_m0|v_cnt[10]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; rgb_timing:rgb_timing_m0|v_cnt[3]         ; rgb_timing:rgb_timing_m0|rgb_vs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.304 ; thres_scan:thres_scan_m0|bar_bit_witdh[1] ; thres_scan:thres_scan_m0|bar_bit_witdh[1]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; thres_scan:thres_scan_m0|bar_bit_witdh[3] ; thres_scan:thres_scan_m0|bar_bit_witdh[3]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; thres_scan:thres_scan_m0|bar_bit_witdh[6] ; thres_scan:thres_scan_m0|bar_bit_witdh[6]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; rgb_timing:rgb_timing_m0|h_cnt[5]         ; rgb_timing:rgb_timing_m0|h_cnt[5]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; rgb_timing:rgb_timing_m0|h_cnt[1]         ; rgb_timing:rgb_timing_m0|h_cnt[1]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; thres_scan:thres_scan_m0|bar_bit_witdh[2] ; thres_scan:thres_scan_m0|bar_bit_witdh[2]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; thres_scan:thres_scan_m0|bar_bit_witdh[5] ; thres_scan:thres_scan_m0|bar_bit_witdh[5]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; rgb_timing:rgb_timing_m0|h_cnt[6]         ; rgb_timing:rgb_timing_m0|h_cnt[6]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; rgb_timing:rgb_timing_m0|h_cnt[4]         ; rgb_timing:rgb_timing_m0|h_cnt[4]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; thres_scan:thres_scan_m0|bar_bit_witdh[4] ; thres_scan:thres_scan_m0|bar_bit_witdh[4]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.309 ; rgb_timing:rgb_timing_m0|h_cnt[8]         ; rgb_timing:rgb_timing_m0|h_cnt[8]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; rgb_timing:rgb_timing_m0|h_cnt[7]         ; rgb_timing:rgb_timing_m0|h_cnt[7]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; rgb_timing:rgb_timing_m0|v_cnt[9]         ; rgb_timing:rgb_timing_m0|v_cnt[9]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; rgb_timing:rgb_timing_m0|v_cnt[7]         ; rgb_timing:rgb_timing_m0|v_cnt[7]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; rgb_timing:rgb_timing_m0|v_cnt[6]         ; rgb_timing:rgb_timing_m0|v_cnt[6]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.317 ; rgb_timing:rgb_timing_m0|v_cnt[0]         ; rgb_timing:rgb_timing_m0|v_cnt[0]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; rgb_timing:rgb_timing_m0|rgb_x[1]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a11~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.657      ;
; 0.326 ; thres_scan:thres_scan_m0|bar_bit_witdh[0] ; thres_scan:thres_scan_m0|bar_bit_witdh[0]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.447      ;
; 0.348 ; thres_scan:thres_scan_m0|bar_data[7]      ; thres_scan:thres_scan_m0|bar_data[7]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.468      ;
; 0.348 ; thres_scan:thres_scan_m0|bar_data[42]     ; thres_scan:thres_scan_m0|bar_data[42]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.469      ;
; 0.352 ; thres_scan:thres_scan_m0|bar_data[4]      ; thres_scan:thres_scan_m0|bar_data[4]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.472      ;
; 0.353 ; thres_scan:thres_scan_m0|bar_data[81]     ; thres_scan:thres_scan_m0|bar_data[81]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.473      ;
; 0.353 ; thres_scan:thres_scan_m0|bar_data[8]      ; thres_scan:thres_scan_m0|bar_data[8]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.473      ;
; 0.354 ; thres_scan:thres_scan_m0|bar_data[15]     ; thres_scan:thres_scan_m0|bar_data[15]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.474      ;
; 0.357 ; thres_scan:thres_scan_m0|bar_data[17]     ; thres_scan:thres_scan_m0|bar_data[17]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.477      ;
; 0.360 ; thres_scan:thres_scan_m0|bar_data[16]     ; thres_scan:thres_scan_m0|bar_data[16]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.480      ;
; 0.360 ; thres_scan:thres_scan_m0|bar_data[35]     ; thres_scan:thres_scan_m0|bar_data[35]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.480      ;
; 0.360 ; thres_scan:thres_scan_m0|bar_data[66]     ; thres_scan:thres_scan_m0|bar_data[66]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.480      ;
; 0.362 ; thres_scan:thres_scan_m0|bar_data[77]     ; thres_scan:thres_scan_m0|bar_data[77]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.482      ;
; 0.371 ; rgb_timing:rgb_timing_m0|v_cnt[5]         ; rgb_timing:rgb_timing_m0|v_cnt[5]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.491      ;
; 0.373 ; rgb_timing:rgb_timing_m0|v_cnt[1]         ; rgb_timing:rgb_timing_m0|rgb_y[1]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.492      ;
; 0.376 ; rgb_timing:rgb_timing_m0|rgb_x[1]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.714      ;
; 0.376 ; rgb_timing:rgb_timing_m0|v_cnt[6]         ; rgb_timing:rgb_timing_m0|rgb_y[6]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.495      ;
; 0.379 ; rgb_timing:rgb_timing_m0|h_cnt[2]         ; rgb_timing:rgb_timing_m0|rgb_hs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.500      ;
; 0.384 ; rgb_timing:rgb_timing_m0|v_cnt[5]         ; rgb_timing:rgb_timing_m0|rgb_y[5]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.503      ;
; 0.390 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a9~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.724      ;
; 0.390 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a4~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.727      ;
; 0.391 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a6~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.724      ;
; 0.392 ; rgb_timing:rgb_timing_m0|rgb_x[1]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.727      ;
; 0.392 ; rgb_timing:rgb_timing_m0|v_cnt[7]         ; rgb_timing:rgb_timing_m0|rgb_y[7]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.511      ;
; 0.395 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.730      ;
; 0.397 ; rgb_timing:rgb_timing_m0|rgb_x[1]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a9~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.731      ;
; 0.399 ; rgb_timing:rgb_timing_m0|v_cnt[3]         ; rgb_timing:rgb_timing_m0|rgb_y[3]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.518      ;
; 0.407 ; thres_scan:thres_scan_m0|bar_data[58]     ; thres_scan:thres_scan_m0|bar_data[58]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.527      ;
; 0.407 ; rgb_timing:rgb_timing_m0|rgb_x[3]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.745      ;
; 0.409 ; thres_scan:thres_scan_m0|bar_data[85]     ; thres_scan:thres_scan_m0|bar_data[85]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.529      ;
; 0.410 ; thres_scan:thres_scan_m0|bar_data[19]     ; thres_scan:thres_scan_m0|bar_data[19]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.530      ;
; 0.411 ; thres_scan:thres_scan_m0|bar_data[71]     ; thres_scan:thres_scan_m0|bar_data[71]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.531      ;
; 0.411 ; rgb_timing:rgb_timing_m0|rgb_x[3]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a14~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.746      ;
; 0.412 ; thres_scan:thres_scan_m0|bar_data[26]     ; thres_scan:thres_scan_m0|bar_data[26]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.532      ;
; 0.413 ; rgb_timing:rgb_timing_m0|rgb_x[6]         ; thres_scan:thres_scan_m0|bar_left[6]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.537      ;
; 0.417 ; thres_scan:thres_scan_m0|bar_data[31]     ; thres_scan:thres_scan_m0|bar_data[31]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.538      ;
; 0.417 ; thres_scan:thres_scan_m0|bar_data[22]     ; thres_scan:thres_scan_m0|bar_data[22]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.537      ;
; 0.418 ; thres_scan:thres_scan_m0|bar_data[61]     ; thres_scan:thres_scan_m0|bar_data[61]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.538      ;
; 0.421 ; thres_scan:thres_scan_m0|bar_data[14]     ; thres_scan:thres_scan_m0|bar_data[14]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.541      ;
; 0.421 ; rgb_timing:rgb_timing_m0|rgb_x[2]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.759      ;
; 0.422 ; rgb_timing:rgb_timing_m0|rgb_x[7]         ; thres_scan:thres_scan_m0|bar_left[7]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.546      ;
; 0.423 ; thres_scan:thres_scan_m0|bar_data[76]     ; thres_scan:thres_scan_m0|bar_data[76]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.543      ;
; 0.425 ; rgb_timing:rgb_timing_m0|v_cnt[1]         ; rgb_timing:rgb_timing_m0|rgb_vs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.544      ;
; 0.426 ; rgb_timing:rgb_timing_m0|rgb_x[5]         ; thres_scan:thres_scan_m0|bar_right[5]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.548      ;
; 0.427 ; rgb_timing:rgb_timing_m0|rgb_x[4]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.765      ;
; 0.428 ; rgb_timing:rgb_timing_m0|v_cnt[1]         ; rgb_timing:rgb_timing_m0|rgb_y[2]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.547      ;
; 0.434 ; rgb_timing:rgb_timing_m0|h_cnt[9]         ; rgb_timing:rgb_timing_m0|rgb_x[9]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.547      ;
; 0.436 ; rgb_timing:rgb_timing_m0|rgb_x[3]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a9~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.770      ;
; 0.438 ; rgb_timing:rgb_timing_m0|rgb_x[8]         ; thres_scan:thres_scan_m0|bar_right[8]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.560      ;
; 0.447 ; thres_scan:thres_scan_m0|bar_data[43]     ; thres_scan:thres_scan_m0|bar_data[43]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_gga1:auto_generated|ram_block1a3~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.785      ;
; 0.448 ; thres_scan:thres_scan_m0|bar_data[9]      ; thres_scan:thres_scan_m0|bar_data[9]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; thres_scan:thres_scan_m0|bar_data[70]     ; thres_scan:thres_scan_m0|bar_data[70]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; thres_scan:thres_scan_m0|bar_data[13]     ; thres_scan:thres_scan_m0|bar_data[13]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.569      ;
; 0.450 ; thres_scan:thres_scan_m0|bar_data[91]     ; thres_scan:thres_scan_m0|bar_data[91]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.570      ;
; 0.450 ; thres_scan:thres_scan_m0|bar_data[10]     ; thres_scan:thres_scan_m0|bar_data[10]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.570      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_bit_witdh[1] ; thres_scan:thres_scan_m0|bar_bit_witdh[2]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; rgb_timing:rgb_timing_m0|h_cnt[5]         ; rgb_timing:rgb_timing_m0|h_cnt[6]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_bit_witdh[3] ; thres_scan:thres_scan_m0|bar_bit_witdh[4]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; thres_scan:thres_scan_m0|bar_data[39]     ; thres_scan:thres_scan_m0|bar_data[39]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; thres_scan:thres_scan_m0|bar_data[5]      ; thres_scan:thres_scan_m0|bar_data[5]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; thres_scan:thres_scan_m0|bar_bit_witdh[5] ; thres_scan:thres_scan_m0|bar_bit_witdh[6]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; rgb_timing:rgb_timing_m0|h_cnt[3]         ; rgb_timing:rgb_timing_m0|h_cnt[4]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; thres_scan:thres_scan_m0|bar_data[11]     ; thres_scan:thres_scan_m0|bar_data[11]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; thres_scan:thres_scan_m0|bar_data[74]     ; thres_scan:thres_scan_m0|bar_data[74]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; -5.428  ; 0.186 ; N/A      ; N/A     ; 9.435               ;
;  clk                                                    ; -5.428  ; 0.186 ; N/A      ; N/A     ; 9.435               ;
;  sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 75.782  ; 0.186 ; N/A      ; N/A     ; 55.226              ;
; Design-wide TNS                                         ; -39.93  ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                    ; -39.930 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_de        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_rgb[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+--------------------------------------------------------+--------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+--------------+----------+----------+----------+
; clk                                                    ; clk                                                    ; 3464         ; 0        ; 0        ; 0        ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk                                                    ; 312          ; 0        ; 0        ; 0        ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+--------------------------------------------------------+--------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+--------------+----------+----------+----------+
; clk                                                    ; clk                                                    ; 3464         ; 0        ; 0        ; 0        ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk                                                    ; 312          ; 0        ; 0        ; 0        ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 790   ; 790  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                      ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+-------------+
; Target                                                 ; Clock                                                  ; Type      ; Status      ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+-------------+
; clk                                                    ; clk                                                    ; Base      ; Constrained ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; lcd_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_de      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_hs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_vs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; lcd_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_de      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_hs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_vs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Apr 25 21:20:34 2023
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {sys_pll_m0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name {sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]} {sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.428
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.428             -39.930 clk 
    Info (332119):    75.782               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 clk 
    Info (332119):     0.453               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.780
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.780               0.000 clk 
    Info (332119):    55.250               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.166
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.166             -38.157 clk 
    Info (332119):    78.793               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clk 
    Info (332119):     0.401               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.771
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.771               0.000 clk 
    Info (332119):    55.226               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.417             -10.195 clk 
    Info (332119):    95.851               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clk 
    Info (332119):     0.186               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.435
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.435               0.000 clk 
    Info (332119):    55.288               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Tue Apr 25 21:20:35 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


