{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445989358629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445989358629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 19:42:38 2015 " "Processing started: Tue Oct 27 19:42:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445989358629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445989358629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_single -c mips_single " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_single -c mips_single" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445989358629 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1445989358990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/reg_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/reg_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bit-arch " "Found design unit 1: reg_bit-arch" {  } { { "../reg_bit.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/reg_bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359832 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_bit " "Found entity 1: reg_bit" {  } { { "../reg_bit.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/reg_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445989359832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-arch " "Found design unit 1: control-arch" {  } { { "../control.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359835 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../control.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445989359835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-arch " "Found design unit 1: program_counter-arch" {  } { { "../program_counter.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/program_counter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359838 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../program_counter.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/program_counter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445989359838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-arch " "Found design unit 1: mux2-arch" {  } { { "../mux2.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mux2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359842 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../mux2.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mux2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445989359842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/lib.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lib " "Found design unit 1: lib" {  } { { "../lib.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/lib.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359844 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lib-body " "Found design unit 2: lib-body" {  } { { "../lib.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/lib.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445989359844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-arch " "Found design unit 1: reg_file-arch" {  } { { "../reg_file.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/reg_file.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359861 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../reg_file.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/reg_file.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445989359861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "../reg.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359866 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../reg.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445989359866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-arch " "Found design unit 1: mux4-arch" {  } { { "../mux4.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mux4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359879 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../mux4.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mux4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445989359879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/mips_single.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/mips_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_single-arch " "Found design unit 1: mips_single-arch" {  } { { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359881 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_single " "Found entity 1: mips_single" {  } { { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445989359881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender-arch " "Found design unit 1: extender-arch" {  } { { "../extender.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/extender.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359886 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "../extender.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/extender.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445989359886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/cla4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/cla4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4-arch " "Found design unit 1: cla4-arch" {  } { { "../cla4.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/cla4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359893 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "../cla4.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/cla4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445989359893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control-arch " "Found design unit 1: alu_control-arch" {  } { { "../alu_control.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/alu_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359907 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "../alu_control.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/alu_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445989359907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "../alu.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/alu.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359910 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445989359910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/colin/documents/uf/fall 2015/digital computer architecture/lab 3/add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-arch " "Found design unit 1: add-arch" {  } { { "../add.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/add.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359924 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "../add.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/add.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445989359924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-SYN " "Found design unit 1: data_memory-SYN" {  } { { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359927 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445989359927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_memory-SYN " "Found design unit 1: instr_memory-SYN" {  } { { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359929 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989359929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445989359929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_single " "Elaborating entity \"mips_single\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1445989360148 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_carry mips_single.vhd(40) " "Verilog HDL or VHDL warning at mips_single.vhd(40): object \"alu_carry\" assigned a value but never read" {  } { { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1445989360153 "|mips_single"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_sign mips_single.vhd(42) " "Verilog HDL or VHDL warning at mips_single.vhd(42): object \"alu_sign\" assigned a value but never read" {  } { { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1445989360153 "|mips_single"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_overflow mips_single.vhd(43) " "Verilog HDL or VHDL warning at mips_single.vhd(43): object \"alu_overflow\" assigned a value but never read" {  } { { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1445989360153 "|mips_single"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory instr_memory:U_INSTR_MEMORY " "Elaborating entity \"instr_memory\" for hierarchy \"instr_memory:U_INSTR_MEMORY\"" {  } { { "../mips_single.vhd" "U_INSTR_MEMORY" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "instr_memory.vhd" "altsyncram_component" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989360269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component " "Instantiated megafunction \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TEST.mif " "Parameter \"init_file\" = \"TEST.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360270 ""}  } { { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1445989360270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ogs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ogs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ogs3 " "Found entity 1: altsyncram_ogs3" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989360369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445989360369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ogs3 instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated " "Elaborating entity \"altsyncram_ogs3\" for hierarchy \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:U_PC " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:U_PC\"" {  } { { "../mips_single.vhd" "U_PC" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bit program_counter:U_PC\|reg_bit:U_DELAY_CYCLE " "Elaborating entity \"reg_bit\" for hierarchy \"program_counter:U_PC\|reg_bit:U_DELAY_CYCLE\"" {  } { { "../program_counter.vhd" "U_DELAY_CYCLE" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/program_counter.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg program_counter:U_PC\|reg:U_REG " "Elaborating entity \"reg\" for hierarchy \"program_counter:U_PC\|reg:U_REG\"" {  } { { "../program_counter.vhd" "U_REG" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/program_counter.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add program_counter:U_PC\|add:U_PC_ADD_1 " "Elaborating entity \"add\" for hierarchy \"program_counter:U_PC\|add:U_PC_ADD_1\"" {  } { { "../program_counter.vhd" "U_PC_ADD_1" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/program_counter.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 program_counter:U_PC\|add:U_PC_ADD_1\|cla4:\\U_ADD:1:U_CLA4 " "Elaborating entity \"cla4\" for hierarchy \"program_counter:U_PC\|add:U_PC_ADD_1\|cla4:\\U_ADD:1:U_CLA4\"" {  } { { "../add.vhd" "\\U_ADD:1:U_CLA4" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/add.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 program_counter:U_PC\|mux2:U_BRANCH_MUX " "Elaborating entity \"mux2\" for hierarchy \"program_counter:U_PC\|mux2:U_BRANCH_MUX\"" {  } { { "../program_counter.vhd" "U_BRANCH_MUX" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/program_counter.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:U_CONTROL " "Elaborating entity \"control\" for hierarchy \"control:U_CONTROL\"" {  } { { "../mips_single.vhd" "U_CONTROL" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:U_DEST_MUX " "Elaborating entity \"mux2\" for hierarchy \"mux2:U_DEST_MUX\"" {  } { { "../mips_single.vhd" "U_DEST_MUX" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:U_REG_FILE " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:U_REG_FILE\"" {  } { { "../mips_single.vhd" "U_REG_FILE" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender extender:U_EXTENDER " "Elaborating entity \"extender\" for hierarchy \"extender:U_EXTENDER\"" {  } { { "../mips_single.vhd" "U_EXTENDER" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:U_ALU_CONTROL " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:U_ALU_CONTROL\"" {  } { { "../mips_single.vhd" "U_ALU_CONTROL" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:U_ALU " "Elaborating entity \"alu\" for hierarchy \"alu:U_ALU\"" {  } { { "../mips_single.vhd" "U_ALU" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 alu:U_ALU\|mux4:U_MUX4 " "Elaborating entity \"mux4\" for hierarchy \"alu:U_ALU\|mux4:U_MUX4\"" {  } { { "../alu.vhd" "U_MUX4" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/alu.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:U_DATA_MEMORY " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:U_DATA_MEMORY\"" {  } { { "../mips_single.vhd" "U_DATA_MEMORY" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "data_memory.vhd" "altsyncram_component" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989360966 ""}  } { { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1445989360966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qhp3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qhp3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qhp3 " "Found entity 1: altsyncram_qhp3" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445989361034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445989361034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qhp3 data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated " "Elaborating entity \"altsyncram_qhp3\" for hierarchy \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445989361035 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[0\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[1\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[2\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[3\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[4\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[5\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[6\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[7\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[8\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[9\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[10\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[11\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[12\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[13\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[14\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[15\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[16\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[17\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[18\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[19\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[20\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[21\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[22\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[23\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[24\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[25\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[26\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[27\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[28\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[29\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 675 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[30\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[31\] " "Synthesized away node \"data_memory:U_DATA_MEMORY\|altsyncram:altsyncram_component\|altsyncram_qhp3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_qhp3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_qhp3.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd" 62 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|data_memory:U_DATA_MEMORY|altsyncram:altsyncram_component|altsyncram_qhp3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[0\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[1\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[2\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[3\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[4\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[5\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[6\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[7\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[8\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[9\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[10\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[11\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[12\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[13\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[14\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[15\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[16\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[17\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[18\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 432 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[19\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[20\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[21\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[22\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[23\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[24\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[25\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 586 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[26\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[27\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[28\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[29\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 674 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[30\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 696 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[31\] " "Synthesized away node \"instr_memory:U_INSTR_MEMORY\|altsyncram:altsyncram_component\|altsyncram_ogs3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_ogs3.tdf" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/db/altsyncram_ogs3.tdf" 718 2 0 } } { "altsyncram.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instr_memory.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd" 60 0 0 } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361315 "|mips_single|instr_memory:U_INSTR_MEMORY|altsyncram:altsyncram_component|altsyncram_ogs3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1445989361315 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1445989361315 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1106 " "1106 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1445989361804 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1445989361981 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989361981 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989362042 "|mips_single|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_clk " "No output dependent on input pin \"mem_clk\"" {  } { { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989362042 "|mips_single|mem_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445989362042 "|mips_single|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1445989362042 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1445989362042 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1445989362042 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1445989362042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445989362081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 19:42:42 2015 " "Processing ended: Tue Oct 27 19:42:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445989362081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445989362081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445989362081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445989362081 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445989363690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445989363691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 19:42:43 2015 " "Processing started: Tue Oct 27 19:42:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445989363691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1445989363691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mips_single -c mips_single " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mips_single -c mips_single" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1445989363691 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1445989363808 ""}
{ "Info" "0" "" "Project  = mips_single" {  } {  } 0 0 "Project  = mips_single" 0 0 "Fitter" 0 0 1445989363809 ""}
{ "Info" "0" "" "Revision = mips_single" {  } {  } 0 0 "Revision = mips_single" 0 0 "Fitter" 0 0 1445989363809 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1445989363897 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mips_single EP4CGX150DF31I7 " "Selected device EP4CGX150DF31I7 for design \"mips_single\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1445989363906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1445989363966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1445989363967 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1445989363967 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1445989364146 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1445989364168 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31C7 " "Device EP4CGX150DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1445989364754 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1445989364754 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1445989364754 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1445989364754 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1445989364754 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1445989364758 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1445989364758 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1445989364758 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1445989364758 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1445989364758 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1445989364758 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1445989364760 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 14 0 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1445989367452 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_clk " "Pin mem_clk not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_clk } } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 15 0 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1445989367452 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { rst } } } { "../mips_single.vhd" "" { Text "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd" 16 0 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1445989367452 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1445989367452 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips_single.sdc " "Synopsys Design Constraints File file not found: 'mips_single.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1445989368638 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1445989368639 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1445989368639 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1445989368640 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1445989368640 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1445989368640 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1445989368640 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1445989368642 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1445989368642 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1445989368642 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1445989368643 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1445989368643 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1445989368643 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1445989368644 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1445989368644 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1445989368644 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1445989368644 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1445989368644 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 3 0 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 3 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1445989368646 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1445989368646 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1445989368646 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445989368649 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445989368649 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445989368649 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445989368649 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445989368649 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 82 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  82 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445989368649 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 66 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445989368649 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445989368649 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 80 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445989368649 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445989368649 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445989368649 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445989368649 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445989368649 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1445989368649 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1445989368649 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1445989368656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1445989374339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1445989374554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1445989374562 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1445989375186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1445989375186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1445989375450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33" {  } { { "loc" "" { Generic "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33"} 0 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1445989378922 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1445989378922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1445989379399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1445989379400 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1445989379400 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1445989379400 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1445989379432 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1445989379523 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1445989379901 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1445989379967 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1445989380342 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1445989380672 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/output_files/mips_single.fit.smsg " "Generated suppressed messages file C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/output_files/mips_single.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1445989382548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1063 " "Peak virtual memory: 1063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445989382923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 19:43:02 2015 " "Processing ended: Tue Oct 27 19:43:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445989382923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445989382923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445989382923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1445989382923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1445989384328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445989384328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 19:43:04 2015 " "Processing started: Tue Oct 27 19:43:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445989384328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1445989384328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mips_single -c mips_single " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mips_single -c mips_single" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1445989384328 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1445989388298 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1445989388433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "551 " "Peak virtual memory: 551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445989390062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 19:43:10 2015 " "Processing ended: Tue Oct 27 19:43:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445989390062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445989390062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445989390062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1445989390062 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1445989390682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1445989392142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445989392143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 19:43:11 2015 " "Processing started: Tue Oct 27 19:43:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445989392143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445989392143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mips_single -c mips_single " "Command: quartus_sta mips_single -c mips_single" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445989392143 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1445989392223 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1445989392337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445989392337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445989392407 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445989392407 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips_single.sdc " "Synopsys Design Constraints File file not found: 'mips_single.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1445989392737 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1445989392737 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1445989392737 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1445989392738 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1445989392738 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1445989392738 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1445989392739 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1445989392745 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Quartus II" 0 0 1445989392748 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445989392749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445989392760 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445989392763 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445989392767 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445989392770 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445989392773 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1445989392782 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1445989392807 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1445989394038 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1445989394078 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1445989394078 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1445989394078 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1445989394078 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445989394078 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445989394088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445989394091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445989394104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445989394108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445989394112 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1445989394122 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1445989394259 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1445989394260 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1445989394260 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1445989394260 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445989394264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445989394267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445989394270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445989394274 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1445989394278 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445989394634 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445989394634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "582 " "Peak virtual memory: 582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445989394680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 19:43:14 2015 " "Processing ended: Tue Oct 27 19:43:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445989394680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445989394680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445989394680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445989394680 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445989396111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445989396111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 19:43:16 2015 " "Processing started: Tue Oct 27 19:43:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445989396111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445989396111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mips_single -c mips_single " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mips_single -c mips_single" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445989396111 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_single_7_1200mv_100c_slow.vho C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/simulation/modelsim/ simulation " "Generated file mips_single_7_1200mv_100c_slow.vho in folder \"C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445989396574 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_single_7_1200mv_-40c_slow.vho C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/simulation/modelsim/ simulation " "Generated file mips_single_7_1200mv_-40c_slow.vho in folder \"C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445989396600 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_single_min_1200mv_-40c_fast.vho C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/simulation/modelsim/ simulation " "Generated file mips_single_min_1200mv_-40c_fast.vho in folder \"C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445989396620 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_single.vho C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/simulation/modelsim/ simulation " "Generated file mips_single.vho in folder \"C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445989396646 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_single_7_1200mv_100c_vhd_slow.sdo C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/simulation/modelsim/ simulation " "Generated file mips_single_7_1200mv_100c_vhd_slow.sdo in folder \"C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445989396666 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_single_7_1200mv_-40c_vhd_slow.sdo C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/simulation/modelsim/ simulation " "Generated file mips_single_7_1200mv_-40c_vhd_slow.sdo in folder \"C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445989396689 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_single_min_1200mv_-40c_vhd_fast.sdo C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/simulation/modelsim/ simulation " "Generated file mips_single_min_1200mv_-40c_vhd_fast.sdo in folder \"C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445989396711 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_single_vhd.sdo C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/simulation/modelsim/ simulation " "Generated file mips_single_vhd.sdo in folder \"C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445989396729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445989396780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 19:43:16 2015 " "Processing ended: Tue Oct 27 19:43:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445989396780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445989396780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445989396780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445989396780 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 85 s " "Quartus II Full Compilation was successful. 0 errors, 85 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445989397393 ""}
