MESSAGE "File: D:\FPGA\atlys_sdr\active_hdl\tx_path_tb\src\tx_path_tb.vhd" 
MESSAGE "Compile Entity "tx_path_tb"" 
MESSAGE "Compile Architecture "sim" of Entity "tx_path_tb"" 
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]" 
