<stg><name>filter_kernel_Pipeline_VITIS_LOOP_48_1</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %mux_case_014216 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_014216"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %mux_case_116225 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_116225"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %mux_case_218234 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_218234"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %mux_case_032243 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_032243"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %mux_case_134252 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_134252"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %mux_case_236261 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_236261"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %mux_case_097270 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_097270"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %mux_case_199279 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_199279"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %mux_case_2101288 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_2101288"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %filter, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter, void @empty_6, i32 0, i32 0, void @empty_26, i32 1, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:12 %store_ln48 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %VITIS_LOOP_49_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_49_2:0 %i_1 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_49_2:1 %icmp_ln48 = icmp_eq  i2 %i_1, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_49_2:2 %add_ln48 = add i2 %i_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_49_2:3 %br_ln48 = br i1 %icmp_ln48, void %VITIS_LOOP_49_2.split, void %for.end13.exitStub

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="2">
<![CDATA[
VITIS_LOOP_49_2.split:0 %zext_ln53 = zext i2 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_49_2.split:1 %p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_49_2.split:2 %sub_ln53 = sub i4 %p_shl, i4 %zext_ln53

]]></Node>
<StgValue><ssdm name="sub_ln53"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_49_2.split:3 %zext_ln53_1 = zext i4 %sub_ln53

]]></Node>
<StgValue><ssdm name="zext_ln53_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_49_2.split:4 %trunc_ln53 = trunc i4 %sub_ln53

]]></Node>
<StgValue><ssdm name="trunc_ln53"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_49_2.split:5 %filter_addr = getelementptr i32 %filter, i64 0, i64 %zext_ln53_1

]]></Node>
<StgValue><ssdm name="filter_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_49_2.split:15 %filter_load = load i4 %filter_addr

]]></Node>
<StgValue><ssdm name="filter_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
VITIS_LOOP_49_2.split:21 %switch_ln53 = switch i2 %i_1, void %arrayidx1029.2.case.2, i2 0, void %VITIS_LOOP_49_2.split.arrayidx1029.2.exit_crit_edge, i2 1, void %arrayidx1029.2.case.1

]]></Node>
<StgValue><ssdm name="switch_ln53"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1029.2.exit:0 %store_ln48 = store i2 %add_ln48, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1029.2.exit:1 %br_ln48 = br void %VITIS_LOOP_49_2

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
for.end13.exitStub:0 %mux_case_014216_load = load i32 %mux_case_014216

]]></Node>
<StgValue><ssdm name="mux_case_014216_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
for.end13.exitStub:1 %mux_case_116225_load = load i32 %mux_case_116225

]]></Node>
<StgValue><ssdm name="mux_case_116225_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
for.end13.exitStub:2 %mux_case_218234_load = load i32 %mux_case_218234

]]></Node>
<StgValue><ssdm name="mux_case_218234_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
for.end13.exitStub:3 %mux_case_032243_load = load i32 %mux_case_032243

]]></Node>
<StgValue><ssdm name="mux_case_032243_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
for.end13.exitStub:4 %mux_case_134252_load = load i32 %mux_case_134252

]]></Node>
<StgValue><ssdm name="mux_case_134252_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
for.end13.exitStub:5 %mux_case_236261_load = load i32 %mux_case_236261

]]></Node>
<StgValue><ssdm name="mux_case_236261_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
for.end13.exitStub:6 %mux_case_097270_load = load i32 %mux_case_097270

]]></Node>
<StgValue><ssdm name="mux_case_097270_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
for.end13.exitStub:7 %mux_case_199279_load = load i32 %mux_case_199279

]]></Node>
<StgValue><ssdm name="mux_case_199279_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
for.end13.exitStub:8 %mux_case_2101288_load = load i32 %mux_case_2101288

]]></Node>
<StgValue><ssdm name="mux_case_2101288_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end13.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_2101288_out, i32 %mux_case_2101288_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end13.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_199279_out, i32 %mux_case_199279_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end13.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_097270_out, i32 %mux_case_097270_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end13.exitStub:12 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_236261_out, i32 %mux_case_236261_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end13.exitStub:13 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_134252_out, i32 %mux_case_134252_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end13.exitStub:14 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_032243_out, i32 %mux_case_032243_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end13.exitStub:15 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_218234_out, i32 %mux_case_218234_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end13.exitStub:16 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_116225_out, i32 %mux_case_116225_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end13.exitStub:17 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_014216_out, i32 %mux_case_014216_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0">
<![CDATA[
for.end13.exitStub:18 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_49_2.split:6 %add_ln53 = add i3 %trunc_ln53, i3 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_49_2.split:7 %zext_ln53_2 = zext i3 %add_ln53

]]></Node>
<StgValue><ssdm name="zext_ln53_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_49_2.split:8 %filter_addr_1 = getelementptr i32 %filter, i64 0, i64 %zext_ln53_2

]]></Node>
<StgValue><ssdm name="filter_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_49_2.split:15 %filter_load = load i4 %filter_addr

]]></Node>
<StgValue><ssdm name="filter_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_49_2.split:16 %filter_local = bitcast i32 %filter_load

]]></Node>
<StgValue><ssdm name="filter_local"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_49_2.split:17 %filter_load_1 = load i4 %filter_addr_1

]]></Node>
<StgValue><ssdm name="filter_load_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx1029.2.case.1:2 %store_ln53 = store i32 %filter_local, i32 %mux_case_116225

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_49_2.split.arrayidx1029.2.exit_crit_edge:2 %store_ln53 = store i32 %filter_local, i32 %mux_case_014216

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="i_1" val="!0"/>
<literal name="i_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx1029.2.case.2:2 %store_ln53 = store i32 %filter_local, i32 %mux_case_218234

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_49_2.split:9 %add_ln53_1 = add i4 %sub_ln53, i4 2

]]></Node>
<StgValue><ssdm name="add_ln53_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_49_2.split:10 %zext_ln53_3 = zext i4 %add_ln53_1

]]></Node>
<StgValue><ssdm name="zext_ln53_3"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_49_2.split:11 %filter_addr_2 = getelementptr i32 %filter, i64 0, i64 %zext_ln53_3

]]></Node>
<StgValue><ssdm name="filter_addr_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_49_2.split:17 %filter_load_1 = load i4 %filter_addr_1

]]></Node>
<StgValue><ssdm name="filter_load_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_49_2.split:18 %filter_local_1 = bitcast i32 %filter_load_1

]]></Node>
<StgValue><ssdm name="filter_local_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_49_2.split:19 %filter_load_2 = load i4 %filter_addr_2

]]></Node>
<StgValue><ssdm name="filter_load_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx1029.2.case.1:1 %store_ln53 = store i32 %filter_local_1, i32 %mux_case_134252

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_49_2.split.arrayidx1029.2.exit_crit_edge:1 %store_ln53 = store i32 %filter_local_1, i32 %mux_case_032243

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="i_1" val="!0"/>
<literal name="i_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx1029.2.case.2:1 %store_ln53 = store i32 %filter_local_1, i32 %mux_case_236261

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_49_2.split:12 %specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26

]]></Node>
<StgValue><ssdm name="specpipeline_ln48"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_49_2.split:13 %speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln48"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_49_2.split:14 %specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_49_2.split:19 %filter_load_2 = load i4 %filter_addr_2

]]></Node>
<StgValue><ssdm name="filter_load_2"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_49_2.split:20 %filter_local_2 = bitcast i32 %filter_load_2

]]></Node>
<StgValue><ssdm name="filter_local_2"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx1029.2.case.1:0 %store_ln53 = store i32 %filter_local_2, i32 %mux_case_199279

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1029.2.case.1:3 %br_ln53 = br void %arrayidx1029.2.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_49_2.split.arrayidx1029.2.exit_crit_edge:0 %store_ln53 = store i32 %filter_local_2, i32 %mux_case_097270

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_49_2.split.arrayidx1029.2.exit_crit_edge:3 %br_ln53 = br void %arrayidx1029.2.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_1" val="!0"/>
<literal name="i_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx1029.2.case.2:0 %store_ln53 = store i32 %filter_local_2, i32 %mux_case_2101288

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_1" val="!0"/>
<literal name="i_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1029.2.case.2:3 %br_ln53 = br void %arrayidx1029.2.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="102" name="filter" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="filter"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="mux_case_2101288_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="mux_case_2101288_out"/></StgValue>
</port>
<port id="104" name="mux_case_199279_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="mux_case_199279_out"/></StgValue>
</port>
<port id="105" name="mux_case_097270_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="mux_case_097270_out"/></StgValue>
</port>
<port id="106" name="mux_case_236261_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="mux_case_236261_out"/></StgValue>
</port>
<port id="107" name="mux_case_134252_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="mux_case_134252_out"/></StgValue>
</port>
<port id="108" name="mux_case_032243_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="mux_case_032243_out"/></StgValue>
</port>
<port id="109" name="mux_case_218234_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="mux_case_218234_out"/></StgValue>
</port>
<port id="110" name="mux_case_116225_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="mux_case_116225_out"/></StgValue>
</port>
<port id="111" name="mux_case_014216_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="mux_case_014216_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="113" from="StgValue_112" to="i" fromId="112" toId="7">
</dataflow>
<dataflow id="114" from="StgValue_112" to="mux_case_014216" fromId="112" toId="8">
</dataflow>
<dataflow id="115" from="StgValue_112" to="mux_case_116225" fromId="112" toId="9">
</dataflow>
<dataflow id="116" from="StgValue_112" to="mux_case_218234" fromId="112" toId="10">
</dataflow>
<dataflow id="117" from="StgValue_112" to="mux_case_032243" fromId="112" toId="11">
</dataflow>
<dataflow id="118" from="StgValue_112" to="mux_case_134252" fromId="112" toId="12">
</dataflow>
<dataflow id="119" from="StgValue_112" to="mux_case_236261" fromId="112" toId="13">
</dataflow>
<dataflow id="120" from="StgValue_112" to="mux_case_097270" fromId="112" toId="14">
</dataflow>
<dataflow id="121" from="StgValue_112" to="mux_case_199279" fromId="112" toId="15">
</dataflow>
<dataflow id="122" from="StgValue_112" to="mux_case_2101288" fromId="112" toId="16">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="123" toId="17">
</dataflow>
<dataflow id="125" from="filter" to="specmemcore_ln0" fromId="102" toId="17">
</dataflow>
<dataflow id="127" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="17">
</dataflow>
<dataflow id="129" from="StgValue_128" to="specmemcore_ln0" fromId="128" toId="17">
</dataflow>
<dataflow id="131" from="StgValue_130" to="specmemcore_ln0" fromId="130" toId="17">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="132" toId="18">
</dataflow>
<dataflow id="134" from="filter" to="specinterface_ln0" fromId="102" toId="18">
</dataflow>
<dataflow id="136" from="empty_6" to="specinterface_ln0" fromId="135" toId="18">
</dataflow>
<dataflow id="138" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="18">
</dataflow>
<dataflow id="139" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="18">
</dataflow>
<dataflow id="141" from="empty_26" to="specinterface_ln0" fromId="140" toId="18">
</dataflow>
<dataflow id="142" from="StgValue_112" to="specinterface_ln0" fromId="112" toId="18">
</dataflow>
<dataflow id="143" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="18">
</dataflow>
<dataflow id="144" from="empty_26" to="specinterface_ln0" fromId="140" toId="18">
</dataflow>
<dataflow id="145" from="empty_26" to="specinterface_ln0" fromId="140" toId="18">
</dataflow>
<dataflow id="146" from="empty_26" to="specinterface_ln0" fromId="140" toId="18">
</dataflow>
<dataflow id="147" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="18">
</dataflow>
<dataflow id="148" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="18">
</dataflow>
<dataflow id="149" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="18">
</dataflow>
<dataflow id="150" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="18">
</dataflow>
<dataflow id="151" from="empty_26" to="specinterface_ln0" fromId="140" toId="18">
</dataflow>
<dataflow id="152" from="empty_26" to="specinterface_ln0" fromId="140" toId="18">
</dataflow>
<dataflow id="154" from="StgValue_153" to="specinterface_ln0" fromId="153" toId="18">
</dataflow>
<dataflow id="155" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="18">
</dataflow>
<dataflow id="156" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="18">
</dataflow>
<dataflow id="158" from="StgValue_157" to="store_ln48" fromId="157" toId="19">
</dataflow>
<dataflow id="159" from="i" to="store_ln48" fromId="7" toId="19">
</dataflow>
<dataflow id="160" from="i" to="i_1" fromId="7" toId="21">
</dataflow>
<dataflow id="161" from="i_1" to="icmp_ln48" fromId="21" toId="22">
</dataflow>
<dataflow id="163" from="StgValue_162" to="icmp_ln48" fromId="162" toId="22">
</dataflow>
<dataflow id="164" from="i_1" to="add_ln48" fromId="21" toId="23">
</dataflow>
<dataflow id="166" from="StgValue_165" to="add_ln48" fromId="165" toId="23">
</dataflow>
<dataflow id="167" from="icmp_ln48" to="br_ln48" fromId="22" toId="24">
</dataflow>
<dataflow id="168" from="i_1" to="zext_ln53" fromId="21" toId="25">
</dataflow>
<dataflow id="170" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="p_shl" fromId="169" toId="26">
</dataflow>
<dataflow id="171" from="i_1" to="p_shl" fromId="21" toId="26">
</dataflow>
<dataflow id="172" from="StgValue_157" to="p_shl" fromId="157" toId="26">
</dataflow>
<dataflow id="173" from="p_shl" to="sub_ln53" fromId="26" toId="27">
</dataflow>
<dataflow id="174" from="zext_ln53" to="sub_ln53" fromId="25" toId="27">
</dataflow>
<dataflow id="175" from="sub_ln53" to="zext_ln53_1" fromId="27" toId="28">
</dataflow>
<dataflow id="176" from="sub_ln53" to="trunc_ln53" fromId="27" toId="29">
</dataflow>
<dataflow id="177" from="filter" to="filter_addr" fromId="102" toId="30">
</dataflow>
<dataflow id="179" from="StgValue_178" to="filter_addr" fromId="178" toId="30">
</dataflow>
<dataflow id="180" from="zext_ln53_1" to="filter_addr" fromId="28" toId="30">
</dataflow>
<dataflow id="181" from="filter_addr" to="filter_load" fromId="30" toId="31">
</dataflow>
<dataflow id="182" from="i_1" to="switch_ln53" fromId="21" toId="32">
</dataflow>
<dataflow id="183" from="StgValue_157" to="switch_ln53" fromId="157" toId="32">
</dataflow>
<dataflow id="184" from="StgValue_165" to="switch_ln53" fromId="165" toId="32">
</dataflow>
<dataflow id="185" from="add_ln48" to="store_ln48" fromId="23" toId="33">
</dataflow>
<dataflow id="186" from="i" to="store_ln48" fromId="7" toId="33">
</dataflow>
<dataflow id="187" from="trunc_ln53" to="add_ln53" fromId="29" toId="35">
</dataflow>
<dataflow id="189" from="StgValue_188" to="add_ln53" fromId="188" toId="35">
</dataflow>
<dataflow id="190" from="add_ln53" to="zext_ln53_2" fromId="35" toId="36">
</dataflow>
<dataflow id="191" from="filter" to="filter_addr_1" fromId="102" toId="37">
</dataflow>
<dataflow id="192" from="StgValue_178" to="filter_addr_1" fromId="178" toId="37">
</dataflow>
<dataflow id="193" from="zext_ln53_2" to="filter_addr_1" fromId="36" toId="37">
</dataflow>
<dataflow id="194" from="filter_addr" to="filter_load" fromId="30" toId="38">
</dataflow>
<dataflow id="195" from="filter_load" to="filter_local" fromId="38" toId="39">
</dataflow>
<dataflow id="196" from="filter_addr_1" to="filter_load_1" fromId="37" toId="40">
</dataflow>
<dataflow id="197" from="filter_local" to="store_ln53" fromId="39" toId="41">
</dataflow>
<dataflow id="198" from="mux_case_116225" to="store_ln53" fromId="9" toId="41">
</dataflow>
<dataflow id="199" from="filter_local" to="store_ln53" fromId="39" toId="42">
</dataflow>
<dataflow id="200" from="mux_case_014216" to="store_ln53" fromId="8" toId="42">
</dataflow>
<dataflow id="201" from="filter_local" to="store_ln53" fromId="39" toId="43">
</dataflow>
<dataflow id="202" from="mux_case_218234" to="store_ln53" fromId="10" toId="43">
</dataflow>
<dataflow id="203" from="sub_ln53" to="add_ln53_1" fromId="27" toId="44">
</dataflow>
<dataflow id="205" from="StgValue_204" to="add_ln53_1" fromId="204" toId="44">
</dataflow>
<dataflow id="206" from="add_ln53_1" to="zext_ln53_3" fromId="44" toId="45">
</dataflow>
<dataflow id="207" from="filter" to="filter_addr_2" fromId="102" toId="46">
</dataflow>
<dataflow id="208" from="StgValue_178" to="filter_addr_2" fromId="178" toId="46">
</dataflow>
<dataflow id="209" from="zext_ln53_3" to="filter_addr_2" fromId="45" toId="46">
</dataflow>
<dataflow id="210" from="filter_addr_1" to="filter_load_1" fromId="37" toId="47">
</dataflow>
<dataflow id="211" from="filter_load_1" to="filter_local_1" fromId="47" toId="48">
</dataflow>
<dataflow id="212" from="filter_addr_2" to="filter_load_2" fromId="46" toId="49">
</dataflow>
<dataflow id="213" from="filter_local_1" to="store_ln53" fromId="48" toId="50">
</dataflow>
<dataflow id="214" from="mux_case_134252" to="store_ln53" fromId="12" toId="50">
</dataflow>
<dataflow id="215" from="filter_local_1" to="store_ln53" fromId="48" toId="51">
</dataflow>
<dataflow id="216" from="mux_case_032243" to="store_ln53" fromId="11" toId="51">
</dataflow>
<dataflow id="217" from="filter_local_1" to="store_ln53" fromId="48" toId="52">
</dataflow>
<dataflow id="218" from="mux_case_236261" to="store_ln53" fromId="13" toId="52">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecPipeline" to="specpipeline_ln48" fromId="219" toId="53">
</dataflow>
<dataflow id="221" from="StgValue_153" to="specpipeline_ln48" fromId="153" toId="53">
</dataflow>
<dataflow id="222" from="StgValue_137" to="specpipeline_ln48" fromId="137" toId="53">
</dataflow>
<dataflow id="223" from="StgValue_137" to="specpipeline_ln48" fromId="137" toId="53">
</dataflow>
<dataflow id="224" from="StgValue_137" to="specpipeline_ln48" fromId="137" toId="53">
</dataflow>
<dataflow id="225" from="empty_26" to="specpipeline_ln48" fromId="140" toId="53">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln48" fromId="226" toId="54">
</dataflow>
<dataflow id="229" from="StgValue_228" to="speclooptripcount_ln48" fromId="228" toId="54">
</dataflow>
<dataflow id="230" from="StgValue_228" to="speclooptripcount_ln48" fromId="228" toId="54">
</dataflow>
<dataflow id="231" from="StgValue_228" to="speclooptripcount_ln48" fromId="228" toId="54">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecLoopName" to="specloopname_ln48" fromId="232" toId="55">
</dataflow>
<dataflow id="235" from="empty_25" to="specloopname_ln48" fromId="234" toId="55">
</dataflow>
<dataflow id="236" from="filter_addr_2" to="filter_load_2" fromId="46" toId="56">
</dataflow>
<dataflow id="237" from="filter_load_2" to="filter_local_2" fromId="56" toId="57">
</dataflow>
<dataflow id="238" from="filter_local_2" to="store_ln53" fromId="57" toId="58">
</dataflow>
<dataflow id="239" from="mux_case_199279" to="store_ln53" fromId="15" toId="58">
</dataflow>
<dataflow id="240" from="filter_local_2" to="store_ln53" fromId="57" toId="60">
</dataflow>
<dataflow id="241" from="mux_case_097270" to="store_ln53" fromId="14" toId="60">
</dataflow>
<dataflow id="242" from="filter_local_2" to="store_ln53" fromId="57" toId="62">
</dataflow>
<dataflow id="243" from="mux_case_2101288" to="store_ln53" fromId="16" toId="62">
</dataflow>
<dataflow id="244" from="mux_case_014216" to="mux_case_014216_load" fromId="8" toId="64">
</dataflow>
<dataflow id="245" from="mux_case_116225" to="mux_case_116225_load" fromId="9" toId="65">
</dataflow>
<dataflow id="246" from="mux_case_218234" to="mux_case_218234_load" fromId="10" toId="66">
</dataflow>
<dataflow id="247" from="mux_case_032243" to="mux_case_032243_load" fromId="11" toId="67">
</dataflow>
<dataflow id="248" from="mux_case_134252" to="mux_case_134252_load" fromId="12" toId="68">
</dataflow>
<dataflow id="249" from="mux_case_236261" to="mux_case_236261_load" fromId="13" toId="69">
</dataflow>
<dataflow id="250" from="mux_case_097270" to="mux_case_097270_load" fromId="14" toId="70">
</dataflow>
<dataflow id="251" from="mux_case_199279" to="mux_case_199279_load" fromId="15" toId="71">
</dataflow>
<dataflow id="252" from="mux_case_2101288" to="mux_case_2101288_load" fromId="16" toId="72">
</dataflow>
<dataflow id="254" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="253" toId="73">
</dataflow>
<dataflow id="255" from="mux_case_2101288_out" to="write_ln0" fromId="103" toId="73">
</dataflow>
<dataflow id="256" from="mux_case_2101288_load" to="write_ln0" fromId="72" toId="73">
</dataflow>
<dataflow id="257" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="253" toId="74">
</dataflow>
<dataflow id="258" from="mux_case_199279_out" to="write_ln0" fromId="104" toId="74">
</dataflow>
<dataflow id="259" from="mux_case_199279_load" to="write_ln0" fromId="71" toId="74">
</dataflow>
<dataflow id="260" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="253" toId="75">
</dataflow>
<dataflow id="261" from="mux_case_097270_out" to="write_ln0" fromId="105" toId="75">
</dataflow>
<dataflow id="262" from="mux_case_097270_load" to="write_ln0" fromId="70" toId="75">
</dataflow>
<dataflow id="263" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="253" toId="76">
</dataflow>
<dataflow id="264" from="mux_case_236261_out" to="write_ln0" fromId="106" toId="76">
</dataflow>
<dataflow id="265" from="mux_case_236261_load" to="write_ln0" fromId="69" toId="76">
</dataflow>
<dataflow id="266" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="253" toId="77">
</dataflow>
<dataflow id="267" from="mux_case_134252_out" to="write_ln0" fromId="107" toId="77">
</dataflow>
<dataflow id="268" from="mux_case_134252_load" to="write_ln0" fromId="68" toId="77">
</dataflow>
<dataflow id="269" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="253" toId="78">
</dataflow>
<dataflow id="270" from="mux_case_032243_out" to="write_ln0" fromId="108" toId="78">
</dataflow>
<dataflow id="271" from="mux_case_032243_load" to="write_ln0" fromId="67" toId="78">
</dataflow>
<dataflow id="272" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="253" toId="79">
</dataflow>
<dataflow id="273" from="mux_case_218234_out" to="write_ln0" fromId="109" toId="79">
</dataflow>
<dataflow id="274" from="mux_case_218234_load" to="write_ln0" fromId="66" toId="79">
</dataflow>
<dataflow id="275" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="253" toId="80">
</dataflow>
<dataflow id="276" from="mux_case_116225_out" to="write_ln0" fromId="110" toId="80">
</dataflow>
<dataflow id="277" from="mux_case_116225_load" to="write_ln0" fromId="65" toId="80">
</dataflow>
<dataflow id="278" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="253" toId="81">
</dataflow>
<dataflow id="279" from="mux_case_014216_out" to="write_ln0" fromId="111" toId="81">
</dataflow>
<dataflow id="280" from="mux_case_014216_load" to="write_ln0" fromId="64" toId="81">
</dataflow>
<dataflow id="281" from="icmp_ln48" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="282" from="icmp_ln48" to="StgValue_3" fromId="22" toId="3">
</dataflow>
<dataflow id="283" from="i_1" to="StgValue_3" fromId="21" toId="3">
</dataflow>
<dataflow id="284" from="icmp_ln48" to="StgValue_4" fromId="22" toId="4">
</dataflow>
<dataflow id="285" from="i_1" to="StgValue_4" fromId="21" toId="4">
</dataflow>
<dataflow id="286" from="i_1" to="StgValue_5" fromId="21" toId="5">
</dataflow>
</dataflows>


</stg>
