TimeQuest Timing Analyzer report for top
Thu Nov 10 20:33:10 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLK'
 14. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'CLK'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLK'
 24. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'CLK'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'CLK'
 35. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'CLK'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Output Ports
 51. Unconstrained Output Ports
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; CLK                                                  ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { CLK }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.692  ; 130.01 MHz ; 0.000 ; 3.846  ; 50.00      ; 24        ; 65          ;       ;        ;           ;            ; false    ; CLK    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 170.77 MHz ; 170.77 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 261.71 MHz ; 250.0 MHz       ; CLK                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.990 ; -92.550       ;
; CLK                                                  ; -3.501 ; -10.062       ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.433 ; 0.000         ;
; CLK                                                  ; 0.453 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.543  ; 0.000         ;
; CLK                                                  ; 10.199 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -3.990 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.597      ;
; -3.973 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.579      ;
; -3.946 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.552      ;
; -3.833 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.439      ;
; -3.817 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.423      ;
; -3.815 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.421      ;
; -3.813 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.419      ;
; -3.810 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.416      ;
; -3.810 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.416      ;
; -3.755 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.361      ;
; -3.752 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.358      ;
; -3.734 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.340      ;
; -3.732 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.338      ;
; -3.730 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.336      ;
; -3.728 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.334      ;
; -3.727 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.333      ;
; -3.724 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.330      ;
; -3.603 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.210      ;
; -3.602 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.209      ;
; -3.601 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.208      ;
; -3.599 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.206      ;
; -3.598 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.205      ;
; -3.596 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.203      ;
; -3.131 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.187     ; 1.212      ;
; -3.131 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.187     ; 1.212      ;
; 1.836  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 5.282      ;
; 1.836  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 5.282      ;
; 2.069  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 5.048      ;
; 2.251  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.361      ;
; 2.251  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.361      ;
; 2.340  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.778      ;
; 2.380  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.737      ;
; 2.423  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.189      ;
; 2.424  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.188      ;
; 2.464  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.082     ; 5.147      ;
; 2.485  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 5.128      ;
; 2.486  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 5.127      ;
; 2.492  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 5.121      ;
; 2.493  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 5.120      ;
; 2.522  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.090      ;
; 2.522  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 5.090      ;
; 2.608  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.082     ; 5.003      ;
; 2.626  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.987      ;
; 2.626  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.987      ;
; 2.670  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.942      ;
; 2.677  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.935      ;
; 2.704  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.908      ;
; 2.704  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.908      ;
; 2.711  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.407      ;
; 2.720  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.892      ;
; 2.720  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.892      ;
; 2.728  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.884      ;
; 2.754  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.364      ;
; 2.755  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.082     ; 4.856      ;
; 2.768  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.082     ; 4.843      ;
; 2.809  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.804      ;
; 2.809  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.804      ;
; 2.814  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.798      ;
; 2.814  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.798      ;
; 2.859  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.753      ;
; 2.872  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.740      ;
; 2.894  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.101     ; 4.698      ;
; 2.911  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.082     ; 4.700      ;
; 2.912  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.082     ; 4.699      ;
; 2.934  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.679      ;
; 2.937  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.082     ; 4.674      ;
; 2.941  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.672      ;
; 2.974  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.638      ;
; 2.981  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.631      ;
; 2.996  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.121      ;
; 3.011  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.601      ;
; 3.047  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.082     ; 4.564      ;
; 3.097  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.515      ;
; 3.126  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.486      ;
; 3.129  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.484      ;
; 3.136  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.082     ; 4.475      ;
; 3.142  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.470      ;
; 3.169  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.443      ;
; 3.175  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.437      ;
; 3.215  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.082     ; 4.396      ;
; 3.243  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.369      ;
; 3.275  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.338      ;
; 3.282  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.393      ; 4.804      ;
; 3.283  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.082     ; 4.328      ;
; 3.286  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.326      ;
; 3.305  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.307      ;
; 3.315  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.297      ;
; 3.348  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.265      ;
; 3.355  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.258      ;
; 3.367  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.246      ;
; 3.368  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.244      ;
; 3.374  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.239      ;
; 3.384  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.082     ; 4.227      ;
; 3.397  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.215      ;
; 3.408  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.082     ; 4.203      ;
; 3.426  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.393      ; 4.660      ;
; 3.488  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.394      ; 4.599      ;
; 3.495  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.394      ; 4.592      ;
; 3.501  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.080     ; 4.112      ;
; 3.512  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.081     ; 4.100      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                   ;
+--------+------------------------------------------------+------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.501 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_idle                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.140      ; 5.891      ;
; -3.501 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; uart_link_enable             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.140      ; 5.891      ;
; -3.060 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_init_wait            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.140      ; 5.450      ;
; 17.012 ; state.s_init_wait                              ; state.s_idle                 ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 3.741      ;
; 17.012 ; state.s_init_wait                              ; uart_link_enable             ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 3.741      ;
; 17.224 ; uart_link_enable                               ; UART_Link:UART_Link1|leds[3] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 3.535      ;
; 17.224 ; uart_link_enable                               ; UART_Link:UART_Link1|leds[1] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 3.535      ;
; 17.224 ; uart_link_enable                               ; UART_Link:UART_Link1|leds[0] ; CLK                                                  ; CLK         ; 20.833       ; -0.075     ; 3.535      ;
; 17.342 ; state.s_init                                   ; state.s_init_wait            ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 3.411      ;
; 17.482 ; state.s_init_wait                              ; state.s_init_wait            ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 3.271      ;
; 18.383 ; restart_system                                 ; restart_system               ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 2.369      ;
; 18.704 ; state.s_init                                   ; restart_system               ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 2.048      ;
; 18.766 ; state.s_idle                                   ; restart_system               ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 1.986      ;
; 18.957 ; state.s_init_pll                               ; restart_system               ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 1.795      ;
; 19.464 ; state.s_init_pll                               ; pll_reset                    ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 1.289      ;
; 19.495 ; state.s_idle                                   ; pll_reset                    ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 1.258      ;
; 19.831 ; state.s_init_pll                               ; state.s_init                 ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 0.922      ;
; 19.847 ; state.s_init_wait                              ; pll_reset                    ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 0.906      ;
; 19.931 ; pll_reset                                      ; pll_reset                    ; CLK                                                  ; CLK         ; 20.833       ; -0.081     ; 0.822      ;
+--------+------------------------------------------------+------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.433 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.669 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.962      ;
; 0.726 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.020      ;
; 0.728 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.022      ;
; 0.745 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.749 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.762 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.765 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.788 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.789 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.791 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
; 0.791 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
; 0.791 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
; 1.030 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.324      ;
; 1.075 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.368      ;
; 1.075 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.368      ;
; 1.081 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.374      ;
; 1.099 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.107 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.110 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.116 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.124 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.133 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.159 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.576      ; 1.947      ;
; 1.163 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.457      ;
; 1.164 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.458      ;
; 1.184 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 1.003      ;
; 1.210 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.503      ;
; 1.230 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.523      ;
; 1.231 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.239 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.246 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.539      ;
; 1.247 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.255 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.548      ;
; 1.256 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.266 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.285 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.578      ;
; 1.296 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 1.115      ;
; 1.303 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.596      ;
; 1.311 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.605      ;
; 1.321 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 1.140      ;
; 1.354 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.647      ;
; 1.369 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.663      ;
; 1.371 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.664      ;
; 1.380 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.673      ;
; 1.381 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.674      ;
; 1.386 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.679      ;
; 1.388 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.388 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.388 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.395 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.688      ;
; 1.395 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.688      ;
; 1.400 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.693      ;
; 1.400 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.694      ;
; 1.401 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 1.220      ;
; 1.401 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.695      ;
; 1.404 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.697      ;
; 1.440 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.734      ;
; 1.441 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.735      ;
; 1.450 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.744      ;
; 1.471 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.764      ;
; 1.497 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.791      ;
; 1.497 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.791      ;
; 1.504 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.576      ; 2.292      ;
; 1.510 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.803      ;
; 1.521 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 1.340      ;
; 1.527 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.820      ;
; 1.529 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.822      ;
; 1.554 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.576      ; 2.342      ;
; 1.557 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 1.376      ;
; 1.592 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.886      ;
; 1.595 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.889      ;
; 1.629 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.923      ;
; 1.651 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.944      ;
; 1.657 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.950      ;
; 1.666 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.959      ;
; 1.681 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.974      ;
; 1.695 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.989      ;
; 1.706 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.000      ;
; 1.712 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.006      ;
; 1.713 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.007      ;
; 1.726 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.020      ;
; 1.727 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.021      ;
; 1.735 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.028      ;
; 1.739 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.032      ;
; 1.750 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.043      ;
; 1.754 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.047      ;
; 1.772 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.065      ;
; 1.773 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.066      ;
; 1.792 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.085      ;
; 1.797 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.090      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                   ;
+-------+------------------------------------------------+------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.453 ; pll_reset                                      ; pll_reset                    ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.501 ; state.s_init_pll                               ; state.s_init                 ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.794      ;
; 0.518 ; state.s_init_wait                              ; pll_reset                    ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 0.811      ;
; 0.784 ; state.s_init_pll                               ; pll_reset                    ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.077      ;
; 0.794 ; state.s_idle                                   ; pll_reset                    ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.087      ;
; 1.234 ; state.s_init_pll                               ; restart_system               ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.527      ;
; 1.540 ; state.s_init                                   ; restart_system               ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.833      ;
; 1.552 ; state.s_idle                                   ; restart_system               ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 1.845      ;
; 1.853 ; restart_system                                 ; restart_system               ; CLK                                                  ; CLK         ; 0.000        ; 0.082      ; 2.147      ;
; 2.136 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_init_wait            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 2.661      ; 5.091      ;
; 2.444 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_idle                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 2.661      ; 5.399      ;
; 2.444 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; uart_link_enable             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 2.661      ; 5.399      ;
; 2.629 ; state.s_init_wait                              ; state.s_init_wait            ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 2.922      ;
; 2.796 ; state.s_init                                   ; state.s_init_wait            ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 3.089      ;
; 3.071 ; uart_link_enable                               ; UART_Link:UART_Link1|leds[3] ; CLK                                                  ; CLK         ; 0.000        ; 0.100      ; 3.383      ;
; 3.071 ; uart_link_enable                               ; UART_Link:UART_Link1|leds[1] ; CLK                                                  ; CLK         ; 0.000        ; 0.100      ; 3.383      ;
; 3.071 ; uart_link_enable                               ; UART_Link:UART_Link1|leds[0] ; CLK                                                  ; CLK         ; 0.000        ; 0.100      ; 3.383      ;
; 3.236 ; state.s_init_wait                              ; state.s_idle                 ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 3.529      ;
; 3.236 ; state.s_init_wait                              ; uart_link_enable             ; CLK                                                  ; CLK         ; 0.000        ; 0.081      ; 3.529      ;
+-------+------------------------------------------------+------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                   ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 183.79 MHz ; 183.79 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 274.35 MHz ; 250.0 MHz       ; CLK                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLK                                                  ; -3.550 ; -10.048       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.531 ; -80.948       ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.383 ; 0.000         ;
; CLK                                                  ; 0.401 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.517  ; 0.000         ;
; CLK                                                  ; 10.189 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                    ;
+--------+------------------------------------------------+------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.550 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_idle                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.855      ; 5.656      ;
; -3.550 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; uart_link_enable             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.855      ; 5.656      ;
; -2.948 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_init_wait            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.855      ; 5.054      ;
; 17.188 ; state.s_init_wait                              ; state.s_idle                 ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 3.574      ;
; 17.188 ; state.s_init_wait                              ; uart_link_enable             ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 3.574      ;
; 17.389 ; uart_link_enable                               ; UART_Link:UART_Link1|leds[3] ; CLK                                                  ; CLK         ; 20.833       ; -0.065     ; 3.381      ;
; 17.389 ; uart_link_enable                               ; UART_Link:UART_Link1|leds[1] ; CLK                                                  ; CLK         ; 20.833       ; -0.065     ; 3.381      ;
; 17.389 ; uart_link_enable                               ; UART_Link:UART_Link1|leds[0] ; CLK                                                  ; CLK         ; 20.833       ; -0.065     ; 3.381      ;
; 17.508 ; state.s_init                                   ; state.s_init_wait            ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 3.254      ;
; 17.638 ; state.s_init_wait                              ; state.s_init_wait            ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 3.124      ;
; 18.487 ; restart_system                                 ; restart_system               ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 2.275      ;
; 18.815 ; state.s_init                                   ; restart_system               ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 1.944      ;
; 18.870 ; state.s_idle                                   ; restart_system               ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 1.889      ;
; 19.072 ; state.s_init_pll                               ; restart_system               ; CLK                                                  ; CLK         ; 20.833       ; -0.076     ; 1.687      ;
; 19.601 ; state.s_init_pll                               ; pll_reset                    ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 1.161      ;
; 19.627 ; state.s_idle                                   ; pll_reset                    ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 1.135      ;
; 19.924 ; state.s_init_pll                               ; state.s_init                 ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 0.838      ;
; 19.945 ; state.s_init_wait                              ; pll_reset                    ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 0.817      ;
; 20.017 ; pll_reset                                      ; pll_reset                    ; CLK                                                  ; CLK         ; 20.833       ; -0.073     ; 0.745      ;
+--------+------------------------------------------------+------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -3.531 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.312     ; 1.488      ;
; -3.495 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.449      ;
; -3.486 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.440      ;
; -3.376 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.330      ;
; -3.330 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.284      ;
; -3.328 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.282      ;
; -3.326 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.280      ;
; -3.323 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.277      ;
; -3.323 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.277      ;
; -3.278 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.232      ;
; -3.277 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.231      ;
; -3.275 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.229      ;
; -3.274 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.228      ;
; -3.273 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.227      ;
; -3.272 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.226      ;
; -3.271 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.225      ;
; -3.270 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.224      ;
; -3.143 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.312     ; 1.100      ;
; -3.142 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.312     ; 1.099      ;
; -3.141 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.312     ; 1.098      ;
; -3.139 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.312     ; 1.096      ;
; -3.139 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.312     ; 1.096      ;
; -3.136 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.312     ; 1.093      ;
; -2.700 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.867     ; 1.102      ;
; -2.700 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.867     ; 1.102      ;
; 2.251  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 4.907      ;
; 2.251  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 4.907      ;
; 2.483  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.539     ; 4.672      ;
; 2.648  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.976      ;
; 2.650  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.974      ;
; 2.714  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.539     ; 4.441      ;
; 2.715  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 4.443      ;
; 2.819  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.802      ;
; 2.844  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.780      ;
; 2.846  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.778      ;
; 2.880  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 4.745      ;
; 2.882  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 4.743      ;
; 2.883  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 4.742      ;
; 2.885  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 4.740      ;
; 2.944  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.680      ;
; 2.944  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.680      ;
; 2.997  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.624      ;
; 2.998  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.626      ;
; 3.015  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.606      ;
; 3.033  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 4.592      ;
; 3.035  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 4.590      ;
; 3.051  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.571      ;
; 3.054  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.568      ;
; 3.066  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 4.092      ;
; 3.067  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.536     ; 4.091      ;
; 3.104  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.520      ;
; 3.104  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.520      ;
; 3.114  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.510      ;
; 3.114  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.510      ;
; 3.166  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 4.459      ;
; 3.168  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 4.457      ;
; 3.176  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.445      ;
; 3.193  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.428      ;
; 3.194  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.430      ;
; 3.202  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.091     ; 4.401      ;
; 3.204  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.418      ;
; 3.206  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.418      ;
; 3.206  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.418      ;
; 3.229  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.393      ;
; 3.230  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 4.395      ;
; 3.232  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.390      ;
; 3.233  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 4.392      ;
; 3.286  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.335      ;
; 3.328  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.293      ;
; 3.337  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.285      ;
; 3.349  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.275      ;
; 3.353  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.539     ; 3.802      ;
; 3.375  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.246      ;
; 3.376  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.248      ;
; 3.382  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.240      ;
; 3.383  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 4.242      ;
; 3.438  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.183      ;
; 3.454  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.170      ;
; 3.464  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.157      ;
; 3.465  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.159      ;
; 3.485  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.375      ; 4.584      ;
; 3.506  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 4.115      ;
; 3.507  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.117      ;
; 3.515  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 4.107      ;
; 3.516  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 4.109      ;
; 3.545  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 4.079      ;
; 3.581  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 4.044      ;
; 3.584  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 4.041      ;
; 3.626  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.995      ;
; 3.627  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 3.997      ;
; 3.636  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 3.985      ;
; 3.650  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 3.974      ;
; 3.681  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.375      ; 4.388      ;
; 3.686  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 3.939      ;
; 3.689  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 3.936      ;
; 3.717  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.376      ; 4.353      ;
; 3.720  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.376      ; 4.350      ;
; 3.727  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 3.897      ;
; 3.734  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.069     ; 3.891      ;
; 3.760  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.070     ; 3.864      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.383 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.401 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.403 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.625 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.893      ;
; 0.662 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.933      ;
; 0.686 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.957      ;
; 0.693 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.698 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.705 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.707 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.711 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.714 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.719 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.731 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.999      ;
; 0.732 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.000      ;
; 0.735 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.003      ;
; 0.735 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.003      ;
; 0.735 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.003      ;
; 0.935 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.206      ;
; 1.006 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.013 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.013 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.281      ;
; 1.016 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.285      ;
; 1.019 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 1.753      ;
; 1.026 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.041 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.075 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.343      ;
; 1.075 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.343      ;
; 1.108 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 0.931      ;
; 1.112 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.380      ;
; 1.114 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.382      ;
; 1.121 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.135 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.403      ;
; 1.136 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.404      ;
; 1.137 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.405      ;
; 1.137 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.405      ;
; 1.139 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.407      ;
; 1.150 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.151 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.419      ;
; 1.151 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.419      ;
; 1.171 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.442      ;
; 1.202 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.470      ;
; 1.211 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.034      ;
; 1.222 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.490      ;
; 1.234 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.502      ;
; 1.236 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.501      ;
; 1.238 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.061      ;
; 1.239 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.510      ;
; 1.243 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.511      ;
; 1.255 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.526      ;
; 1.257 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.528      ;
; 1.258 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.526      ;
; 1.259 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.527      ;
; 1.270 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.538      ;
; 1.273 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.541      ;
; 1.282 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.550      ;
; 1.282 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.550      ;
; 1.288 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.556      ;
; 1.289 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.557      ;
; 1.294 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.562      ;
; 1.303 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.571      ;
; 1.312 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.135      ;
; 1.352 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.617      ;
; 1.358 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.626      ;
; 1.360 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 2.094      ;
; 1.361 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.629      ;
; 1.361 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.629      ;
; 1.378 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 2.112      ;
; 1.379 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.647      ;
; 1.390 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.658      ;
; 1.390 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.658      ;
; 1.398 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.666      ;
; 1.410 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 1.230      ;
; 1.419 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 1.239      ;
; 1.420 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.689      ;
; 1.429 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.697      ;
; 1.478 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.746      ;
; 1.493 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.761      ;
; 1.502 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.770      ;
; 1.505 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.772      ;
; 1.512 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.783      ;
; 1.520 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.788      ;
; 1.530 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.798      ;
; 1.530 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.801      ;
; 1.567 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.838      ;
; 1.569 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.840      ;
; 1.574 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.841      ;
; 1.596 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.863      ;
; 1.597 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.868      ;
; 1.599 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.866      ;
; 1.603 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.874      ;
; 1.605 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.876      ;
; 1.609 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.877      ;
; 1.611 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.878      ;
; 1.612 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.880      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                    ;
+-------+------------------------------------------------+------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.401 ; pll_reset                                      ; pll_reset                    ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.464 ; state.s_init_pll                               ; state.s_init                 ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 0.732      ;
; 0.484 ; state.s_init_wait                              ; pll_reset                    ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 0.752      ;
; 0.729 ; state.s_init_pll                               ; pll_reset                    ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 0.997      ;
; 0.738 ; state.s_idle                                   ; pll_reset                    ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 1.006      ;
; 1.116 ; state.s_init_pll                               ; restart_system               ; CLK                                                  ; CLK         ; 0.000        ; 0.070      ; 1.381      ;
; 1.374 ; state.s_init                                   ; restart_system               ; CLK                                                  ; CLK         ; 0.000        ; 0.070      ; 1.639      ;
; 1.385 ; state.s_idle                                   ; restart_system               ; CLK                                                  ; CLK         ; 0.000        ; 0.070      ; 1.650      ;
; 1.648 ; restart_system                                 ; restart_system               ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 1.916      ;
; 2.144 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_init_wait            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 2.315      ; 4.736      ;
; 2.272 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_idle                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 2.315      ; 4.864      ;
; 2.272 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; uart_link_enable             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 2.315      ; 4.864      ;
; 2.348 ; state.s_init_wait                              ; state.s_init_wait            ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 2.616      ;
; 2.501 ; state.s_init                                   ; state.s_init_wait            ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 2.769      ;
; 2.776 ; uart_link_enable                               ; UART_Link:UART_Link1|leds[3] ; CLK                                                  ; CLK         ; 0.000        ; 0.092      ; 3.063      ;
; 2.776 ; uart_link_enable                               ; UART_Link:UART_Link1|leds[1] ; CLK                                                  ; CLK         ; 0.000        ; 0.092      ; 3.063      ;
; 2.776 ; uart_link_enable                               ; UART_Link:UART_Link1|leds[0] ; CLK                                                  ; CLK         ; 0.000        ; 0.092      ; 3.063      ;
; 2.923 ; state.s_init_wait                              ; state.s_idle                 ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.191      ;
; 2.923 ; state.s_init_wait                              ; uart_link_enable             ; CLK                                                  ; CLK         ; 0.000        ; 0.073      ; 3.191      ;
+-------+------------------------------------------------+------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.772 ; -40.976       ;
; CLK                                                  ; -1.289 ; -3.678        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.177 ; 0.000         ;
; CLK                                                  ; 0.186 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.621 ; 0.000         ;
; CLK                                                  ; 9.853 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.772 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.696      ;
; -1.758 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.682      ;
; -1.734 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.659      ;
; -1.692 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.617      ;
; -1.691 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.616      ;
; -1.690 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.615      ;
; -1.686 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.611      ;
; -1.685 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.610      ;
; -1.664 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.589      ;
; -1.660 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.585      ;
; -1.660 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.585      ;
; -1.652 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.576      ;
; -1.651 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.575      ;
; -1.649 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.573      ;
; -1.647 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.571      ;
; -1.646 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.570      ;
; -1.644 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.568      ;
; -1.599 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.524      ;
; -1.598 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.523      ;
; -1.597 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.522      ;
; -1.595 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.520      ;
; -1.595 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.520      ;
; -1.592 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.517      ;
; -1.410 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.137     ; 0.527      ;
; -1.409 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.137     ; 0.526      ;
; 5.258  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 2.183      ;
; 5.259  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 2.182      ;
; 5.336  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 2.105      ;
; 5.392  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.250      ;
; 5.392  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.250      ;
; 5.455  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.986      ;
; 5.477  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.165      ;
; 5.479  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.962      ;
; 5.488  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.154      ;
; 5.489  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.153      ;
; 5.526  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.116      ;
; 5.526  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.116      ;
; 5.535  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.107      ;
; 5.536  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.106      ;
; 5.540  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.102      ;
; 5.541  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.101      ;
; 5.549  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.093      ;
; 5.566  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.076      ;
; 5.568  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.074      ;
; 5.568  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.074      ;
; 5.573  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.069      ;
; 5.598  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.044      ;
; 5.598  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.044      ;
; 5.611  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.031      ;
; 5.612  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.829      ;
; 5.613  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.029      ;
; 5.618  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.024      ;
; 5.626  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.815      ;
; 5.630  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.012      ;
; 5.631  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.011      ;
; 5.637  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.046     ; 1.996      ;
; 5.641  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.001      ;
; 5.641  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.001      ;
; 5.653  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.989      ;
; 5.657  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.985      ;
; 5.657  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.985      ;
; 5.661  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.981      ;
; 5.683  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.959      ;
; 5.683  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.959      ;
; 5.685  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.957      ;
; 5.706  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.936      ;
; 5.707  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.935      ;
; 5.708  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.934      ;
; 5.716  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.926      ;
; 5.721  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.921      ;
; 5.725  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.917      ;
; 5.726  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.916      ;
; 5.731  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.155      ; 2.103      ;
; 5.739  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.702      ;
; 5.740  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.902      ;
; 5.741  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.901      ;
; 5.742  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.900      ;
; 5.745  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.897      ;
; 5.749  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.893      ;
; 5.755  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.887      ;
; 5.779  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.863      ;
; 5.792  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.850      ;
; 5.798  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.844      ;
; 5.814  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.828      ;
; 5.816  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.826      ;
; 5.818  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.824      ;
; 5.822  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.820      ;
; 5.837  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.805      ;
; 5.838  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.804      ;
; 5.840  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.802      ;
; 5.843  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.155      ; 1.991      ;
; 5.853  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.789      ;
; 5.865  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.155      ; 1.969      ;
; 5.873  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.769      ;
; 5.874  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.768      ;
; 5.875  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.767      ;
; 5.878  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.764      ;
; 5.882  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.760      ;
; 5.898  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; 0.155      ; 1.936      ;
; 5.903  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 1.739      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                    ;
+--------+------------------------------------------------+------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.289 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_idle                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.080      ; 2.605      ;
; -1.289 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; uart_link_enable             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.080      ; 2.605      ;
; -1.100 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_init_wait            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.080      ; 2.416      ;
; 19.147 ; state.s_init_wait                              ; state.s_idle                 ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 1.636      ;
; 19.147 ; state.s_init_wait                              ; uart_link_enable             ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 1.636      ;
; 19.168 ; uart_link_enable                               ; UART_Link:UART_Link1|leds[3] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 1.619      ;
; 19.168 ; uart_link_enable                               ; UART_Link:UART_Link1|leds[1] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 1.619      ;
; 19.168 ; uart_link_enable                               ; UART_Link:UART_Link1|leds[0] ; CLK                                                  ; CLK         ; 20.833       ; -0.033     ; 1.619      ;
; 19.229 ; state.s_init                                   ; state.s_init_wait            ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 1.554      ;
; 19.299 ; state.s_init_wait                              ; state.s_init_wait            ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 1.484      ;
; 19.776 ; restart_system                                 ; restart_system               ; CLK                                                  ; CLK         ; 20.833       ; -0.036     ; 1.008      ;
; 19.881 ; state.s_init                                   ; restart_system               ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 0.901      ;
; 19.925 ; state.s_idle                                   ; restart_system               ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 0.857      ;
; 20.073 ; state.s_init_pll                               ; restart_system               ; CLK                                                  ; CLK         ; 20.833       ; -0.038     ; 0.709      ;
; 20.233 ; state.s_init_pll                               ; pll_reset                    ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 0.550      ;
; 20.247 ; state.s_idle                                   ; pll_reset                    ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 0.536      ;
; 20.398 ; state.s_init_wait                              ; pll_reset                    ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 0.385      ;
; 20.400 ; state.s_init_pll                               ; state.s_init                 ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 0.383      ;
; 20.433 ; pll_reset                                      ; pll_reset                    ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 0.350      ;
+--------+------------------------------------------------+------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.177 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.185 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.264 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.386      ;
; 0.281 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.403      ;
; 0.284 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.406      ;
; 0.298 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.304 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.308 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.314 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.436      ;
; 0.315 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.437      ;
; 0.315 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.437      ;
; 0.315 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.437      ;
; 0.316 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.438      ;
; 0.402 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.524      ;
; 0.430 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.551      ;
; 0.430 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.551      ;
; 0.436 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.557      ;
; 0.447 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.454 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.456 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.458 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.463 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.466 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.484 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.605      ;
; 0.490 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.420      ;
; 0.510 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.632      ;
; 0.512 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.634      ;
; 0.514 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.635      ;
; 0.517 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.519 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.842      ;
; 0.520 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.642      ;
; 0.522 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.525 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.525 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.530 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.461      ;
; 0.531 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.653      ;
; 0.540 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.470      ;
; 0.550 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.671      ;
; 0.559 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.680      ;
; 0.562 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.683      ;
; 0.570 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.691      ;
; 0.571 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.692      ;
; 0.574 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.504      ;
; 0.575 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.696      ;
; 0.576 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.697      ;
; 0.577 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.698      ;
; 0.577 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.698      ;
; 0.578 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.700      ;
; 0.578 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.700      ;
; 0.580 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.701      ;
; 0.581 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.704      ;
; 0.582 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.588 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.591 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.712      ;
; 0.593 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.916      ;
; 0.595 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.716      ;
; 0.605 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.927      ;
; 0.607 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 0.536      ;
; 0.614 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.737      ;
; 0.615 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.738      ;
; 0.619 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 0.548      ;
; 0.622 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.743      ;
; 0.622 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.743      ;
; 0.623 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.745      ;
; 0.642 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.763      ;
; 0.647 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.768      ;
; 0.654 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.775      ;
; 0.662 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.784      ;
; 0.663 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.786      ;
; 0.669 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.790      ;
; 0.669 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.792      ;
; 0.670 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.793      ;
; 0.675 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.797      ;
; 0.683 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.805      ;
; 0.688 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.810      ;
; 0.694 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.816      ;
; 0.700 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.821      ;
; 0.700 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.822      ;
; 0.704 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.826      ;
; 0.707 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.830      ;
; 0.707 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.829      ;
; 0.708 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.829      ;
; 0.708 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.830      ;
; 0.708 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.829      ;
; 0.708 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.830      ;
; 0.709 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.831      ;
; 0.709 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.830      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                    ;
+-------+------------------------------------------------+------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.186 ; pll_reset                                      ; pll_reset                    ; CLK                                                  ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.202 ; state.s_init_wait                              ; pll_reset                    ; CLK                                                  ; CLK         ; 0.000        ; 0.037      ; 0.323      ;
; 0.206 ; state.s_init_pll                               ; state.s_init                 ; CLK                                                  ; CLK         ; 0.000        ; 0.037      ; 0.327      ;
; 0.314 ; state.s_init_pll                               ; pll_reset                    ; CLK                                                  ; CLK         ; 0.000        ; 0.037      ; 0.435      ;
; 0.319 ; state.s_idle                                   ; pll_reset                    ; CLK                                                  ; CLK         ; 0.000        ; 0.037      ; 0.440      ;
; 0.548 ; state.s_init_pll                               ; restart_system               ; CLK                                                  ; CLK         ; 0.000        ; 0.035      ; 0.667      ;
; 0.613 ; state.s_init                                   ; restart_system               ; CLK                                                  ; CLK         ; 0.000        ; 0.035      ; 0.732      ;
; 0.622 ; state.s_idle                                   ; restart_system               ; CLK                                                  ; CLK         ; 0.000        ; 0.035      ; 0.741      ;
; 0.733 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_init_wait            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.331      ; 2.230      ;
; 0.751 ; restart_system                                 ; restart_system               ; CLK                                                  ; CLK         ; 0.000        ; 0.036      ; 0.871      ;
; 0.836 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_idle                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.331      ; 2.333      ;
; 0.836 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; uart_link_enable             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.012        ; 1.331      ; 2.333      ;
; 1.096 ; state.s_init_wait                              ; state.s_init_wait            ; CLK                                                  ; CLK         ; 0.000        ; 0.037      ; 1.217      ;
; 1.152 ; state.s_init                                   ; state.s_init_wait            ; CLK                                                  ; CLK         ; 0.000        ; 0.037      ; 1.273      ;
; 1.350 ; uart_link_enable                               ; UART_Link:UART_Link1|leds[3] ; CLK                                                  ; CLK         ; 0.000        ; 0.050      ; 1.484      ;
; 1.350 ; uart_link_enable                               ; UART_Link:UART_Link1|leds[1] ; CLK                                                  ; CLK         ; 0.000        ; 0.050      ; 1.484      ;
; 1.350 ; uart_link_enable                               ; UART_Link:UART_Link1|leds[0] ; CLK                                                  ; CLK         ; 0.000        ; 0.050      ; 1.484      ;
; 1.386 ; state.s_init_wait                              ; state.s_idle                 ; CLK                                                  ; CLK         ; 0.000        ; 0.037      ; 1.507      ;
; 1.386 ; state.s_init_wait                              ; uart_link_enable             ; CLK                                                  ; CLK         ; 0.000        ; 0.037      ; 1.507      ;
+-------+------------------------------------------------+------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -3.990   ; 0.177 ; N/A      ; N/A     ; 3.517               ;
;  CLK                                                  ; -3.550   ; 0.186 ; N/A      ; N/A     ; 9.853               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.990   ; 0.177 ; N/A      ; N/A     ; 3.517               ;
; Design-wide TNS                                       ; -102.612 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                                  ; -10.062  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -92.550  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_CKE     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A0      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A2      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A3      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A4      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A5      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A6      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A7      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A8      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A9      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A10     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A11     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A12     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQML    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQMH    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RXD           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_DP         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_G          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_C          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_D          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ2     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ3     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ4     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ5     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ6     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ7     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ8     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ9     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ10    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ11    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ12    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ13    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ14    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ15    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; TXD                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ0               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ1               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ2               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ3               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ4               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ5               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ6               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ7               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ8               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ9               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ10              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ11              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ12              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ13              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ14              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ15              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                  ; CLK                                                  ; 16       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK                                                  ; 3        ; 0        ; 0        ; 0        ;
; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 25       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 560      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                  ; CLK                                                  ; 16       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK                                                  ; 3        ; 0        ; 0        ; 0        ;
; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 25       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 560      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; CLK                                                  ; CLK                                                  ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DS_D        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_DP       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_G        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A5    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A10   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CKE   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMH  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; DS_D        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_DP       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DS_G        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A5    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A10   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CKE   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMH  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Nov 10 20:33:05 2016
Info: Command: quartus_sta FISC -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name CLK CLK
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 24 -multiply_by 65 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.990
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.990             -92.550 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.501             -10.062 CLK 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.543
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.543               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.199               0.000 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.550             -10.048 CLK 
    Info (332119):    -3.531             -80.948 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.517
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.517               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.189               0.000 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.772
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.772             -40.976 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.289              -3.678 CLK 
Info (332146): Worst-case hold slack is 0.177
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.177               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.621               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.853               0.000 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 784 megabytes
    Info: Processing ended: Thu Nov 10 20:33:10 2016
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


