
<!DOCTYPE html>
<head>
  <meta charset="utf-8">
  <base target="_blank">
  <link href="https://fonts.googleapis.com/css2?family=Source+Code+Pro&amp;display=swap" rel="stylesheet">
  <style>
body {
    font-family: 'Source Code Pro', monospace;
    margin-left: 16px;
}
div {
    margin-left: 64px;
}
a {
    color: #1d68cd;
    text-decoration: none;
}
p {
    margin-bottom: 32px;
}
h3 {
    border-top: 1px dotted #9dc0f0;
    border-left: 8px solid #9dc0f0;
    padding: 8px;
    margin-top: 32px;
    margin-bottom: 8px;
}
small {
    color: #888888;
    text-decoration: none;
}
ul {
    list-style-type: none;
    margin-top: 8px;
    margin-bottom: 8px;
}
.spec {
    margin-top: 16px;
}
.spec-link {
    font-size: large;
}
</style>
</head>
<body>
  <h1>os_dev_specs <small>(Public)</small></h1>
  <p>source: <a href="https://github.com/hikalium/os_dev_specs">hikalium/os_dev_specs</a></p>
  

<h3>
  [acpi_6_4]
  Advanced Configuration and Power Interface (ACPI) Specification
<br>
<small>
(<a href="https://uefi.org/sites/default/files/resources/ACPI_Spec_6_4_Jan22.pdf">pdf</a>)
</small>
</h3>

<div>
<ul>
<li>p.162: `5.2.3.2 Generic Address Structure`</li>
<li>p.166: `System Description Table Header`</li>
<li>p.167: `DESCRIPTION HEADER SIGNATURES`</li>
<li>p.402: `6.2.10 _MAT (Multiple APIC Table Entry)`</li>
</ul>
</div>



<h3>
  [armv8a_pg_1_0]
  ARM Cortex-A Series Version: 1.0 Programmerâ€™s Guide for ARMv8-A
<br>
<small>
(<a href="https://documentation-service.arm.com/static/5fbd26f271eff94ef49c7020">pdf</a>)
</small>
</h3>

<div>
<ul>
<li>p.88: 6.5.4 Hint instructions (WFI)</li>
</ul>
</div>



<h3>
  [cdc_1_2]
  Universal Serial Bus Class Definitions for Communications Devices
<br>
<small>
(<a href="https://www.usb.org/sites/default/files/CDC1.2_WMC1.1_012011.zip">zip</a> @ CDC1.2_WMC1.1_012011/CDC1.2_WMC1.1/usbcdc12/CDC120-20101103-track.pdf)
</small>
</h3>

<div>
<ul>
<li>p.16: 3.4.2 Data Class Interface</li>
<li>p.20: 02h: Communications Device Class Code</li>
<li>p.20: 02h: Communications Interface Class Code</li>
<li>p.20: 06h: Ethernet Networking Control Model: Interface Subclass Code</li>
<li>p.21: 0Ah: Data Interface Class</li>
<li>p.25: Table 12: Type Values for the bDescriptorType Field</li>
</ul>
</div>



<h3>
  [ecm_1_2]
  Universal Serial Bus Communications Class Subclass Specification for Ethernet Control Model Devices Revision 1.2
<br>
<small>
(<a href="https://www.usb.org/sites/default/files/CDC1.2_WMC1.1_012011.zip">zip</a> @ CDC1.2_WMC1.1_012011/CDC1.2_WMC1.1/usbcdc12/CDC120-20101103-track.pdf)
</small>
</h3>

<div>
<ul>

</ul>
</div>



<h3>
  [elf_1_2]
  Executable and Linking Format (ELF) Specification
<br>
<small>
(<a href="https://refspecs.linuxfoundation.org/elf/elf.pdf">pdf</a>)
</small>
</h3>

<div>
<ul>

</ul>
</div>



<h3>
  [hpet_1_0a]
  IA-PC HPET (High Precision Event Timers) Specification 1.0a
<br>
<small>
(<a href="https://www.intel.com/content/dam/www/public/us/en/documents/technical-specifications/software-developers-hpet-spec-1-0a.pdf">pdf</a>)
</small>
</h3>

<div>
<ul>
<li>p.21: `2.3.9.2.2 Periodic Mode`</li>
<li>p.30: `3.2.4 The ACPI 2.0 HPET Description Table (HPET)`</li>
</ul>
</div>



<h3>
  [ich9]
  Intel I/O Controller Hub 9 (ICH9) Family
<br>
<small>
(<a href="https://www.intel.com/content/dam/doc/datasheet/io-controller-hub-9-datasheet.pdf">pdf</a>)
</small>
</h3>

<div>
<ul>
<li>p.474: APIC Registers</li>
<li>p.477: Redirection Table</li>
</ul>
</div>



<h3>
  [pci_22]
  PCI Local Bus Specification
<br>
<small>
(<a href="https://www.ics.uci.edu/~harris/ics216/pci/PCI_22.pdf">pdf</a>)
</small>
</h3>

<div>
<ul>

</ul>
</div>



<h3>
  [pcie_20]
  PCI Express Base Specification
<br>
<small>
(<a href="https://www.cl.cam.ac.uk/~djm202/pdf/specifications/pcie/PCI_Express_Base_Rev_2.0_20Dec06a.pdf">pdf</a>)
</small>
</h3>

<div>
<ul>
<li>p.415: Figure 7-3: PCI Express Configuration Space Layout</li>
<li>p.416: 7.2.2. PCI Express Enhanced Configuration Access Mechanism (ECAM)</li>
<li>p.426: 7.5.1. Type 0/1 Common Configuration Space</li>
</ul>
</div>



<h3>
  [rtl8139d]
  RTL8139D DataSheet
<br>
<small>
(<a href="https://www.cs.usfca.edu/~cruse/cs326f04/RTL8139D_DataSheet.pdf">pdf</a>)
</small>
</h3>

<div>
<ul>
<li>p.10: Register Descriptions</li>
<li>p.12: 5.1 Receive Status Register in Rx packet header</li>
</ul>
</div>



<h3>
  [rtl8139pg]
  RTL8139 Programming guide
<br>
<small>
(<a href="https://www.cs.usfca.edu/~cruse/cs326f04/RTL8139_ProgrammersGuide.pdf">pdf</a>)
</small>
</h3>

<div>
<ul>
<li>p.2: Transmission process</li>
<li>p.6: Receive process</li>
</ul>
</div>



<h3>
  [sdm_vol1]
  Intel SDM Vol.1
<br>
<small>
(<a href="https://cdrdv2.intel.com/v1/dl/getContent/671436">pdf</a>)
</small>
</h3>

<div>
<ul>
<li>p.161: 6.5.1 Call and Return Operation for Interrupt or Exception Handling Procedures</li>
<li>p.167: 6.5.6 Interrupt and Exception Behavior in 64-Bit Mode</li>
</ul>
</div>



<h3>
  [sdm_vol2]
  Intel SDM Vol.2
<br>
<small>
(<a href="https://cdrdv2.intel.com/v1/dl/getContent/671110">pdf</a>)
</small>
</h3>

<div>
<ul>
<li>p.319: CPUID list</li>
<li>p.331: EAX=0x15 Time stamp counter and nominal core crystal clock info leaf</li>
<li>p.1403: SYSCALL</li>
<li>p.2215: APPENDIX B INSTRUCTION FORMATS AND ENCODINGS</li>
</ul>
</div>



<h3>
  [sdm_vol3]
  Intel SDM Vol.3
<br>
<small>
(<a href="https://cdrdv2.intel.com/v1/dl/getContent/671447">pdf</a>)
</small>
</h3>

<div>
<ul>
<li>p.67: 2.2 MODES OF OPERATION</li>
<li>p.69: 2.2.1 Extended Feature Enable Register</li>
<li>p.70: 2.3 SYSTEM FLAGS AND FIELDS IN THE EFLAGS REGISTER</li>
<li>p.134: Figure 4-11. Formats of CR3 and Paging-Structure Entries with 4-Level Paging and 5-Level Paging</li>
<li>p.139: 4.7 PAGE-FAULT EXCEPTIONS</li>
<li>p.180: 5.8.8 Fast System Calls in 64-Bit Mode</li>
<li>p.181: Figure 5-14. MSRs Used by SYSCALL and SYSRET</li>
<li>p.194: 6.3 SOURCES OF INTERRUPTS</li>
<li>p.384: Table 10-1. Local APIC Register Address Map</li>
<li>p.387: `IA32_APIC_BASE MSR`</li>
<li>p.390: LVT Timer Register (FEE0 0320H)</li>
<li>p.391: Figure 10-8. Local Vector Table (LVT)</li>
<li>p.395: 10.5.4 APIC Timer</li>
<li>p.416: 10.12.1 Detecting and Enabling x2APIC Mode</li>
<li>p.436: 11.3 METHODS OF CACHING AVAILABLE</li>
<li>p.442: Table 11-5. Cache Operating Modes</li>
<li>p.465: Table 11-11. Selection of PAT Entries with PAT, PCD, and PWT Flags</li>
<li>p.660: 17.17.1 Invariant TSC</li>
<li>p.832: 19.7 COUNTING CLOCKS ( Bus Clock, Core Crystal Clock, Time-stamp counter )</li>
<li>p.834: 19.7.3 Determining the Processor Base Frequency</li>
</ul>
</div>



<h3>
  [sdm_vol4]
  Intel SDM Vol.4
<br>
<small>
(<a href="https://cdrdv2.intel.com/v1/dl/getContent/671098">pdf</a>)
</small>
</h3>

<div>
<ul>
<li>p.20: `IA32_APIC_BASE`</li>
<li>p.20: `IA32_TIME_STAMP_COUNTER`</li>
<li>p.22: `IA32_TSC_ADJUST`</li>
<li>p.81: `MSR_FSB_FREQ` (Bus Clock)</li>
</ul>
</div>



<h3>
  [uefi_2_9]
  Unified Extensible Firmware Interface (UEFI) Specification
<br>
<small>
(<a href="https://uefi.org/sites/default/files/resources/UEFI_Spec_2_9_2021_03_18.pdf">pdf</a>)
</small>
</h3>

<div>
<ul>
<li>p.169: `EFI_SYSTEM_TABLE`</li>
<li>p.177: `EFI_CONFIGURATION_TABLE`</li>
<li>p.586: `EFI_SIMPLE_FILE SYSTEM_PROTOCOL.OpenVolume()`</li>
<li>p.588: `typedef struct _EFI_FILE_PROTOCOL`</li>
<li>p.589: `EFI_FILE_PROTOCOL.Open()`</li>
<li>p.605: `EFI_FILE_INFO`</li>
</ul>
</div>



<h3>
  [usb_2_0]
  Universal Serial Bus Specification Revision 2.0
<br>
<small>
(<a href="https://www.usb.org/sites/default/files/usb_20_20190524.zip">zip</a> @ usb_20_20190524/usb_20.pdf)
</small>
</h3>

<div>
<ul>
<li>p.268: Figure 9-1. Device State Diagram</li>
<li>p.278: 9.4 Standard Device Requests</li>
<li>p.279: Table 9-4. Standard Request Codes</li>
<li>p.279: Table 9-5. Descriptor Types</li>
<li>p.281: 9.4.3 Get Descriptor Request</li>
<li>p.282: All devices must provide a device descriptor and at least one configuration descriptor</li>
<li>p.297: 9.6.6 Endpoint Descriptor</li>
<li>p.301: 9.6.7 String Descriptor</li>
</ul>
</div>



<h3>
  [usb_type_c]
  Universal Serial Bus Type-C Cable and Connector Specification
<br>
<small>
(<a href="https://www.usb.org/sites/default/files/USB%20Type-C%20Spec%20R2.0%20-%20August%202019.pdf">pdf</a>)
</small>
</h3>

<div>
<ul>

</ul>
</div>



<h3>
  [xhci_1_2]
  eXtensible Host Controller Interface for Universal Serial Bus (xHCI) Requirements Specification May 2019 Revision 1.2
<br>
<small>
(<a href="https://www.intel.com/content/dam/www/public/us/en/documents/technical-specifications/extensible-host-controler-interface-usb-xhci.pdf">pdf</a>)
</small>
</h3>

<div>
<ul>
<li>p.83: 4.3 USB Device Initialization</li>
<li>p.91: 4.3.6 Setting Alternate Interfaces</li>
<li>p.160: 4.8 Endpoint</li>
<li>p.161: 4.8.2 Endpoint Context Initialization</li>
<li>p.163: Figure 4-5: Endpoint State Diagram</li>
<li>p.370: Register Attributes</li>
<li>p.406: 5.4.8 Port Status and Control Register (PORTSC)</li>
<li>p.454: 6.2.3.2 Configure Endpoint Command Usage</li>
<li>p.459: 6.2.5 Input Context</li>
<li>p.461: 6.2.5.1 Input Control Context</li>
<li>p.491: 6.4.3.5 Configure Endpoint Command TRB</li>
</ul>
</div>

</body>