
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.306599                       # Number of seconds simulated
sim_ticks                                306598677500                       # Number of ticks simulated
final_tick                               948884751500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 191297                       # Simulator instruction rate (inst/s)
host_op_rate                                   206316                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29325633                       # Simulator tick rate (ticks/s)
host_mem_usage                                2285844                       # Number of bytes of host memory used
host_seconds                                 10454.97                       # Real time elapsed on the host
sim_insts                                  2000000002                       # Number of instructions simulated
sim_ops                                    2157028069                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher       509056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst      2446272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      3883840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6839168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      2446272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2446272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       258496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          258496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher         7954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst        38223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        60685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              106862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          4039                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4039                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher       1660333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst      7978743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     12667504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              22306580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      7978743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7978743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          843109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               843109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          843109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      1660333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      7978743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     12667504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             23149689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      106862                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4039                       # Number of write requests accepted
system.mem_ctrls.readBursts                    106862                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4039                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                6836096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  256640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6839168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               258496                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     48                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             31434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            45217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              245                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  306592579999                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                106862                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4039                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   91998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    165.578859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.815131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   139.960154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18085     42.22%     42.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14339     33.47%     75.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6887     16.08%     91.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2374      5.54%     97.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          548      1.28%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          174      0.41%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           65      0.15%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           43      0.10%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          321      0.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42836                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          240                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     352.504167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.480140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    927.035709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           194     80.83%     80.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           10      4.17%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           10      4.17%     89.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            4      1.67%     90.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            3      1.25%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            4      1.67%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.42%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.83%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.42%     95.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            3      1.25%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.42%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.42%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.83%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            2      0.83%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            2      0.83%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           240                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.708333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.670001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.167165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              169     70.42%     70.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.25%     71.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               44     18.33%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      7.50%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      2.08%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           240                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   8785631848                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10788394348                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  534070000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     82251.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               101001.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        22.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     22.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    65945                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2043                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.58                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    2764561.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                    61.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 93912420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 49915635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               254762340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                8774820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         14429903280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3192963300                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            823303200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     31409247510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     23715723360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      43312656420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           117296223915                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            382.572503                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         297440903957                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1636238743                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6140074000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 166801646000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  61759654054                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1381267550                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  68879797153                       # Time in different power states
system.mem_ctrls_1.actEnergy                211936620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                112646985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               507889620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               12157380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         17094367680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4166495370                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            913779360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     40279000980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     27270204480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      36057981690                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           126634611795                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            413.030522                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         295063229289                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1753419751                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    7269454000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 135716551250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  71016016802                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2512084710                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  88331150987                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   149                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    948884751500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3167423                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           398952627                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3168447                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.914250                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    16.685647                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1007.314353                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.016295                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.983705                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          269                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         796551209                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        796551209                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    293137116                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       293137116                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     99346534                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       99346534                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data         1964                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1964                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    392483650                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        392483650                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    392485614                       # number of overall hits
system.cpu.dcache.overall_hits::total       392485614                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      2543237                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2543237                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1662862                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1662862                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data          140                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          140                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4206099                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4206099                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4206239                       # number of overall misses
system.cpu.dcache.overall_misses::total       4206239                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  41626161500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  41626161500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  13856372890                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13856372890                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        18000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        18000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  55482534390                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  55482534390                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  55482534390                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  55482534390                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    295680353                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    295680353                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    101009396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    101009396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data         2104                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2104                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    396689749                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    396689749                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    396691853                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    396691853                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.008601                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008601                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.016462                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016462                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.066540                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.066540                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.010603                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010603                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.010603                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010603                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 16367.393798                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16367.393798                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  8332.845955                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8332.845955                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 13190.972060                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13190.972060                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 13190.533013                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13190.533013                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        45222                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       201692                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9592                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           17781                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.714554                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    11.343119                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3167423                       # number of writebacks
system.cpu.dcache.writebacks::total           3167423                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       417349                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       417349                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       621415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       621415                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1038764                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1038764                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1038764                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1038764                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2125888                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2125888                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1041447                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1041447                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data           89                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           89                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      3167335                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3167335                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      3167424                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3167424                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  25981765500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25981765500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   8626518400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8626518400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data      1156500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1156500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        16000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        16000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  34608283900                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34608283900                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  34609440400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34609440400                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007190                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007190                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.010310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.042300                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.042300                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.007984                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007984                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.007985                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007985                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12221.605983                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12221.605983                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  8283.204426                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8283.204426                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 12994.382022                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12994.382022                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 10926.625665                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10926.625665                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 10926.683766                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10926.683766                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            520846                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           286873882                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            521358                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            550.243560                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    40.595248                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   471.404752                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.079288                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.920712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         477700828                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        477700828                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    238058249                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       238058249                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    238058249                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        238058249                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    238058249                       # number of overall hits
system.cpu.icache.overall_hits::total       238058249                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       531742                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        531742                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       531742                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         531742                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       531742                       # number of overall misses
system.cpu.icache.overall_misses::total        531742                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   9111356941                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   9111356941                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   9111356941                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   9111356941                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   9111356941                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   9111356941                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    238589991                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    238589991                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    238589991                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    238589991                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    238589991                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    238589991                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.002229                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002229                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.002229                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002229                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.002229                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002229                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 17134.920584                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17134.920584                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 17134.920584                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17134.920584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 17134.920584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17134.920584                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       135252                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              8271                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.352557                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       520846                       # number of writebacks
system.cpu.icache.writebacks::total            520846                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        10896                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10896                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        10896                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10896                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        10896                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10896                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       520846                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       520846                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       520846                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       520846                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       520846                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       520846                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   8449210946                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8449210946                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   8449210946                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8449210946                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   8449210946                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8449210946                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.002183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.002183                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002183                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.002183                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002183                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 16222.090495                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16222.090495                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 16222.090495                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16222.090495                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 16222.090495                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16222.090495                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          3085112                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             3085609                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  403                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                624679                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      6662                       # number of replacements
system.l2.tags.tagsinuse                 30992.043865                       # Cycle average of tags in use
system.l2.tags.total_refs                     5816212                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37756                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    154.047357                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    30421.124846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   570.919019                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.928379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.017423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.945802                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           657                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30437                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          285                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          439                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29618                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.020050                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.928864                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  61832779                       # Number of tag accesses
system.l2.tags.data_accesses                 61832779                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2941837                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2941837                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       649124                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           649124                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      1040997                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1040997                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst       482621                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             482621                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      2065601                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2065601                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst        482621                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       3106598                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3589219                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       482621                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      3106598                       # number of overall hits
system.l2.overall_hits::total                 3589219                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data          549                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 549                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst        38225                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38225                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data        60276                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           60276                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst        38225                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        60825                       # number of demand (read+write) misses
system.l2.demand_misses::total                  99050                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        38225                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        60825                       # number of overall misses
system.l2.overall_misses::total                 99050                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data        49500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        49500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     71964500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      71964500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst   4743170000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4743170000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data   9199419500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9199419500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   4743170000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   9271384000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14014554000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   4743170000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   9271384000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14014554000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2941837                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2941837                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       649124                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       649124                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1041546                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1041546                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst       520846                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         520846                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      2125877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2125877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       520846                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      3167423                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3688269                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       520846                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      3167423                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3688269                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000527                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000527                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.073390                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.073390                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.028353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.028353                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.073390                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.019203                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.026855                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.073390                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.019203                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.026855                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        16500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        16500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 131082.877960                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 131082.877960                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 124085.546109                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 124085.546109                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 152621.598978                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 152621.598978                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 124085.546109                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 152427.192766                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 141489.692075                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 124085.546109                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 152427.192766                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 141489.692075                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       166                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                 4039                       # number of writebacks
system.l2.writebacks::total                      4039                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data          101                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              101                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data           39                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           39                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data          140                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 142                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data          140                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                142                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       453466                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         453466                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          448                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            448                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst        38223                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        38223                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data        60237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        60237                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        38223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        60685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             98908                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       453466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        38223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        60685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           552374                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    788577025                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    788577025                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        31500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        31500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     54235500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     54235500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst   4513712000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4513712000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data   8835016500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8835016500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   4513712000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   8889252000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13402964000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    788577025                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   4513712000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   8889252000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14191541025                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000430                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000430                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.073386                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.073386                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.028335                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.028335                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.073386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.019159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.026817                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.073386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.019159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.149765                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  1738.999230                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  1738.999230                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        10500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        10500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 121061.383929                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 121061.383929                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 118088.899354                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 118088.899354                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 146670.924847                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 146670.924847                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 118088.899354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 146481.865370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 135509.402677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  1738.999230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 118088.899354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 146481.865370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 25691.906254                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        113527                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       103978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             106414                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4039                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2623                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq               448                       # Transaction distribution
system.membus.trans_dist::ReadExResp              448                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        106414                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       220389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 220389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7097664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7097664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            106865                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  106865    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              106865                       # Request fanout histogram
system.membus.reqLayer0.occupancy            67927834                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          284539152                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        54590161                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     46385331                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1639059                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     33162403                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        30166175                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     90.964985                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         1532122                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       875149                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       835754                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        39395                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted        84175                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 948884751500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                613197355                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      9833027                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1070621192                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            54590161                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     32534051                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             594023779                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         3353970                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          789                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          269                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         5376                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         238590005                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         49666                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    605540225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.846552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.207820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        128585336     21.23%     21.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        109522314     18.09%     39.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         93658317     15.47%     54.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        273774258     45.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    605540225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.089025                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.745965                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         54440607                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     174011829                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         319475945                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      55995726                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        1616091                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     28437987                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         61220                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1080236941                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       6646665                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        1616091                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         87815791                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        97255013                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         8096                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         338234723                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      80610484                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1071854563                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       2957970                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      30663669                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         411579                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       16169179                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       11277504                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents      4122028                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1773588090                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6583169851                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1141725825                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    617189902                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1732509275                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         41078784                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          343                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          347                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         117818217                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    312767108                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    104180761                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     13613913                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      5925596                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1068938211                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          389                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1059886138                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1739306                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     24824538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     72602513                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          180                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    605540225                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.750315                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.157508                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    105207750     17.37%     17.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    147416348     24.34%     41.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    180673249     29.84%     71.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    140456121     23.20%     94.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     29268386      4.83%     99.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2428841      0.40%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        89530      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    605540225                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        96987229     30.55%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            303      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     30.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       388153      0.12%     30.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     30.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp        74031      0.02%     30.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt           88      0.00%     30.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv        10249      0.00%     30.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       310013      0.10%     30.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       778749      0.25%     31.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc        50095      0.02%     31.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt           13      0.00%     31.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      109658031     34.54%     65.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      20099773      6.33%     71.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead     70464161     22.19%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite     18689210      5.89%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     522599235     49.31%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        48918      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            58      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     10708626      1.01%     50.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      4918361      0.46%     50.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        10027      0.00%     50.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv       983274      0.09%     50.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     17624491      1.66%     52.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     48000417      4.53%     57.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     41502578      3.92%     60.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       225589      0.02%     61.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    165272090     15.59%     76.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     55026105      5.19%     81.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    145342368     13.71%     95.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     47624001      4.49%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1059886138                       # Type of FU issued
system.switch_cpus.iq.rate                   1.728458                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           317510098                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.299570                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2329081174                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    776356542                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    744020787                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    715480727                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    317446978                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    311089254                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      974611231                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       402785005                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     12858115                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      8721376                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        28537                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        40432                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2978739                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2118                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        69536                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        1616091                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         3389044                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1466222                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1068941319                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     312767108                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    104180761                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          335                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          26745                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       1439047                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        40432                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1122327                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       482701                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1605028                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1056553864                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     309014171                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3332270                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                  2719                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            411128731                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         49676211                       # Number of branches executed
system.switch_cpus.iew.exec_stores          102114560                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.723024                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1055518128                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1055110041                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         657374783                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         970032174                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.720670                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.677683                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     21992077                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          209                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1578165                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    602001428                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.734409                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.406974                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    266878017     44.33%     44.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    124720340     20.72%     65.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     66983421     11.13%     76.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     36929700      6.13%     82.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     24602360      4.09%     86.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     16709223      2.78%     89.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10982082      1.82%     91.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6778086      1.13%     92.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     47418199      7.88%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    602001428                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000002471                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1044116523                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              405247752                       # Number of memory references committed
system.switch_cpus.commit.loads             304045730                       # Number of loads committed
system.switch_cpus.commit.membars                  40                       # Number of memory barriers committed
system.switch_cpus.commit.branches           48766196                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          310247039                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         875575085                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1469147                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    515537723     49.38%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        47206      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            3      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     49.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     10629957      1.02%     50.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp      4827057      0.46%     50.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt         9349      0.00%     50.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv       969029      0.09%     50.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     17332441      1.66%     52.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     47822284      4.58%     57.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     41479601      3.97%     61.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       214121      0.02%     61.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    159764999     15.30%     76.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     53692496      5.14%     81.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    144280731     13.82%     95.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     47509526      4.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1044116523                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      47418199                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1620689892                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2135756985                       # The number of ROB writes
system.switch_cpus.timesIdled                   49234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 7657130                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1044114053                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.613197                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.613197                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.630796                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.630796                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1110718815                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       596480177                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         611732194                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        502648547                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4090633720                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        542999038                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      2679391396                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      106502520                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      7376541                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3688284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        97308                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         445512                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       445512                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 948884751500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2646723                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2945876                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       746432                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2623                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           454963                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1041546                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1041546                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        520846                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2125877                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1562538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9502278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11064816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     66668288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    405430336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              472098624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          461628                       # Total snoops (count)
system.tol2bus.snoopTraffic                    258688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4149897                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.130806                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.337188                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3607065     86.92%     86.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 542832     13.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4149897                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7376539503                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4506                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         781902231                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4751142487                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
