<?xml version="1.0" encoding="UTF-8"?>
<package kind='package' name='ti.catalog.arm.cortexm3.lm3init' nodoc='0' root='../../../../../' summary='Cortex+LM3+boot+time+initialization+support'>
    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Eti.catalog.arm.cortexm3.lm3init%3C%2Fspan%3E%3C%2Fgo%3E+%5B1%2C+0%2C+0%5D+%7B'/>
    <line tab='0' content='%7D'/>
    <unit name='Boot' kind='module' nodoc='0' metaonly='0' summary='Stellaris+M3+Boot+Support'>
        <synopSpec>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Epackage%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexm3%2Flm3init%2Fpackage.html%22+title%3D%22ti.catalog.arm.cortexm3.lm3init%22%3Eti.catalog.arm.cortexm3.lm3init%3C%2Fa%3E%3B'/>
            <line blank='1' always='0'/>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot%3C%2Fspan%3E%3C%2Fgo%3E+%7B'/>
            <line tab='0' content='%7D'/>
        </synopSpec>
        <specInfo>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emodule%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot%3C%2Fspan%3E%3C%2Fgo%3E+%7B%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
            <line tab='0' comment='inherits+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fxdc%2Fruntime%2FIModule.html%22+title%3D%22xdc.runtime.IModule%22%3Exdc.runtime.IModule%3C%2Fa%3E'/>
        </specInfo>
        <synopMeta>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+Boot+%3D+%3Cspan+class%3D%22xdoc-kw3%22%3Exdc.useModule%3C%2Fspan%3E%28%3Cspan+class%3D%22xdoc-id%22%3E%27ti.catalog.arm.cortexm3.lm3init.Boot%27%3C%2Fspan%3E%29%3B'/>
        </synopMeta>
        <synopTarg>
            <line tab='0' content='%3Cspan+class%3D%22xdoc-kw3%22%3E%23include%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-id%22%3E%26lt%3Bti%2Fcatalog%2Farm%2Fcortexm3%2Flm3init%2FBoot.h%26gt%3B%3C%2Fspan%3E'/>
        </synopTarg>
        <docSect name='details'>
            <docPara content='The+Boot+module+supports+boot+initialization+for+the+Stellaris+M3+devices.%0A++A+special+boot+init+function+is+created+based+on+the+configuration%0A++settings+for+this+module.++This+function+is+hooked+into+the%0A++xdc.runtime.Reset.fxns%5B%5D+array+and+called+very+early+at+boot+time+%28prior%0A++to+cinit+processing%29.'/>
            <docPara content='The+code+to+support+the+boot+module+is+placed+in+a+separate+section%0A++named+%3Ctt%3E%22.text%3A.bootCodeSection%22%3C%2Ftt%3E+to+allow+placement+of+this+section+in%0A++the+linker+.cmd+file+if+necessary.+This+section+is+a+subsection+of+the%0A++%3Ctt%3E%22.text%22%3C%2Ftt%3E+section+so+this+code+will+be+placed+into+the+.text+section+unless%0A++explicitly+placed%2C+either+through%0A++%3Ctt%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fxdc%2Fcfg%2FProgram.html%23sect.Map%22+title%3D%22xdc.cfg.Program.sectMap%22%3EProgram.sectMap%3C%2Fa%3E%3C%2Ftt%3E+or+through+a+linker%0A++command+file.'/>
        </docSect>
        <group name='module-wide constants &amp; types'>
            <decl spacer='1'/>
            <decl kind='enum' name='LdoOut' anchor='.Ldo.Out' altext='ti.catalog.arm.cortexm3.lm3init.Boot.LdoOut' nodoc='0' external='1' overrides='0' readonly='0' instance='0' summary=''>
                <decl kind='enumval' name='LDOPCTL_2_55V' anchor='.L.D.O.P.C.T.L_2_55.V'/>
                <decl kind='enumval' name='LDOPCTL_2_60V' anchor='.L.D.O.P.C.T.L_2_60.V'/>
                <decl kind='enumval' name='LDOPCTL_2_65V' anchor='.L.D.O.P.C.T.L_2_65.V'/>
                <decl kind='enumval' name='LDOPCTL_2_70V' anchor='.L.D.O.P.C.T.L_2_70.V'/>
                <decl kind='enumval' name='LDOPCTL_2_75V' anchor='.L.D.O.P.C.T.L_2_75.V'/>
                <decl kind='enumval' name='LDOPCTL_2_25V' anchor='.L.D.O.P.C.T.L_2_25.V'/>
                <decl kind='enumval' name='LDOPCTL_2_30V' anchor='.L.D.O.P.C.T.L_2_30.V'/>
                <decl kind='enumval' name='LDOPCTL_2_35V' anchor='.L.D.O.P.C.T.L_2_35.V'/>
                <decl kind='enumval' name='LDOPCTL_2_40V' anchor='.L.D.O.P.C.T.L_2_40.V'/>
                <decl kind='enumval' name='LDOPCTL_2_45V' anchor='.L.D.O.P.C.T.L_2_45.V'/>
                <decl kind='enumval' name='LDOPCTL_2_50V' anchor='.L.D.O.P.C.T.L_2_50.V'/>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eenum%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ELdoOut%3C%2Fspan%3E%3C%2Fgo%3E+%7B'/>
                    <line tab='1' comment='LDO+output+of+2.55V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_55V%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='LDO+output+of+2.60V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_60V%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='LDO+output+of+2.65V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_65V%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='LDO+output+of+2.70V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_70V%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='LDO+output+of+2.75V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_75V%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='LDO+output+of+2.25V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_25V%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='LDO+output+of+2.30V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_30V%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='LDO+output+of+2.35V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_35V%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='LDO+output+of+2.40V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_40V%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='LDO+output+of+2.45V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_45V%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='LDO+output+of+2.50V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_50V%3C%2Fspan%3E%3C%2Fgo%3E'/>
                    <line tab='0' content='%7D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Ci%3Evalues+of+type+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ELdoOut%3C%2Fspan%3E%3C%2Fgo%3E%3C%2Fi%3E'/>
                    <line tab='1' comment='LDO+output+of+2.55V' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_55V%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='LDO+output+of+2.60V' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_60V%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='LDO+output+of+2.65V' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_65V%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='LDO+output+of+2.70V' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_70V%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='LDO+output+of+2.75V' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_75V%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='LDO+output+of+2.25V' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_25V%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='LDO+output+of+2.30V' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_30V%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='LDO+output+of+2.35V' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_35V%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='LDO+output+of+2.40V' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_40V%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='LDO+output+of+2.45V' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_45V%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='LDO+output+of+2.50V' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ELDOPCTL_2_50V%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopMeta>
                <synopTarg>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Etypedef%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw1%22%3Eenum%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_LdoOut%3C%2Fspan%3E%3C%2Fgo%3E+%7B'/>
                    <line tab='1' comment='LDO+output+of+2.55V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_LDOPCTL_2_55V%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='LDO+output+of+2.60V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_LDOPCTL_2_60V%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='LDO+output+of+2.65V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_LDOPCTL_2_65V%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='LDO+output+of+2.70V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_LDOPCTL_2_70V%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='LDO+output+of+2.75V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_LDOPCTL_2_75V%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='LDO+output+of+2.25V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_LDOPCTL_2_25V%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='LDO+output+of+2.30V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_LDOPCTL_2_30V%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='LDO+output+of+2.35V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_LDOPCTL_2_35V%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='LDO+output+of+2.40V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_LDOPCTL_2_40V%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='LDO+output+of+2.45V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_LDOPCTL_2_45V%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='LDO+output+of+2.50V' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_LDOPCTL_2_50V%3C%2Fspan%3E%3C%2Fgo%3E'/>
                    <line tab='0' content='%7D+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_LdoOut%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopTarg>
            </decl>
            <decl spacer='1'/>
            <decl kind='enum' name='OscSrc' anchor='.Osc.Src' altext='ti.catalog.arm.cortexm3.lm3init.Boot.OscSrc' nodoc='0' external='1' overrides='0' readonly='0' instance='0' summary=''>
                <decl kind='enumval' name='OSCSRC_MAIN' anchor='.O.S.C.S.R.C_.M.A.I.N'/>
                <decl kind='enumval' name='OSCSRC_INT' anchor='.O.S.C.S.R.C_.I.N.T'/>
                <decl kind='enumval' name='OSCSRC_INT4' anchor='.O.S.C.S.R.C_.I.N.T4'/>
                <decl kind='enumval' name='OSCSRC_30' anchor='.O.S.C.S.R.C_30'/>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eenum%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOscSrc%3C%2Fspan%3E%3C%2Fgo%3E+%7B'/>
                    <line tab='1' comment='Use+the+main+oscillator' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOSCSRC_MAIN%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Use+the+internal+oscillator' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOSCSRC_INT%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Use+the+internal+oscillator+%2F+4' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOSCSRC_INT4%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='30+KHz+internal+oscillator' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EOSCSRC_30%3C%2Fspan%3E%3C%2Fgo%3E'/>
                    <line tab='0' content='%7D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Ci%3Evalues+of+type+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EOscSrc%3C%2Fspan%3E%3C%2Fgo%3E%3C%2Fi%3E'/>
                    <line tab='1' comment='Use+the+main+oscillator' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EOSCSRC_MAIN%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='Use+the+internal+oscillator' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EOSCSRC_INT%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='Use+the+internal+oscillator+%2F+4' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EOSCSRC_INT4%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='30+KHz+internal+oscillator' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EOSCSRC_30%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopMeta>
                <synopTarg>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Etypedef%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw1%22%3Eenum%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_OscSrc%3C%2Fspan%3E%3C%2Fgo%3E+%7B'/>
                    <line tab='1' comment='Use+the+main+oscillator' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_OSCSRC_MAIN%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Use+the+internal+oscillator' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_OSCSRC_INT%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Use+the+internal+oscillator+%2F+4' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_OSCSRC_INT4%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='30+KHz+internal+oscillator' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_OSCSRC_30%3C%2Fspan%3E%3C%2Fgo%3E'/>
                    <line tab='0' content='%7D+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_OscSrc%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopTarg>
            </decl>
            <decl spacer='1'/>
            <decl kind='enum' name='PwmDiv' anchor='.Pwm.Div' altext='ti.catalog.arm.cortexm3.lm3init.Boot.PwmDiv' nodoc='0' external='1' overrides='0' readonly='0' instance='0' summary=''>
                <decl kind='enumval' name='PWMDIV_1' anchor='.P.W.M.D.I.V_1'/>
                <decl kind='enumval' name='PWMDIV_2' anchor='.P.W.M.D.I.V_2'/>
                <decl kind='enumval' name='PWMDIV_4' anchor='.P.W.M.D.I.V_4'/>
                <decl kind='enumval' name='PWMDIV_8' anchor='.P.W.M.D.I.V_8'/>
                <decl kind='enumval' name='PWMDIV_16' anchor='.P.W.M.D.I.V_16'/>
                <decl kind='enumval' name='PWMDIV_32' anchor='.P.W.M.D.I.V_32'/>
                <decl kind='enumval' name='PWMDIV_64' anchor='.P.W.M.D.I.V_64'/>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eenum%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EPwmDiv%3C%2Fspan%3E%3C%2Fgo%3E+%7B'/>
                    <line tab='1' comment='PWM+clock+%2F1' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EPWMDIV_1%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='PWM+clock+%2F2' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EPWMDIV_2%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='PWM+clock+%2F4' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EPWMDIV_4%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='PWM+clock+%2F8' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EPWMDIV_8%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='PWM+clock+%2F16' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EPWMDIV_16%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='PWM+clock+%2F32' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EPWMDIV_32%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='PWM+clock+%2F64' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EPWMDIV_64%3C%2Fspan%3E%3C%2Fgo%3E'/>
                    <line tab='0' content='%7D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Ci%3Evalues+of+type+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EPwmDiv%3C%2Fspan%3E%3C%2Fgo%3E%3C%2Fi%3E'/>
                    <line tab='1' comment='PWM+clock+%2F1' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EPWMDIV_1%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='PWM+clock+%2F2' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EPWMDIV_2%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='PWM+clock+%2F4' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EPWMDIV_4%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='PWM+clock+%2F8' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EPWMDIV_8%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='PWM+clock+%2F16' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EPWMDIV_16%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='PWM+clock+%2F32' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EPWMDIV_32%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='PWM+clock+%2F64' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EPWMDIV_64%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopMeta>
                <synopTarg>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Etypedef%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw1%22%3Eenum%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_PwmDiv%3C%2Fspan%3E%3C%2Fgo%3E+%7B'/>
                    <line tab='1' comment='PWM+clock+%2F1' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_PWMDIV_1%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='PWM+clock+%2F2' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_PWMDIV_2%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='PWM+clock+%2F4' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_PWMDIV_4%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='PWM+clock+%2F8' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_PWMDIV_8%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='PWM+clock+%2F16' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_PWMDIV_16%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='PWM+clock+%2F32' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_PWMDIV_32%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='PWM+clock+%2F64' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_PWMDIV_64%3C%2Fspan%3E%3C%2Fgo%3E'/>
                    <line tab='0' content='%7D+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_PwmDiv%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopTarg>
            </decl>
            <decl spacer='1'/>
            <decl kind='enum' name='SysDiv' anchor='.Sys.Div' altext='ti.catalog.arm.cortexm3.lm3init.Boot.SysDiv' nodoc='0' external='1' overrides='0' readonly='0' instance='0' summary=''>
                <decl kind='enumval' name='SYSDIV_1' anchor='.S.Y.S.D.I.V_1'/>
                <decl kind='enumval' name='SYSDIV_2' anchor='.S.Y.S.D.I.V_2'/>
                <decl kind='enumval' name='SYSDIV_3' anchor='.S.Y.S.D.I.V_3'/>
                <decl kind='enumval' name='SYSDIV_4' anchor='.S.Y.S.D.I.V_4'/>
                <decl kind='enumval' name='SYSDIV_5' anchor='.S.Y.S.D.I.V_5'/>
                <decl kind='enumval' name='SYSDIV_6' anchor='.S.Y.S.D.I.V_6'/>
                <decl kind='enumval' name='SYSDIV_7' anchor='.S.Y.S.D.I.V_7'/>
                <decl kind='enumval' name='SYSDIV_8' anchor='.S.Y.S.D.I.V_8'/>
                <decl kind='enumval' name='SYSDIV_9' anchor='.S.Y.S.D.I.V_9'/>
                <decl kind='enumval' name='SYSDIV_10' anchor='.S.Y.S.D.I.V_10'/>
                <decl kind='enumval' name='SYSDIV_11' anchor='.S.Y.S.D.I.V_11'/>
                <decl kind='enumval' name='SYSDIV_12' anchor='.S.Y.S.D.I.V_12'/>
                <decl kind='enumval' name='SYSDIV_13' anchor='.S.Y.S.D.I.V_13'/>
                <decl kind='enumval' name='SYSDIV_14' anchor='.S.Y.S.D.I.V_14'/>
                <decl kind='enumval' name='SYSDIV_15' anchor='.S.Y.S.D.I.V_15'/>
                <decl kind='enumval' name='SYSDIV_16' anchor='.S.Y.S.D.I.V_16'/>
                <decl kind='enumval' name='SYSDIV_17' anchor='.S.Y.S.D.I.V_17'/>
                <decl kind='enumval' name='SYSDIV_18' anchor='.S.Y.S.D.I.V_18'/>
                <decl kind='enumval' name='SYSDIV_19' anchor='.S.Y.S.D.I.V_19'/>
                <decl kind='enumval' name='SYSDIV_20' anchor='.S.Y.S.D.I.V_20'/>
                <decl kind='enumval' name='SYSDIV_21' anchor='.S.Y.S.D.I.V_21'/>
                <decl kind='enumval' name='SYSDIV_22' anchor='.S.Y.S.D.I.V_22'/>
                <decl kind='enumval' name='SYSDIV_23' anchor='.S.Y.S.D.I.V_23'/>
                <decl kind='enumval' name='SYSDIV_24' anchor='.S.Y.S.D.I.V_24'/>
                <decl kind='enumval' name='SYSDIV_25' anchor='.S.Y.S.D.I.V_25'/>
                <decl kind='enumval' name='SYSDIV_26' anchor='.S.Y.S.D.I.V_26'/>
                <decl kind='enumval' name='SYSDIV_27' anchor='.S.Y.S.D.I.V_27'/>
                <decl kind='enumval' name='SYSDIV_28' anchor='.S.Y.S.D.I.V_28'/>
                <decl kind='enumval' name='SYSDIV_29' anchor='.S.Y.S.D.I.V_29'/>
                <decl kind='enumval' name='SYSDIV_30' anchor='.S.Y.S.D.I.V_30'/>
                <decl kind='enumval' name='SYSDIV_31' anchor='.S.Y.S.D.I.V_31'/>
                <decl kind='enumval' name='SYSDIV_32' anchor='.S.Y.S.D.I.V_32'/>
                <decl kind='enumval' name='SYSDIV_33' anchor='.S.Y.S.D.I.V_33'/>
                <decl kind='enumval' name='SYSDIV_34' anchor='.S.Y.S.D.I.V_34'/>
                <decl kind='enumval' name='SYSDIV_35' anchor='.S.Y.S.D.I.V_35'/>
                <decl kind='enumval' name='SYSDIV_36' anchor='.S.Y.S.D.I.V_36'/>
                <decl kind='enumval' name='SYSDIV_37' anchor='.S.Y.S.D.I.V_37'/>
                <decl kind='enumval' name='SYSDIV_38' anchor='.S.Y.S.D.I.V_38'/>
                <decl kind='enumval' name='SYSDIV_39' anchor='.S.Y.S.D.I.V_39'/>
                <decl kind='enumval' name='SYSDIV_40' anchor='.S.Y.S.D.I.V_40'/>
                <decl kind='enumval' name='SYSDIV_41' anchor='.S.Y.S.D.I.V_41'/>
                <decl kind='enumval' name='SYSDIV_42' anchor='.S.Y.S.D.I.V_42'/>
                <decl kind='enumval' name='SYSDIV_43' anchor='.S.Y.S.D.I.V_43'/>
                <decl kind='enumval' name='SYSDIV_44' anchor='.S.Y.S.D.I.V_44'/>
                <decl kind='enumval' name='SYSDIV_45' anchor='.S.Y.S.D.I.V_45'/>
                <decl kind='enumval' name='SYSDIV_46' anchor='.S.Y.S.D.I.V_46'/>
                <decl kind='enumval' name='SYSDIV_47' anchor='.S.Y.S.D.I.V_47'/>
                <decl kind='enumval' name='SYSDIV_48' anchor='.S.Y.S.D.I.V_48'/>
                <decl kind='enumval' name='SYSDIV_49' anchor='.S.Y.S.D.I.V_49'/>
                <decl kind='enumval' name='SYSDIV_50' anchor='.S.Y.S.D.I.V_50'/>
                <decl kind='enumval' name='SYSDIV_51' anchor='.S.Y.S.D.I.V_51'/>
                <decl kind='enumval' name='SYSDIV_52' anchor='.S.Y.S.D.I.V_52'/>
                <decl kind='enumval' name='SYSDIV_53' anchor='.S.Y.S.D.I.V_53'/>
                <decl kind='enumval' name='SYSDIV_54' anchor='.S.Y.S.D.I.V_54'/>
                <decl kind='enumval' name='SYSDIV_55' anchor='.S.Y.S.D.I.V_55'/>
                <decl kind='enumval' name='SYSDIV_56' anchor='.S.Y.S.D.I.V_56'/>
                <decl kind='enumval' name='SYSDIV_57' anchor='.S.Y.S.D.I.V_57'/>
                <decl kind='enumval' name='SYSDIV_58' anchor='.S.Y.S.D.I.V_58'/>
                <decl kind='enumval' name='SYSDIV_59' anchor='.S.Y.S.D.I.V_59'/>
                <decl kind='enumval' name='SYSDIV_60' anchor='.S.Y.S.D.I.V_60'/>
                <decl kind='enumval' name='SYSDIV_61' anchor='.S.Y.S.D.I.V_61'/>
                <decl kind='enumval' name='SYSDIV_62' anchor='.S.Y.S.D.I.V_62'/>
                <decl kind='enumval' name='SYSDIV_63' anchor='.S.Y.S.D.I.V_63'/>
                <decl kind='enumval' name='SYSDIV_64' anchor='.S.Y.S.D.I.V_64'/>
                <decl kind='enumval' name='SYSDIV_2_5' anchor='.S.Y.S.D.I.V_2_5'/>
                <decl kind='enumval' name='SYSDIV_3_5' anchor='.S.Y.S.D.I.V_3_5'/>
                <decl kind='enumval' name='SYSDIV_4_5' anchor='.S.Y.S.D.I.V_4_5'/>
                <decl kind='enumval' name='SYSDIV_5_5' anchor='.S.Y.S.D.I.V_5_5'/>
                <decl kind='enumval' name='SYSDIV_6_5' anchor='.S.Y.S.D.I.V_6_5'/>
                <decl kind='enumval' name='SYSDIV_7_5' anchor='.S.Y.S.D.I.V_7_5'/>
                <decl kind='enumval' name='SYSDIV_8_5' anchor='.S.Y.S.D.I.V_8_5'/>
                <decl kind='enumval' name='SYSDIV_9_5' anchor='.S.Y.S.D.I.V_9_5'/>
                <decl kind='enumval' name='SYSDIV_10_5' anchor='.S.Y.S.D.I.V_10_5'/>
                <decl kind='enumval' name='SYSDIV_11_5' anchor='.S.Y.S.D.I.V_11_5'/>
                <decl kind='enumval' name='SYSDIV_12_5' anchor='.S.Y.S.D.I.V_12_5'/>
                <decl kind='enumval' name='SYSDIV_13_5' anchor='.S.Y.S.D.I.V_13_5'/>
                <decl kind='enumval' name='SYSDIV_14_5' anchor='.S.Y.S.D.I.V_14_5'/>
                <decl kind='enumval' name='SYSDIV_15_5' anchor='.S.Y.S.D.I.V_15_5'/>
                <decl kind='enumval' name='SYSDIV_16_5' anchor='.S.Y.S.D.I.V_16_5'/>
                <decl kind='enumval' name='SYSDIV_17_5' anchor='.S.Y.S.D.I.V_17_5'/>
                <decl kind='enumval' name='SYSDIV_18_5' anchor='.S.Y.S.D.I.V_18_5'/>
                <decl kind='enumval' name='SYSDIV_19_5' anchor='.S.Y.S.D.I.V_19_5'/>
                <decl kind='enumval' name='SYSDIV_20_5' anchor='.S.Y.S.D.I.V_20_5'/>
                <decl kind='enumval' name='SYSDIV_21_5' anchor='.S.Y.S.D.I.V_21_5'/>
                <decl kind='enumval' name='SYSDIV_22_5' anchor='.S.Y.S.D.I.V_22_5'/>
                <decl kind='enumval' name='SYSDIV_23_5' anchor='.S.Y.S.D.I.V_23_5'/>
                <decl kind='enumval' name='SYSDIV_24_5' anchor='.S.Y.S.D.I.V_24_5'/>
                <decl kind='enumval' name='SYSDIV_25_5' anchor='.S.Y.S.D.I.V_25_5'/>
                <decl kind='enumval' name='SYSDIV_26_5' anchor='.S.Y.S.D.I.V_26_5'/>
                <decl kind='enumval' name='SYSDIV_27_5' anchor='.S.Y.S.D.I.V_27_5'/>
                <decl kind='enumval' name='SYSDIV_28_5' anchor='.S.Y.S.D.I.V_28_5'/>
                <decl kind='enumval' name='SYSDIV_29_5' anchor='.S.Y.S.D.I.V_29_5'/>
                <decl kind='enumval' name='SYSDIV_30_5' anchor='.S.Y.S.D.I.V_30_5'/>
                <decl kind='enumval' name='SYSDIV_31_5' anchor='.S.Y.S.D.I.V_31_5'/>
                <decl kind='enumval' name='SYSDIV_32_5' anchor='.S.Y.S.D.I.V_32_5'/>
                <decl kind='enumval' name='SYSDIV_33_5' anchor='.S.Y.S.D.I.V_33_5'/>
                <decl kind='enumval' name='SYSDIV_34_5' anchor='.S.Y.S.D.I.V_34_5'/>
                <decl kind='enumval' name='SYSDIV_35_5' anchor='.S.Y.S.D.I.V_35_5'/>
                <decl kind='enumval' name='SYSDIV_36_5' anchor='.S.Y.S.D.I.V_36_5'/>
                <decl kind='enumval' name='SYSDIV_37_5' anchor='.S.Y.S.D.I.V_37_5'/>
                <decl kind='enumval' name='SYSDIV_38_5' anchor='.S.Y.S.D.I.V_38_5'/>
                <decl kind='enumval' name='SYSDIV_39_5' anchor='.S.Y.S.D.I.V_39_5'/>
                <decl kind='enumval' name='SYSDIV_40_5' anchor='.S.Y.S.D.I.V_40_5'/>
                <decl kind='enumval' name='SYSDIV_41_5' anchor='.S.Y.S.D.I.V_41_5'/>
                <decl kind='enumval' name='SYSDIV_42_5' anchor='.S.Y.S.D.I.V_42_5'/>
                <decl kind='enumval' name='SYSDIV_43_5' anchor='.S.Y.S.D.I.V_43_5'/>
                <decl kind='enumval' name='SYSDIV_44_5' anchor='.S.Y.S.D.I.V_44_5'/>
                <decl kind='enumval' name='SYSDIV_45_5' anchor='.S.Y.S.D.I.V_45_5'/>
                <decl kind='enumval' name='SYSDIV_46_5' anchor='.S.Y.S.D.I.V_46_5'/>
                <decl kind='enumval' name='SYSDIV_47_5' anchor='.S.Y.S.D.I.V_47_5'/>
                <decl kind='enumval' name='SYSDIV_48_5' anchor='.S.Y.S.D.I.V_48_5'/>
                <decl kind='enumval' name='SYSDIV_49_5' anchor='.S.Y.S.D.I.V_49_5'/>
                <decl kind='enumval' name='SYSDIV_50_5' anchor='.S.Y.S.D.I.V_50_5'/>
                <decl kind='enumval' name='SYSDIV_51_5' anchor='.S.Y.S.D.I.V_51_5'/>
                <decl kind='enumval' name='SYSDIV_52_5' anchor='.S.Y.S.D.I.V_52_5'/>
                <decl kind='enumval' name='SYSDIV_53_5' anchor='.S.Y.S.D.I.V_53_5'/>
                <decl kind='enumval' name='SYSDIV_54_5' anchor='.S.Y.S.D.I.V_54_5'/>
                <decl kind='enumval' name='SYSDIV_55_5' anchor='.S.Y.S.D.I.V_55_5'/>
                <decl kind='enumval' name='SYSDIV_56_5' anchor='.S.Y.S.D.I.V_56_5'/>
                <decl kind='enumval' name='SYSDIV_57_5' anchor='.S.Y.S.D.I.V_57_5'/>
                <decl kind='enumval' name='SYSDIV_58_5' anchor='.S.Y.S.D.I.V_58_5'/>
                <decl kind='enumval' name='SYSDIV_59_5' anchor='.S.Y.S.D.I.V_59_5'/>
                <decl kind='enumval' name='SYSDIV_60_5' anchor='.S.Y.S.D.I.V_60_5'/>
                <decl kind='enumval' name='SYSDIV_61_5' anchor='.S.Y.S.D.I.V_61_5'/>
                <decl kind='enumval' name='SYSDIV_62_5' anchor='.S.Y.S.D.I.V_62_5'/>
                <decl kind='enumval' name='SYSDIV_63_5' anchor='.S.Y.S.D.I.V_63_5'/>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eenum%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESysDiv%3C%2Fspan%3E%3C%2Fgo%3E+%7B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+1' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_1%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+2' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_2%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+3' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_3%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+4' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_4%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+6' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_6%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+7' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_7%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+8' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_8%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+9' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_9%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+10' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_10%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+11' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_11%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+12' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_12%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+13' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_13%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+14' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_14%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+15' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_15%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+16' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_16%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+17' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_17%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+18' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_18%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+19' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_19%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+20' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_20%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+21' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_21%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+22' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_22%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+23' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_23%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+24' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_24%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+25' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_25%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+26' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_26%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+27' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_27%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+28' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_28%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+29' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_29%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+30' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_30%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+31' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_31%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+32' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_32%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+33' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_33%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+34' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_34%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+35' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_35%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+36' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_36%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+37' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_37%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+38' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_38%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+39' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_39%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+40' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_40%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+41' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_41%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+42' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_42%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+43' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_43%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+44' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_44%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+45' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_45%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+46' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_46%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+47' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_47%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+48' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_48%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+49' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_49%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+50' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_50%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+51' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_51%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+52' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_52%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+53' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_53%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+54' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_54%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+55' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_55%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+56' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_56%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+57' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_57%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+58' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_58%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+59' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_59%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+60' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_60%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+61' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_61%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+62' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_62%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+63' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_63%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+64' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_64%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+2.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_2_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+3.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_3_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+4.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_4_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+5.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_5_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+6.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_6_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+7.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_7_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+8.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_8_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+9.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_9_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+10.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_10_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+11.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_11_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+12.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_12_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+13.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_13_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+14.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_14_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+15.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_15_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+16.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_16_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+17.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_17_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+18.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_18_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+19.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_19_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+20.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_20_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+21.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_21_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+22.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_22_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+23.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_23_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+24.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_24_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+25.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_25_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+26.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_26_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+27.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_27_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+28.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_28_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+29.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_29_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+30.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_30_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+31.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_31_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+32.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_32_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+33.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_33_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+34.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_34_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+35.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_35_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+36.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_36_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+37.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_37_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+38.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_38_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+39.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_39_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+40.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_40_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+41.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_41_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+42.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_42_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+43.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_43_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+44.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_44_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+45.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_45_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+46.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_46_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+47.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_47_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+48.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_48_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+49.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_49_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+50.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_50_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+51.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_51_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+52.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_52_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+53.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_53_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+54.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_54_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+55.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_55_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+56.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_56_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+57.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_57_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+58.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_58_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+59.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_59_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+60.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_60_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+61.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_61_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+62.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_62_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+63.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_63_5%3C%2Fspan%3E%3C%2Fgo%3E'/>
                    <line tab='0' content='%7D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Ci%3Evalues+of+type+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESysDiv%3C%2Fspan%3E%3C%2Fgo%3E%3C%2Fi%3E'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+1' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_1%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+2' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_2%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+3' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_3%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+4' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_4%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+6' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_6%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+7' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_7%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+8' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_8%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+9' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_9%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+10' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_10%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+11' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_11%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+12' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_12%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+13' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_13%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+14' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_14%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+15' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_15%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+16' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_16%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+17' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_17%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+18' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_18%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+19' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_19%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+20' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_20%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+21' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_21%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+22' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_22%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+23' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_23%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+24' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_24%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+25' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_25%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+26' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_26%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+27' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_27%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+28' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_28%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+29' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_29%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+30' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_30%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+31' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_31%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+32' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_32%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+33' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_33%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+34' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_34%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+35' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_35%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+36' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_36%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+37' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_37%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+38' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_38%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+39' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_39%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+40' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_40%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+41' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_41%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+42' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_42%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+43' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_43%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+44' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_44%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+45' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_45%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+46' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_46%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+47' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_47%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+48' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_48%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+49' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_49%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+50' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_50%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+51' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_51%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+52' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_52%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+53' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_53%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+54' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_54%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+55' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_55%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+56' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_56%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+57' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_57%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+58' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_58%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+59' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_59%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+60' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_60%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+61' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_61%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+62' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_62%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+63' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_63%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+64' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_64%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+2.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_2_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+3.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_3_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+4.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_4_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+5.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_5_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+6.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_6_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+7.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_7_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+8.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_8_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+9.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_9_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+10.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_10_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+11.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_11_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+12.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_12_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+13.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_13_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+14.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_14_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+15.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_15_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+16.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_16_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+17.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_17_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+18.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_18_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+19.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_19_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+20.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_20_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+21.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_21_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+22.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_22_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+23.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_23_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+24.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_24_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+25.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_25_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+26.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_26_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+27.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_27_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+28.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_28_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+29.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_29_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+30.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_30_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+31.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_31_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+32.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_32_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+33.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_33_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+34.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_34_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+35.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_35_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+36.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_36_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+37.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_37_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+38.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_38_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+39.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_39_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+40.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_40_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+41.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_41_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+42.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_42_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+43.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_43_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+44.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_44_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+45.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_45_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+46.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_46_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+47.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_47_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+48.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_48_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+49.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_49_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+50.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_50_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+51.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_51_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+52.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_52_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+53.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_53_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+54.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_54_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+55.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_55_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+56.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_56_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+57.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_57_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+58.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_58_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+59.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_59_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+60.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_60_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+61.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_61_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+62.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_62_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+63.5' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ESYSDIV_63_5%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopMeta>
                <synopTarg>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Etypedef%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw1%22%3Eenum%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SysDiv%3C%2Fspan%3E%3C%2Fgo%3E+%7B'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+1' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_1%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+2' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_2%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+3' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_3%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+4' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_4%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+6' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_6%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+7' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_7%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+8' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_8%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+9' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_9%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+10' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_10%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+11' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_11%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+12' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_12%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+13' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_13%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+14' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_14%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+15' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_15%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+16' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_16%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+17' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_17%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+18' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_18%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+19' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_19%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+20' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_20%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+21' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_21%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+22' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_22%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+23' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_23%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+24' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_24%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+25' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_25%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+26' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_26%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+27' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_27%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+28' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_28%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+29' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_29%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+30' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_30%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+31' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_31%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+32' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_32%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+33' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_33%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+34' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_34%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+35' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_35%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+36' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_36%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+37' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_37%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+38' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_38%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+39' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_39%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+40' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_40%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+41' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_41%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+42' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_42%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+43' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_43%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+44' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_44%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+45' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_45%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+46' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_46%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+47' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_47%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+48' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_48%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+49' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_49%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+50' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_50%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+51' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_51%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+52' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_52%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+53' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_53%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+54' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_54%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+55' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_55%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+56' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_56%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+57' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_57%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+58' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_58%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+59' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_59%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+60' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_60%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+61' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_61%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+62' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_62%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+63' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_63%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+64' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_64%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+2.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_2_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+3.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_3_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+4.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_4_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+5.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_5_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+6.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_6_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+7.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_7_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+8.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_8_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+9.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_9_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+10.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_10_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+11.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_11_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+12.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_12_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+13.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_13_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+14.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_14_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+15.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_15_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+16.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_16_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+17.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_17_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+18.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_18_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+19.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_19_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+20.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_20_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+21.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_21_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+22.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_22_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+23.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_23_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+24.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_24_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+25.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_25_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+26.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_26_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+27.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_27_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+28.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_28_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+29.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_29_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+30.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_30_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+31.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_31_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+32.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_32_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+33.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_33_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+34.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_34_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+35.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_35_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+36.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_36_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+37.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_37_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+38.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_38_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+39.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_39_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+40.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_40_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+41.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_41_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+42.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_42_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+43.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_43_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+44.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_44_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+45.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_45_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+46.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_46_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+47.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_47_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+48.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_48_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+49.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_49_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+50.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_50_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+51.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_51_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+52.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_52_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+53.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_53_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+54.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_54_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+55.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_55_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+56.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_56_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+57.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_57_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+58.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_58_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+59.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_59_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+60.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_60_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+61.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_61_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+62.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_62_5%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='CPU+clock+is+osc%2Fpll+%2F+63.5' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SYSDIV_63_5%3C%2Fspan%3E%3C%2Fgo%3E'/>
                    <line tab='0' content='%7D+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_SysDiv%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopTarg>
            </decl>
            <decl spacer='1'/>
            <decl kind='enum' name='XtalFreq' anchor='.Xtal.Freq' altext='ti.catalog.arm.cortexm3.lm3init.Boot.XtalFreq' nodoc='0' external='1' overrides='0' readonly='0' instance='0' summary=''>
                <decl kind='enumval' name='XTAL_1MHZ' anchor='.X.T.A.L_1.M.H.Z'/>
                <decl kind='enumval' name='XTAL_1_84MHZ' anchor='.X.T.A.L_1_84.M.H.Z'/>
                <decl kind='enumval' name='XTAL_2MHZ' anchor='.X.T.A.L_2.M.H.Z'/>
                <decl kind='enumval' name='XTAL_2_45MHZ' anchor='.X.T.A.L_2_45.M.H.Z'/>
                <decl kind='enumval' name='XTAL_3_57MHZ' anchor='.X.T.A.L_3_57.M.H.Z'/>
                <decl kind='enumval' name='XTAL_3_68MHZ' anchor='.X.T.A.L_3_68.M.H.Z'/>
                <decl kind='enumval' name='XTAL_4MHZ' anchor='.X.T.A.L_4.M.H.Z'/>
                <decl kind='enumval' name='XTAL_4_09MHZ' anchor='.X.T.A.L_4_09.M.H.Z'/>
                <decl kind='enumval' name='XTAL_4_91MHZ' anchor='.X.T.A.L_4_91.M.H.Z'/>
                <decl kind='enumval' name='XTAL_5MHZ' anchor='.X.T.A.L_5.M.H.Z'/>
                <decl kind='enumval' name='XTAL_5_12MHZ' anchor='.X.T.A.L_5_12.M.H.Z'/>
                <decl kind='enumval' name='XTAL_6MHZ' anchor='.X.T.A.L_6.M.H.Z'/>
                <decl kind='enumval' name='XTAL_6_14MHZ' anchor='.X.T.A.L_6_14.M.H.Z'/>
                <decl kind='enumval' name='XTAL_7_37MHZ' anchor='.X.T.A.L_7_37.M.H.Z'/>
                <decl kind='enumval' name='XTAL_8MHZ' anchor='.X.T.A.L_8.M.H.Z'/>
                <decl kind='enumval' name='XTAL_8_19MHZ' anchor='.X.T.A.L_8_19.M.H.Z'/>
                <decl kind='enumval' name='XTAL_10MHZ' anchor='.X.T.A.L_10.M.H.Z'/>
                <decl kind='enumval' name='XTAL_12MHZ' anchor='.X.T.A.L_12.M.H.Z'/>
                <decl kind='enumval' name='XTAL_12_2MHZ' anchor='.X.T.A.L_12_2.M.H.Z'/>
                <decl kind='enumval' name='XTAL_13_5MHZ' anchor='.X.T.A.L_13_5.M.H.Z'/>
                <decl kind='enumval' name='XTAL_14_3MHZ' anchor='.X.T.A.L_14_3.M.H.Z'/>
                <decl kind='enumval' name='XTAL_16MHZ' anchor='.X.T.A.L_16.M.H.Z'/>
                <decl kind='enumval' name='XTAL_16_3MHZ' anchor='.X.T.A.L_16_3.M.H.Z'/>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eenum%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXtalFreq%3C%2Fspan%3E%3C%2Fgo%3E+%7B'/>
                    <line tab='1' comment='Using+a+1MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_1MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+1.8432MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_1_84MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+2MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_2MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+2.4576MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_2_45MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+3.579545MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_3_57MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+3.6864MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_3_68MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+4MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_4MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+4.096MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_4_09MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+4.9152MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_4_91MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+5MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_5MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+5.12MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_5_12MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+6MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_6MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+6.144MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_6_14MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+7.3728MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_7_37MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+8MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_8MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+8.192MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_8_19MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='10.0+MHz+%28USB%29' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_10MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='12.0+MHz+%28USB%29' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_12MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='12.288+MHz' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_12_2MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='13.56+MHz' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_13_5MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='14.31818+MHz' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_14_3MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='16.0+MHz+%28USB%29' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_16MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='16.384+MHz' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EXTAL_16_3MHZ%3C%2Fspan%3E%3C%2Fgo%3E'/>
                    <line tab='0' content='%7D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Ci%3Evalues+of+type+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXtalFreq%3C%2Fspan%3E%3C%2Fgo%3E%3C%2Fi%3E'/>
                    <line tab='1' comment='Using+a+1MHz+crystal' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_1MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='Using+a+1.8432MHz+crystal' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_1_84MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='Using+a+2MHz+crystal' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_2MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='Using+a+2.4576MHz+crystal' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_2_45MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='Using+a+3.579545MHz+crystal' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_3_57MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='Using+a+3.6864MHz+crystal' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_3_68MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='Using+a+4MHz+crystal' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_4MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='Using+a+4.096MHz+crystal' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_4_09MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='Using+a+4.9152MHz+crystal' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_4_91MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='Using+a+5MHz+crystal' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_5MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='Using+a+5.12MHz+crystal' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_5_12MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='Using+a+6MHz+crystal' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_6MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='Using+a+6.144MHz+crystal' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_6_14MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='Using+a+7.3728MHz+crystal' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_7_37MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='Using+a+8MHz+crystal' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_8MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='Using+a+8.192MHz+crystal' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_8_19MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='10.0+MHz+%28USB%29' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_10MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='12.0+MHz+%28USB%29' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_12MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='12.288+MHz' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_12_2MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='13.56+MHz' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_13_5MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='14.31818+MHz' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_14_3MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='16.0+MHz+%28USB%29' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_16MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' comment='16.384+MHz' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EXTAL_16_3MHZ%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopMeta>
                <synopTarg>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Etypedef%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw1%22%3Eenum%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XtalFreq%3C%2Fspan%3E%3C%2Fgo%3E+%7B'/>
                    <line tab='1' comment='Using+a+1MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_1MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+1.8432MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_1_84MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+2MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_2MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+2.4576MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_2_45MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+3.579545MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_3_57MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+3.6864MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_3_68MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+4MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_4MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+4.096MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_4_09MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+4.9152MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_4_91MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+5MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_5MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+5.12MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_5_12MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+6MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_6MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+6.144MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_6_14MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+7.3728MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_7_37MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+8MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_8MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='Using+a+8.192MHz+crystal' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_8_19MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='10.0+MHz+%28USB%29' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_10MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='12.0+MHz+%28USB%29' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_12MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='12.288+MHz' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_12_2MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='13.56+MHz' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_13_5MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='14.31818+MHz' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_14_3MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='16.0+MHz+%28USB%29' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_16MHZ%3C%2Fspan%3E%3C%2Fgo%3E%2C+'/>
                    <line tab='1' comment='16.384+MHz' content='%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XTAL_16_3MHZ%3C%2Fspan%3E%3C%2Fgo%3E'/>
                    <line tab='0' content='%7D+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_XtalFreq%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopTarg>
            </decl>
            <decl spacer='1'/>
            <decl spacer='1'/>
            <decl kind='struct' name='ModuleView' anchor='.Module.View' altext='ti.catalog.arm.cortexm3.lm3init.Boot.ModuleView' nodoc='0' external='1' overrides='0' readonly='0' instance='0' summary='' metaonly='1'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Estruct%3C%2Fspan%3E+%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EModuleView%3C%2Fspan%3E%3C%2Fgo%3E+%7B'/>
                    <line tab='1' content='%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EconfigureClock%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' content='%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EsysClockDivEnable%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' content='%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EsysClockDiv%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' content='%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EpwmClockDivEnable%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' content='%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EpwmClockDiv%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' content='%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Extal%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' content='%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EoscSrc%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' content='%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EpllBypass%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' content='%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EpllOutEnable%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' content='%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EioscDisable%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' content='%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmoscDisable%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' content='%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EconfigureLdo%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='1' content='%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EldoOut%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line tab='0' content='%7D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Evar%3C%2Fspan%3E+%3Ci%3Eobj%3C%2Fi%3E+%3D+%3Cspan+class%3D%22xdoc-kw1%22%3Enew%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EModuleView%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                    <line blank='1' always='0'/>
                    <line tab='1' content='%3Ci%3Eobj%3C%2Fi%3E.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EconfigureClock%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%3C%2Fi%3E%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='1' content='%3Ci%3Eobj%3C%2Fi%3E.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EsysClockDivEnable%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%3C%2Fi%3E%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='1' content='%3Ci%3Eobj%3C%2Fi%3E.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EsysClockDiv%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='1' content='%3Ci%3Eobj%3C%2Fi%3E.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EpwmClockDivEnable%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%3C%2Fi%3E%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='1' content='%3Ci%3Eobj%3C%2Fi%3E.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EpwmClockDiv%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='1' content='%3Ci%3Eobj%3C%2Fi%3E.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Extal%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='1' content='%3Ci%3Eobj%3C%2Fi%3E.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EoscSrc%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='1' content='%3Ci%3Eobj%3C%2Fi%3E.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EpllBypass%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%3C%2Fi%3E%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='1' content='%3Ci%3Eobj%3C%2Fi%3E.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EpllOutEnable%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%3C%2Fi%3E%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='1' content='%3Ci%3Eobj%3C%2Fi%3E.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EioscDisable%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%3C%2Fi%3E%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='1' content='%3Ci%3Eobj%3C%2Fi%3E.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmoscDisable%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%3C%2Fi%3E%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='1' content='%3Ci%3Eobj%3C%2Fi%3E.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EconfigureLdo%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%3C%2Fi%3E%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                    <line tab='1' content='%3Ci%3Eobj%3C%2Fi%3E.%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EldoOut%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EString%3C%2Fspan%3E%3C%2Fi%3E%3Cb%3E%26nbsp%3B%26nbsp%3B...%3C%2Fb%3E'/>
                </synopMeta>
            </decl>
        </group>
        <group name='module-wide config parameters'>
            <decl spacer='1'/>
            <decl kind='config' name='configNameMap$' anchor='config.Name.Map$' altext='ti.catalog.arm.cortexm3.lm3init.Boot.configNameMap$' nodoc='1' external='1' overrides='0' readonly='1' instance='0' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fxdc%2Fruntime%2FIModule.html%23config.Name.Map%24%22+title%3D%22xdc.runtime.IModule.configNameMap%24%22%3EIModule%3C%2Fa%3E' metaonly='1'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Ereadonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fxdc%2Fruntime%2FTypes.html%23.View.Info%22+title%3D%22xdc.runtime.Types.ViewInfo%22%3ETypes.ViewInfo%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EconfigNameMap%24%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D+%3D+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522xdc.runtime%252FMemory%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='viewType%253A%2B%2522module%2522%252C'/>
                    <line tab='3' content='fields%253A%2B%255B'/>
                    <line tab='4' content='%2522common%2524.instanceHeap%2522%252C'/>
                    <line tab='4' content='%2522common%2524.instanceSection%2522%252C'/>
                    <line tab='4' content='%2522common%2524.memoryPolicy%2522%252C'/>
                    <line tab='4' content='%2522common%2524.namedModule%2522%252C'/>
                    <line tab='4' content='%2522common%2524.namedInstance%2522%252C'/>
                    <line tab='4' content='%2522common%2524.fxntab%2522%252C'/>
                    <line tab='4' content='%2522common%2524.romPatchTable%2522'/>
                    <line tab='3' content='%255D'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522xdc.runtime%252FDiagnostics%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='viewType%253A%2B%2522module%2522%252C'/>
                    <line tab='3' content='fields%253A%2B%255B'/>
                    <line tab='4' content='%2522common%2524.logger%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_ASSERT%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_ENTRY%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_EXIT%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_INTERNAL%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_LIFECYCLE%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_STATUS%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_USER1%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_USER2%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_USER3%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_USER4%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_USER5%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_USER6%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_INFO%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_ANALYSIS%2522'/>
                    <line tab='3' content='%255D'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522xdc.runtime%252FConcurrency%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='viewType%253A%2B%2522module%2522%252C'/>
                    <line tab='3' content='fields%253A%2B%255B'/>
                    <line tab='4' content='%2522common%2524.gate%2522%252C'/>
                    <line tab='4' content='%2522common%2524.gateParams%2522'/>
                    <line tab='3' content='%255D'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522xdc.runtime%252FLog%2BEvents%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='viewType%253A%2B%2522module%2522%252C'/>
                    <line tab='3' content='fields%253A%2B%255B'/>
                    <line tab='4' content='%2522Log.Event%2522'/>
                    <line tab='3' content='%255D'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522xdc.runtime%252FLog%2BEvents%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='viewType%253A%2B%2522instance%2522%252C'/>
                    <line tab='3' content='fields%253A%2B%255B'/>
                    <line tab='4' content='%2522Log.Event%2522'/>
                    <line tab='3' content='%255D'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522xdc.runtime%252FAsserts%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='viewType%253A%2B%2522module%2522%252C'/>
                    <line tab='3' content='fields%253A%2B%255B'/>
                    <line tab='4' content='%2522Assert.Id%2522'/>
                    <line tab='3' content='%255D'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522xdc.runtime%252FAsserts%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='viewType%253A%2B%2522instance%2522%252C'/>
                    <line tab='3' content='fields%253A%2B%255B'/>
                    <line tab='4' content='%2522Assert.Id%2522'/>
                    <line tab='3' content='%255D'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522xdc.runtime%252FErrors%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='viewType%253A%2B%2522module%2522%252C'/>
                    <line tab='3' content='fields%253A%2B%255B'/>
                    <line tab='4' content='%2522Error.Id%2522'/>
                    <line tab='3' content='%255D'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522xdc.runtime%252FErrors%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='viewType%253A%2B%2522instance%2522%252C'/>
                    <line tab='3' content='fields%253A%2B%255B'/>
                    <line tab='4' content='%2522Error.Id%2522'/>
                    <line tab='3' content='%255D'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econst%3C%2Fspan%3E+%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EconfigNameMap%24%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fxdc%2Fruntime%2FTypes.html%23.View.Info%22+title%3D%22xdc.runtime.Types.ViewInfo%22%3ETypes.ViewInfo%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%255B'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522xdc.runtime%252FMemory%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='viewType%253A%2B%2522module%2522%252C'/>
                    <line tab='3' content='fields%253A%2B%255B'/>
                    <line tab='4' content='%2522common%2524.instanceHeap%2522%252C'/>
                    <line tab='4' content='%2522common%2524.instanceSection%2522%252C'/>
                    <line tab='4' content='%2522common%2524.memoryPolicy%2522%252C'/>
                    <line tab='4' content='%2522common%2524.namedModule%2522%252C'/>
                    <line tab='4' content='%2522common%2524.namedInstance%2522%252C'/>
                    <line tab='4' content='%2522common%2524.fxntab%2522%252C'/>
                    <line tab='4' content='%2522common%2524.romPatchTable%2522'/>
                    <line tab='3' content='%255D'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522xdc.runtime%252FDiagnostics%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='viewType%253A%2B%2522module%2522%252C'/>
                    <line tab='3' content='fields%253A%2B%255B'/>
                    <line tab='4' content='%2522common%2524.logger%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_ASSERT%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_ENTRY%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_EXIT%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_INTERNAL%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_LIFECYCLE%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_STATUS%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_USER1%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_USER2%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_USER3%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_USER4%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_USER5%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_USER6%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_INFO%2522%252C'/>
                    <line tab='4' content='%2522common%2524.diags_ANALYSIS%2522'/>
                    <line tab='3' content='%255D'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522xdc.runtime%252FConcurrency%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='viewType%253A%2B%2522module%2522%252C'/>
                    <line tab='3' content='fields%253A%2B%255B'/>
                    <line tab='4' content='%2522common%2524.gate%2522%252C'/>
                    <line tab='4' content='%2522common%2524.gateParams%2522'/>
                    <line tab='3' content='%255D'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522xdc.runtime%252FLog%2BEvents%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='viewType%253A%2B%2522module%2522%252C'/>
                    <line tab='3' content='fields%253A%2B%255B'/>
                    <line tab='4' content='%2522Log.Event%2522'/>
                    <line tab='3' content='%255D'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522xdc.runtime%252FLog%2BEvents%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='viewType%253A%2B%2522instance%2522%252C'/>
                    <line tab='3' content='fields%253A%2B%255B'/>
                    <line tab='4' content='%2522Log.Event%2522'/>
                    <line tab='3' content='%255D'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522xdc.runtime%252FAsserts%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='viewType%253A%2B%2522module%2522%252C'/>
                    <line tab='3' content='fields%253A%2B%255B'/>
                    <line tab='4' content='%2522Assert.Id%2522'/>
                    <line tab='3' content='%255D'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522xdc.runtime%252FAsserts%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='viewType%253A%2B%2522instance%2522%252C'/>
                    <line tab='3' content='fields%253A%2B%255B'/>
                    <line tab='4' content='%2522Assert.Id%2522'/>
                    <line tab='3' content='%255D'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522xdc.runtime%252FErrors%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='viewType%253A%2B%2522module%2522%252C'/>
                    <line tab='3' content='fields%253A%2B%255B'/>
                    <line tab='4' content='%2522Error.Id%2522'/>
                    <line tab='3' content='%255D'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D%252C'/>
                    <line tab='1' content='%255B'/>
                    <line tab='2' content='%2522xdc.runtime%252FErrors%2522%252C'/>
                    <line tab='2' content='%257B'/>
                    <line tab='3' content='viewType%253A%2B%2522instance%2522%252C'/>
                    <line tab='3' content='fields%253A%2B%255B'/>
                    <line tab='4' content='%2522Error.Id%2522'/>
                    <line tab='3' content='%255D'/>
                    <line tab='2' content='%257D'/>
                    <line tab='1' content='%255D'/>
                    <line tab='0' content='%255D%3B'/>
                </synopMeta>
            </decl>
            <decl spacer='1'/>
            <decl kind='config' name='configureClock' anchor='configure.Clock' altext='ti.catalog.arm.cortexm3.lm3init.Boot.configureClock' nodoc='0' external='1' overrides='0' readonly='0' instance='0' summary='Clock+configuration+flag%2C+default+is+false'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EconfigureClock%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%253Cspan%2Bclass%253D%2522xdoc-kw2%2522%253Efalse%253C%252Fspan%253E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EconfigureClock%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%3C%2Fi%3E+%253Cspan%2Bclass%253D%2522xdoc-kw2%2522%253Efalse%253C%252Fspan%253E%3B'/>
                </synopMeta>
                <synopTarg>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eextern+const%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_configureClock%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopTarg>
                <docSect name='details'>
                    <docPara content='Set+to+true+to+automatically+configure+the+Clock.'/>
                </docSect>
            </decl>
            <decl kind='config' name='configureLdo' anchor='configure.Ldo' altext='ti.catalog.arm.cortexm3.lm3init.Boot.configureLdo' nodoc='0' external='1' overrides='0' readonly='0' instance='0' summary='LDO+configuration+flag%2C+default+is+false'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EconfigureLdo%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%253Cspan%2Bclass%253D%2522xdoc-kw2%2522%253Efalse%253C%252Fspan%253E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EconfigureLdo%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%3C%2Fi%3E+%253Cspan%2Bclass%253D%2522xdoc-kw2%2522%253Efalse%253C%252Fspan%253E%3B'/>
                </synopMeta>
                <synopTarg>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eextern+const%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_configureLdo%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopTarg>
                <docSect name='details'>
                    <docPara content='Set+to+true+to+automatically+configure+the+LDO.'/>
                </docSect>
            </decl>
            <decl kind='config' name='cpuFreq' anchor='cpu.Freq' altext='ti.catalog.arm.cortexm3.lm3init.Boot.cpuFreq' nodoc='1' external='0' overrides='0' readonly='0' instance='0' summary=''>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EUInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EcpuFreq%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EcpuFreq%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EUInt%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
                <synopTarg>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eextern+const%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EUInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_cpuFreq%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopTarg>
            </decl>
            <decl kind='config' name='ioscDisable' anchor='iosc.Disable' altext='ti.catalog.arm.cortexm3.lm3init.Boot.ioscDisable' nodoc='0' external='1' overrides='0' readonly='0' instance='0' summary='Internal+Oscillator+Disable+flag'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EioscDisable%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%253Cspan%2Bclass%253D%2522xdoc-kw2%2522%253Efalse%253C%252Fspan%253E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EioscDisable%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%3C%2Fi%3E+%253Cspan%2Bclass%253D%2522xdoc-kw2%2522%253Efalse%253C%252Fspan%253E%3B'/>
                </synopMeta>
                <synopTarg>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eextern+const%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_ioscDisable%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopTarg>
            </decl>
            <decl kind='config' name='ldoOut' anchor='ldo.Out' altext='ti.catalog.arm.cortexm3.lm3init.Boot.ldoOut' nodoc='0' external='1' overrides='0' readonly='0' instance='0' summary='LDO+VADJ+setting%2C+default+is+2.5V'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexm3%2Flm3init%2FBoot.html%23.Ldo.Out%22+title%3D%22ti.catalog.arm.cortexm3.lm3init.Boot.LdoOut%22%3EBoot.LdoOut%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EldoOut%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%253Ca%2Bclass%253D%2522xdoc-link%2522%2Bhref%253D%2522..%252F..%252F..%252F..%252F..%252Fti%252Fcatalog%252Farm%252Fcortexm3%252Flm3init%252FBoot.html%2523.L.D.O.P.C.T.L_2_50.V%2522%2Btitle%253D%2522ti.catalog.arm.cortexm3.lm3init.Boot.LDOPCTL_2_50V%2522%253EBoot.LDOPCTL_2_50V%253C%252Fa%253E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EldoOut%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexm3%2Flm3init%2FBoot.html%23.Ldo.Out%22+title%3D%22ti.catalog.arm.cortexm3.lm3init.Boot.LdoOut%22%3EBoot.LdoOut%3C%2Fa%3E%3C%2Fi%3E+%253Ca%2Bclass%253D%2522xdoc-link%2522%2Bhref%253D%2522..%252F..%252F..%252F..%252F..%252Fti%252Fcatalog%252Farm%252Fcortexm3%252Flm3init%252FBoot.html%2523.L.D.O.P.C.T.L_2_50.V%2522%2Btitle%253D%2522ti.catalog.arm.cortexm3.lm3init.Boot.LDOPCTL_2_50V%2522%253EBoot.LDOPCTL_2_50V%253C%252Fa%253E%3B'/>
                </synopMeta>
                <synopTarg>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eextern+const%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexm3%2Flm3init%2FBoot.html%23.Ldo.Out%22+title%3D%22ti.catalog.arm.cortexm3.lm3init.Boot.LdoOut%22%3EBoot_LdoOut%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_ldoOut%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopTarg>
            </decl>
            <decl kind='config' name='moscDisable' anchor='mosc.Disable' altext='ti.catalog.arm.cortexm3.lm3init.Boot.moscDisable' nodoc='0' external='1' overrides='0' readonly='0' instance='0' summary='Main+Oscillator+Disable+flag'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EmoscDisable%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%253Cspan%2Bclass%253D%2522xdoc-kw2%2522%253Efalse%253C%252Fspan%253E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EmoscDisable%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%3C%2Fi%3E+%253Cspan%2Bclass%253D%2522xdoc-kw2%2522%253Efalse%253C%252Fspan%253E%3B'/>
                </synopMeta>
                <synopTarg>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eextern+const%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_moscDisable%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopTarg>
            </decl>
            <decl kind='config' name='oscSrc' anchor='osc.Src' altext='ti.catalog.arm.cortexm3.lm3init.Boot.oscSrc' nodoc='0' external='1' overrides='0' readonly='0' instance='0' summary='Oscillator+Source'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexm3%2Flm3init%2FBoot.html%23.Osc.Src%22+title%3D%22ti.catalog.arm.cortexm3.lm3init.Boot.OscSrc%22%3EBoot.OscSrc%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EoscSrc%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%253Ca%2Bclass%253D%2522xdoc-link%2522%2Bhref%253D%2522..%252F..%252F..%252F..%252F..%252Fti%252Fcatalog%252Farm%252Fcortexm3%252Flm3init%252FBoot.html%2523.O.S.C.S.R.C_.M.A.I.N%2522%2Btitle%253D%2522ti.catalog.arm.cortexm3.lm3init.Boot.OSCSRC_MAIN%2522%253EBoot.OSCSRC_MAIN%253C%252Fa%253E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EoscSrc%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexm3%2Flm3init%2FBoot.html%23.Osc.Src%22+title%3D%22ti.catalog.arm.cortexm3.lm3init.Boot.OscSrc%22%3EBoot.OscSrc%3C%2Fa%3E%3C%2Fi%3E+%253Ca%2Bclass%253D%2522xdoc-link%2522%2Bhref%253D%2522..%252F..%252F..%252F..%252F..%252Fti%252Fcatalog%252Farm%252Fcortexm3%252Flm3init%252FBoot.html%2523.O.S.C.S.R.C_.M.A.I.N%2522%2Btitle%253D%2522ti.catalog.arm.cortexm3.lm3init.Boot.OSCSRC_MAIN%2522%253EBoot.OSCSRC_MAIN%253C%252Fa%253E%3B'/>
                </synopMeta>
                <synopTarg>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eextern+const%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexm3%2Flm3init%2FBoot.html%23.Osc.Src%22+title%3D%22ti.catalog.arm.cortexm3.lm3init.Boot.OscSrc%22%3EBoot_OscSrc%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_oscSrc%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopTarg>
            </decl>
            <decl kind='config' name='pllBypass' anchor='pll.Bypass' altext='ti.catalog.arm.cortexm3.lm3init.Boot.pllBypass' nodoc='0' external='1' overrides='0' readonly='0' instance='0' summary='PLL+Bypass+flag'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EpllBypass%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%253Cspan%2Bclass%253D%2522xdoc-kw2%2522%253Efalse%253C%252Fspan%253E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EpllBypass%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%3C%2Fi%3E+%253Cspan%2Bclass%253D%2522xdoc-kw2%2522%253Efalse%253C%252Fspan%253E%3B'/>
                </synopMeta>
                <synopTarg>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eextern+const%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_pllBypass%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopTarg>
            </decl>
            <decl kind='config' name='pllOutEnable' anchor='pll.Out.Enable' altext='ti.catalog.arm.cortexm3.lm3init.Boot.pllOutEnable' nodoc='0' external='1' overrides='0' readonly='0' instance='0' summary='PLL+Output+Enable+flag'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EpllOutEnable%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%253Cspan%2Bclass%253D%2522xdoc-kw2%2522%253Efalse%253C%252Fspan%253E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EpllOutEnable%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%3C%2Fi%3E+%253Cspan%2Bclass%253D%2522xdoc-kw2%2522%253Efalse%253C%252Fspan%253E%3B'/>
                </synopMeta>
                <synopTarg>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eextern+const%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_pllOutEnable%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopTarg>
            </decl>
            <decl kind='config' name='pwmClockDiv' anchor='pwm.Clock.Div' altext='ti.catalog.arm.cortexm3.lm3init.Boot.pwmClockDiv' nodoc='0' external='1' overrides='0' readonly='0' instance='0' summary='PWM+Clock+Divisor'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexm3%2Flm3init%2FBoot.html%23.Pwm.Div%22+title%3D%22ti.catalog.arm.cortexm3.lm3init.Boot.PwmDiv%22%3EBoot.PwmDiv%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EpwmClockDiv%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%253Ca%2Bclass%253D%2522xdoc-link%2522%2Bhref%253D%2522..%252F..%252F..%252F..%252F..%252Fti%252Fcatalog%252Farm%252Fcortexm3%252Flm3init%252FBoot.html%2523.P.W.M.D.I.V_1%2522%2Btitle%253D%2522ti.catalog.arm.cortexm3.lm3init.Boot.PWMDIV_1%2522%253EBoot.PWMDIV_1%253C%252Fa%253E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EpwmClockDiv%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexm3%2Flm3init%2FBoot.html%23.Pwm.Div%22+title%3D%22ti.catalog.arm.cortexm3.lm3init.Boot.PwmDiv%22%3EBoot.PwmDiv%3C%2Fa%3E%3C%2Fi%3E+%253Ca%2Bclass%253D%2522xdoc-link%2522%2Bhref%253D%2522..%252F..%252F..%252F..%252F..%252Fti%252Fcatalog%252Farm%252Fcortexm3%252Flm3init%252FBoot.html%2523.P.W.M.D.I.V_1%2522%2Btitle%253D%2522ti.catalog.arm.cortexm3.lm3init.Boot.PWMDIV_1%2522%253EBoot.PWMDIV_1%253C%252Fa%253E%3B'/>
                </synopMeta>
                <synopTarg>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eextern+const%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexm3%2Flm3init%2FBoot.html%23.Pwm.Div%22+title%3D%22ti.catalog.arm.cortexm3.lm3init.Boot.PwmDiv%22%3EBoot_PwmDiv%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_pwmClockDiv%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopTarg>
            </decl>
            <decl kind='config' name='sysClockDiv' anchor='sys.Clock.Div' altext='ti.catalog.arm.cortexm3.lm3init.Boot.sysClockDiv' nodoc='0' external='1' overrides='0' readonly='0' instance='0' summary='SYS+Clock+Divisor'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexm3%2Flm3init%2FBoot.html%23.Sys.Div%22+title%3D%22ti.catalog.arm.cortexm3.lm3init.Boot.SysDiv%22%3EBoot.SysDiv%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EsysClockDiv%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%253Ca%2Bclass%253D%2522xdoc-link%2522%2Bhref%253D%2522..%252F..%252F..%252F..%252F..%252Fti%252Fcatalog%252Farm%252Fcortexm3%252Flm3init%252FBoot.html%2523.S.Y.S.D.I.V_1%2522%2Btitle%253D%2522ti.catalog.arm.cortexm3.lm3init.Boot.SYSDIV_1%2522%253EBoot.SYSDIV_1%253C%252Fa%253E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EsysClockDiv%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexm3%2Flm3init%2FBoot.html%23.Sys.Div%22+title%3D%22ti.catalog.arm.cortexm3.lm3init.Boot.SysDiv%22%3EBoot.SysDiv%3C%2Fa%3E%3C%2Fi%3E+%253Ca%2Bclass%253D%2522xdoc-link%2522%2Bhref%253D%2522..%252F..%252F..%252F..%252F..%252Fti%252Fcatalog%252Farm%252Fcortexm3%252Flm3init%252FBoot.html%2523.S.Y.S.D.I.V_1%2522%2Btitle%253D%2522ti.catalog.arm.cortexm3.lm3init.Boot.SYSDIV_1%2522%253EBoot.SYSDIV_1%253C%252Fa%253E%3B'/>
                </synopMeta>
                <synopTarg>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eextern+const%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexm3%2Flm3init%2FBoot.html%23.Sys.Div%22+title%3D%22ti.catalog.arm.cortexm3.lm3init.Boot.SysDiv%22%3EBoot_SysDiv%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_sysClockDiv%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopTarg>
            </decl>
            <decl kind='config' name='ulConfig' anchor='ul.Config' altext='ti.catalog.arm.cortexm3.lm3init.Boot.ulConfig' nodoc='1' external='1' overrides='0' readonly='0' instance='0' summary=''>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EUInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EulConfig%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EulConfig%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EUInt%3C%2Fspan%3E%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
                <synopTarg>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eextern+const%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EUInt%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_ulConfig%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopTarg>
            </decl>
            <decl kind='config' name='xtal' anchor='xtal' altext='ti.catalog.arm.cortexm3.lm3init.Boot.xtal' nodoc='0' external='1' overrides='0' readonly='0' instance='0' summary='Crystal+Value'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexm3%2Flm3init%2FBoot.html%23.Xtal.Freq%22+title%3D%22ti.catalog.arm.cortexm3.lm3init.Boot.XtalFreq%22%3EBoot.XtalFreq%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3Extal%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%253Ca%2Bclass%253D%2522xdoc-link%2522%2Bhref%253D%2522..%252F..%252F..%252F..%252F..%252Fti%252Fcatalog%252Farm%252Fcortexm3%252Flm3init%252FBoot.html%2523.X.T.A.L_1.M.H.Z%2522%2Btitle%253D%2522ti.catalog.arm.cortexm3.lm3init.Boot.XTAL_1MHZ%2522%253EBoot.XTAL_1MHZ%253C%252Fa%253E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3Extal%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexm3%2Flm3init%2FBoot.html%23.Xtal.Freq%22+title%3D%22ti.catalog.arm.cortexm3.lm3init.Boot.XtalFreq%22%3EBoot.XtalFreq%3C%2Fa%3E%3C%2Fi%3E+%253Ca%2Bclass%253D%2522xdoc-link%2522%2Bhref%253D%2522..%252F..%252F..%252F..%252F..%252Fti%252Fcatalog%252Farm%252Fcortexm3%252Flm3init%252FBoot.html%2523.X.T.A.L_1.M.H.Z%2522%2Btitle%253D%2522ti.catalog.arm.cortexm3.lm3init.Boot.XTAL_1MHZ%2522%253EBoot.XTAL_1MHZ%253C%252Fa%253E%3B'/>
                </synopMeta>
                <synopTarg>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Eextern+const%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fti%2Fcatalog%2Farm%2Fcortexm3%2Flm3init%2FBoot.html%23.Xtal.Freq%22+title%3D%22ti.catalog.arm.cortexm3.lm3init.Boot.XtalFreq%22%3EBoot_XtalFreq%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_xtal%3C%2Fspan%3E%3C%2Fgo%3E%3B'/>
                </synopTarg>
            </decl>
            <decl spacer='1'/>
            <decl kind='config' name='rovShowRawTab$' anchor='rov.Show.Raw.Tab$' altext='ti.catalog.arm.cortexm3.lm3init.Boot.rovShowRawTab$' nodoc='1' external='1' overrides='0' readonly='0' instance='0' summary='' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fxdc%2Fruntime%2FIModule.html%23rov.Show.Raw.Tab%24%22+title%3D%22xdc.runtime.IModule.rovShowRawTab%24%22%3EIModule%3C%2Fa%3E' metaonly='1'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ErovShowRawTab%24%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%253Cspan%2Bclass%253D%2522xdoc-kw2%2522%253Etrue%253C%252Fspan%253E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ErovShowRawTab%24%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EBool%3C%2Fspan%3E%3C%2Fi%3E+%253Cspan%2Bclass%253D%2522xdoc-kw2%2522%253Etrue%253C%252Fspan%253E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='rovViewInfo' anchor='rov.View.Info' altext='ti.catalog.arm.cortexm3.lm3init.Boot.rovViewInfo' nodoc='0' external='1' overrides='0' readonly='0' instance='0' summary='' metaonly='1'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fxdc%2Frov%2FViewInfo.html%23.Instance%22+title%3D%22xdc.rov.ViewInfo.Instance%22%3EViewInfo.Instance%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3ErovViewInfo%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%253Ca%2Bclass%253D%2522xdoc-link%2522%2Bhref%253D%2522..%252F..%252F..%252F..%252F..%252Fxdc%252Frov%252FViewInfo.html%2523per-instance_creation%2522%2Btitle%253D%2522xdc.rov.ViewInfo.create%2522%253EViewInfo.create%253C%252Fa%253E%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3ErovViewInfo%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fxdc%2Frov%2FViewInfo.html%23.Instance%22+title%3D%22xdc.rov.ViewInfo.Instance%22%3EViewInfo.Instance%3C%2Fa%3E%3C%2Fi%3E+%253Ca%2Bclass%253D%2522xdoc-link%2522%2Bhref%253D%2522..%252F..%252F..%252F..%252F..%252Fxdc%252Frov%252FViewInfo.html%2523per-instance_creation%2522%2Btitle%253D%2522xdc.rov.ViewInfo.create%2522%253EViewInfo.create%253C%252Fa%253E%3B'/>
                </synopMeta>
            </decl>
            <decl kind='config' name='viewNameMap$' anchor='view.Name.Map$' altext='ti.catalog.arm.cortexm3.lm3init.Boot.viewNameMap$' nodoc='1' external='1' overrides='0' readonly='0' instance='0' summary='Specifies+the+ROV+views+for+the+module' origin='%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fxdc%2Fruntime%2FIModule.html%23view.Name.Map%24%22+title%3D%22xdc.runtime.IModule.viewNameMap%24%22%3EIModule%3C%2Fa%3E' metaonly='1'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-kw1%22%3Econfig%3C%2Fspan%3E+%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fxdc%2Fruntime%2FTypes.html%23.View.Info%22+title%3D%22xdc.runtime.Types.ViewInfo%22%3ETypes.ViewInfo%3C%2Fa%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EviewNameMap%24%3C%2Fspan%3E%3C%2Fgo%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EviewNameMap%24%3C%2Fspan%3E%3C%2Fgo%3E+%3D+%3Ci%3E%3Ca+class%3D%22xdoc-link%22+href%3D%22..%2F..%2F..%2F..%2F..%2Fxdc%2Fruntime%2FTypes.html%23.View.Info%22+title%3D%22xdc.runtime.Types.ViewInfo%22%3ETypes.ViewInfo%3C%2Fa%3E%5B%3Cspan+class%3D%22xdoc-kw1%22%3Estring%3C%2Fspan%3E%5D%3C%2Fi%3E+%3Cspan+class%3D%22xdoc-kw2%22%3Eundefined%3C%2Fspan%3E%3B'/>
                </synopMeta>
            </decl>
        </group>
        <group name='module-wide data'>
        </group>
        <group name='module-wide functions'>
            <decl kind='fxn' name='getFrequency' anchor='get.Frequency' altext='ti.catalog.arm.cortexm3.lm3init.Boot.getFrequency' nodoc='1' external='1' overrides='0' readonly='0' instance='0' summary=''>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw2%22%3EUInt32%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EgetFrequency%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopTarg>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw2%22%3EUInt32%3C%2Fspan%3E%26nbsp%3B%3Cgo%3E%3Cspan+class%3D%22xdoc-id%22%3EBoot_getFrequency%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopTarg>
            </decl>
            <decl spacer='1'/>
            <decl kind='fxn' name='registerFreqListener' anchor='register.Freq.Listener' altext='ti.catalog.arm.cortexm3.lm3init.Boot.registerFreqListener' nodoc='1' external='1' overrides='0' readonly='0' instance='0' summary='' metaonly='1'>
                <synopSpec>
                    <line tab='0' content='%3Cspan+class%3D%22xdoc-kw1%22%3Emetaonly+%3C%2Fspan%3E%3Cgo%3E%3Cspan+class%3D%22xdoc-kw1%22%3Efunction+%3C%2Fspan%3E%3Cspan+class%3D%22xdoc-id%22%3EregisterFreqListener%3C%2Fspan%3E%3C%2Fgo%3E%28++%29%3B'/>
                </synopSpec>
                <synopMeta>
                    <line tab='0' content='%3Cgo%3EBoot.%3Cspan+class%3D%22xdoc-id%22%3EregisterFreqListener%3C%2Fspan%3E%3C%2Fgo%3E%28++%29+%3Ci%3Ereturns%3C%2Fi%3E+%3Ci%3E%3Cspan+class%3D%22xdoc-kw2%22%3EAny%3C%2Fspan%3E%3C%2Fi%3E'/>
                </synopMeta>
            </decl>
        </group>
        <group name='module-wide built-ins'>
        </group>
    </unit>
</package>
