Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jul 17 10:45:37 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_MAC_Test_timing_summary_routed.rpt -pb top_MAC_Test_timing_summary_routed.pb -rpx top_MAC_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_MAC_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      22          
TIMING-16  Warning   Large setup violation          148         
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.530     -263.140                    218                  718        0.106        0.000                      0                  718        1.166        0.000                       0                   444  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.667}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.530     -263.140                    218                  718        0.106        0.000                      0                  718        1.166        0.000                       0                   444  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          218  Failing Endpoints,  Worst Slack       -2.530ns,  Total Violation     -263.140ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.530ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            add_inst/r_mant_2_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 3.551ns (60.112%)  route 2.356ns (39.888%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 8.274 - 3.333 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.626     5.229    add_inst/CLK
    SLICE_X9Y74          FDCE                                         r  add_inst/aligned_x_1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.456     5.685 r  add_inst/aligned_x_1_reg[0]_replica/Q
                         net (fo=2, routed)           0.825     6.509    add_inst/aligned_x_1[0]_repN
    SLICE_X9Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.633 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.633    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.165 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    add_inst/r_mant_21_carry_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    add_inst/r_mant_21_carry__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.393    add_inst/r_mant_21_carry__1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.507    add_inst/r_mant_21_carry__2_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          0.966     8.587    add_inst/r_mant_21_carry__3_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.124     8.711 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.557     9.268    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.587     9.855 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.864    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.981 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.098 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.332 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.449 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.449    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.683 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.800 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.800    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.917 r  add_inst/r_mant_2_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.917    add_inst/r_mant_2_reg[39]_i_1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.136 r  add_inst/r_mant_2_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.136    add_inst/r_mant_2_reg[40]_i_1_n_7
    SLICE_X8Y84          FDCE                                         r  add_inst/r_mant_2_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    E3                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.664    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.755 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.518     8.274    add_inst/CLK
    SLICE_X8Y84          FDCE                                         r  add_inst/r_mant_2_reg[40]/C
                         clock pessimism              0.259     8.533    
                         clock uncertainty           -0.035     8.497    
    SLICE_X8Y84          FDCE (Setup_fdce_C_D)        0.109     8.606    add_inst/r_mant_2_reg[40]
  -------------------------------------------------------------------
                         required time                          8.606    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                 -2.530    

Slack (VIOLATED) :        -2.518ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            add_inst/r_mant_2_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 3.538ns (60.024%)  route 2.356ns (39.976%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 8.273 - 3.333 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.626     5.229    add_inst/CLK
    SLICE_X9Y74          FDCE                                         r  add_inst/aligned_x_1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.456     5.685 r  add_inst/aligned_x_1_reg[0]_replica/Q
                         net (fo=2, routed)           0.825     6.509    add_inst/aligned_x_1[0]_repN
    SLICE_X9Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.633 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.633    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.165 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    add_inst/r_mant_21_carry_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    add_inst/r_mant_21_carry__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.393    add_inst/r_mant_21_carry__1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.507    add_inst/r_mant_21_carry__2_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          0.966     8.587    add_inst/r_mant_21_carry__3_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.124     8.711 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.557     9.268    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.587     9.855 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.864    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.981 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.098 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.332 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.449 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.449    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.683 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.800 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.800    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.123 r  add_inst/r_mant_2_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.123    add_inst/r_mant_2_reg[39]_i_1_n_6
    SLICE_X8Y83          FDCE                                         r  add_inst/r_mant_2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    E3                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.664    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.755 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.517     8.273    add_inst/CLK
    SLICE_X8Y83          FDCE                                         r  add_inst/r_mant_2_reg[37]/C
                         clock pessimism              0.259     8.532    
                         clock uncertainty           -0.035     8.496    
    SLICE_X8Y83          FDCE (Setup_fdce_C_D)        0.109     8.605    add_inst/r_mant_2_reg[37]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                 -2.518    

Slack (VIOLATED) :        -2.510ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            add_inst/r_mant_2_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 3.530ns (59.969%)  route 2.356ns (40.031%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 8.273 - 3.333 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.626     5.229    add_inst/CLK
    SLICE_X9Y74          FDCE                                         r  add_inst/aligned_x_1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.456     5.685 r  add_inst/aligned_x_1_reg[0]_replica/Q
                         net (fo=2, routed)           0.825     6.509    add_inst/aligned_x_1[0]_repN
    SLICE_X9Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.633 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.633    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.165 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    add_inst/r_mant_21_carry_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    add_inst/r_mant_21_carry__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.393    add_inst/r_mant_21_carry__1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.507    add_inst/r_mant_21_carry__2_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          0.966     8.587    add_inst/r_mant_21_carry__3_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.124     8.711 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.557     9.268    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.587     9.855 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.864    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.981 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.098 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.332 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.449 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.449    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.683 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.800 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.800    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.115 r  add_inst/r_mant_2_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.115    add_inst/r_mant_2_reg[39]_i_1_n_4
    SLICE_X8Y83          FDCE                                         r  add_inst/r_mant_2_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    E3                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.664    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.755 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.517     8.273    add_inst/CLK
    SLICE_X8Y83          FDCE                                         r  add_inst/r_mant_2_reg[39]/C
                         clock pessimism              0.259     8.532    
                         clock uncertainty           -0.035     8.496    
    SLICE_X8Y83          FDCE (Setup_fdce_C_D)        0.109     8.605    add_inst/r_mant_2_reg[39]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                 -2.510    

Slack (VIOLATED) :        -2.434ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            add_inst/r_mant_2_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 3.454ns (59.446%)  route 2.356ns (40.554%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 8.273 - 3.333 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.626     5.229    add_inst/CLK
    SLICE_X9Y74          FDCE                                         r  add_inst/aligned_x_1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.456     5.685 r  add_inst/aligned_x_1_reg[0]_replica/Q
                         net (fo=2, routed)           0.825     6.509    add_inst/aligned_x_1[0]_repN
    SLICE_X9Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.633 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.633    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.165 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    add_inst/r_mant_21_carry_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    add_inst/r_mant_21_carry__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.393    add_inst/r_mant_21_carry__1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.507    add_inst/r_mant_21_carry__2_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          0.966     8.587    add_inst/r_mant_21_carry__3_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.124     8.711 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.557     9.268    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.587     9.855 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.864    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.981 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.098 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.332 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.449 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.449    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.683 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.800 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.800    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.039 r  add_inst/r_mant_2_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.039    add_inst/r_mant_2_reg[39]_i_1_n_5
    SLICE_X8Y83          FDCE                                         r  add_inst/r_mant_2_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    E3                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.664    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.755 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.517     8.273    add_inst/CLK
    SLICE_X8Y83          FDCE                                         r  add_inst/r_mant_2_reg[38]/C
                         clock pessimism              0.259     8.532    
                         clock uncertainty           -0.035     8.496    
    SLICE_X8Y83          FDCE (Setup_fdce_C_D)        0.109     8.605    add_inst/r_mant_2_reg[38]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                         -11.039    
  -------------------------------------------------------------------
                         slack                                 -2.434    

Slack (VIOLATED) :        -2.414ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            add_inst/r_mant_2_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 3.434ns (59.306%)  route 2.356ns (40.694%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 8.273 - 3.333 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.626     5.229    add_inst/CLK
    SLICE_X9Y74          FDCE                                         r  add_inst/aligned_x_1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.456     5.685 r  add_inst/aligned_x_1_reg[0]_replica/Q
                         net (fo=2, routed)           0.825     6.509    add_inst/aligned_x_1[0]_repN
    SLICE_X9Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.633 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.633    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.165 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    add_inst/r_mant_21_carry_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    add_inst/r_mant_21_carry__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.393    add_inst/r_mant_21_carry__1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.507    add_inst/r_mant_21_carry__2_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          0.966     8.587    add_inst/r_mant_21_carry__3_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.124     8.711 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.557     9.268    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.587     9.855 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.864    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.981 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.098 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.332 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.449 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.449    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.683 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.800 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.800    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.019 r  add_inst/r_mant_2_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.019    add_inst/r_mant_2_reg[39]_i_1_n_7
    SLICE_X8Y83          FDCE                                         r  add_inst/r_mant_2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    E3                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.664    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.755 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.517     8.273    add_inst/CLK
    SLICE_X8Y83          FDCE                                         r  add_inst/r_mant_2_reg[36]/C
                         clock pessimism              0.259     8.532    
                         clock uncertainty           -0.035     8.496    
    SLICE_X8Y83          FDCE (Setup_fdce_C_D)        0.109     8.605    add_inst/r_mant_2_reg[36]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                         -11.019    
  -------------------------------------------------------------------
                         slack                                 -2.414    

Slack (VIOLATED) :        -2.402ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            add_inst/r_mant_2_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 3.421ns (59.214%)  route 2.356ns (40.786%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 8.272 - 3.333 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.626     5.229    add_inst/CLK
    SLICE_X9Y74          FDCE                                         r  add_inst/aligned_x_1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.456     5.685 r  add_inst/aligned_x_1_reg[0]_replica/Q
                         net (fo=2, routed)           0.825     6.509    add_inst/aligned_x_1[0]_repN
    SLICE_X9Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.633 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.633    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.165 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    add_inst/r_mant_21_carry_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    add_inst/r_mant_21_carry__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.393    add_inst/r_mant_21_carry__1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.507    add_inst/r_mant_21_carry__2_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          0.966     8.587    add_inst/r_mant_21_carry__3_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.124     8.711 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.557     9.268    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.587     9.855 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.864    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.981 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.098 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.332 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.449 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.449    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.683 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.006 r  add_inst/r_mant_2_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.006    add_inst/r_mant_2_reg[35]_i_1_n_6
    SLICE_X8Y82          FDCE                                         r  add_inst/r_mant_2_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    E3                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.664    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.755 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.516     8.272    add_inst/CLK
    SLICE_X8Y82          FDCE                                         r  add_inst/r_mant_2_reg[33]/C
                         clock pessimism              0.259     8.531    
                         clock uncertainty           -0.035     8.495    
    SLICE_X8Y82          FDCE (Setup_fdce_C_D)        0.109     8.604    add_inst/r_mant_2_reg[33]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                         -11.006    
  -------------------------------------------------------------------
                         slack                                 -2.402    

Slack (VIOLATED) :        -2.394ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            add_inst/r_mant_2_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 3.413ns (59.158%)  route 2.356ns (40.842%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 8.272 - 3.333 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.626     5.229    add_inst/CLK
    SLICE_X9Y74          FDCE                                         r  add_inst/aligned_x_1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.456     5.685 r  add_inst/aligned_x_1_reg[0]_replica/Q
                         net (fo=2, routed)           0.825     6.509    add_inst/aligned_x_1[0]_repN
    SLICE_X9Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.633 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.633    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.165 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    add_inst/r_mant_21_carry_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    add_inst/r_mant_21_carry__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.393    add_inst/r_mant_21_carry__1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.507    add_inst/r_mant_21_carry__2_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          0.966     8.587    add_inst/r_mant_21_carry__3_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.124     8.711 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.557     9.268    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.587     9.855 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.864    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.981 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.098 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.332 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.449 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.449    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.683 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.998 r  add_inst/r_mant_2_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.998    add_inst/r_mant_2_reg[35]_i_1_n_4
    SLICE_X8Y82          FDCE                                         r  add_inst/r_mant_2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    E3                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.664    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.755 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.516     8.272    add_inst/CLK
    SLICE_X8Y82          FDCE                                         r  add_inst/r_mant_2_reg[35]/C
                         clock pessimism              0.259     8.531    
                         clock uncertainty           -0.035     8.495    
    SLICE_X8Y82          FDCE (Setup_fdce_C_D)        0.109     8.604    add_inst/r_mant_2_reg[35]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                 -2.394    

Slack (VIOLATED) :        -2.318ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            add_inst/r_mant_2_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 3.337ns (58.612%)  route 2.356ns (41.388%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 8.272 - 3.333 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.626     5.229    add_inst/CLK
    SLICE_X9Y74          FDCE                                         r  add_inst/aligned_x_1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.456     5.685 r  add_inst/aligned_x_1_reg[0]_replica/Q
                         net (fo=2, routed)           0.825     6.509    add_inst/aligned_x_1[0]_repN
    SLICE_X9Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.633 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.633    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.165 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    add_inst/r_mant_21_carry_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    add_inst/r_mant_21_carry__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.393    add_inst/r_mant_21_carry__1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.507    add_inst/r_mant_21_carry__2_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          0.966     8.587    add_inst/r_mant_21_carry__3_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.124     8.711 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.557     9.268    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.587     9.855 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.864    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.981 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.098 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.332 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.449 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.449    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.683 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.922 r  add_inst/r_mant_2_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.922    add_inst/r_mant_2_reg[35]_i_1_n_5
    SLICE_X8Y82          FDCE                                         r  add_inst/r_mant_2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    E3                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.664    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.755 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.516     8.272    add_inst/CLK
    SLICE_X8Y82          FDCE                                         r  add_inst/r_mant_2_reg[34]/C
                         clock pessimism              0.259     8.531    
                         clock uncertainty           -0.035     8.495    
    SLICE_X8Y82          FDCE (Setup_fdce_C_D)        0.109     8.604    add_inst/r_mant_2_reg[34]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                 -2.318    

Slack (VIOLATED) :        -2.298ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            add_inst/r_mant_2_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 3.317ns (58.466%)  route 2.356ns (41.534%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 8.272 - 3.333 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.626     5.229    add_inst/CLK
    SLICE_X9Y74          FDCE                                         r  add_inst/aligned_x_1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.456     5.685 r  add_inst/aligned_x_1_reg[0]_replica/Q
                         net (fo=2, routed)           0.825     6.509    add_inst/aligned_x_1[0]_repN
    SLICE_X9Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.633 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.633    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.165 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    add_inst/r_mant_21_carry_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    add_inst/r_mant_21_carry__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.393    add_inst/r_mant_21_carry__1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.507    add_inst/r_mant_21_carry__2_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          0.966     8.587    add_inst/r_mant_21_carry__3_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.124     8.711 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.557     9.268    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.587     9.855 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.864    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.981 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.098 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.332 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.449 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.449    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.683 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.683    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.902 r  add_inst/r_mant_2_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.902    add_inst/r_mant_2_reg[35]_i_1_n_7
    SLICE_X8Y82          FDCE                                         r  add_inst/r_mant_2_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    E3                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.664    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.755 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.516     8.272    add_inst/CLK
    SLICE_X8Y82          FDCE                                         r  add_inst/r_mant_2_reg[32]/C
                         clock pessimism              0.259     8.531    
                         clock uncertainty           -0.035     8.495    
    SLICE_X8Y82          FDCE (Setup_fdce_C_D)        0.109     8.604    add_inst/r_mant_2_reg[32]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                 -2.298    

Slack (VIOLATED) :        -2.287ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            add_inst/r_mant_2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@3.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 3.304ns (58.371%)  route 2.356ns (41.629%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 8.270 - 3.333 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.626     5.229    add_inst/CLK
    SLICE_X9Y74          FDCE                                         r  add_inst/aligned_x_1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.456     5.685 r  add_inst/aligned_x_1_reg[0]_replica/Q
                         net (fo=2, routed)           0.825     6.509    add_inst/aligned_x_1[0]_repN
    SLICE_X9Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.633 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.633    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.165 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.165    add_inst/r_mant_21_carry_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    add_inst/r_mant_21_carry__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.393    add_inst/r_mant_21_carry__1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.507    add_inst/r_mant_21_carry__2_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          0.966     8.587    add_inst/r_mant_21_carry__3_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.124     8.711 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.557     9.268    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.587     9.855 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.864    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.981 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.981    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.098 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.098    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.215    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.332 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.332    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.449 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.449    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.566 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.566    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.889 r  add_inst/r_mant_2_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.889    add_inst/r_mant_2_reg[31]_i_1_n_6
    SLICE_X8Y81          FDCE                                         r  add_inst/r_mant_2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.333     3.333 r  
    E3                                                0.000     3.333 r  clk (IN)
                         net (fo=0)                   0.000     3.333    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.664    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.755 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.514     8.270    add_inst/CLK
    SLICE_X8Y81          FDCE                                         r  add_inst/r_mant_2_reg[29]/C
                         clock pessimism              0.259     8.529    
                         clock uncertainty           -0.035     8.493    
    SLICE_X8Y81          FDCE (Setup_fdce_C_D)        0.109     8.602    add_inst/r_mant_2_reg[29]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                 -2.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mult_inst/round_bit_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            mult_inst/mantissa_ext_next_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.566     1.485    mult_inst/CLK
    SLICE_X9Y70          FDCE                                         r  mult_inst/round_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.141     1.626 r  mult_inst/round_bit_reg/Q
                         net (fo=1, routed)           0.054     1.680    mult_inst/round_bit
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.045     1.725 r  mult_inst/mantissa_ext_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.725    mult_inst/mantissa_ext_next[0]
    SLICE_X8Y70          FDCE                                         r  mult_inst/mantissa_ext_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.835     2.000    mult_inst/CLK
    SLICE_X8Y70          FDCE                                         r  mult_inst/mantissa_ext_next_reg[0]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X8Y70          FDCE (Hold_fdce_C_D)         0.121     1.619    mult_inst/mantissa_ext_next_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 reg_in_a_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            mult_inst/exp_x_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X4Y67          FDCE                                         r  reg_in_a_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  reg_in_a_reg[14]/Q
                         net (fo=1, routed)           0.117     1.775    mult_inst/signe_x_reg_reg_0[14]
    SLICE_X3Y67          FDCE                                         r  mult_inst/exp_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.869     2.034    mult_inst/CLK
    SLICE_X3Y67          FDCE                                         r  mult_inst/exp_x_reg_reg[4]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X3Y67          FDCE (Hold_fdce_C_D)         0.070     1.624    mult_inst/exp_x_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mult_inst/mantissa_ext_next_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            mult_inst/rounded_mant_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.593     1.512    mult_inst/CLK
    SLICE_X7Y71          FDCE                                         r  mult_inst/mantissa_ext_next_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  mult_inst/mantissa_ext_next_reg[6]/Q
                         net (fo=2, routed)           0.103     1.757    mult_inst/mantissa_ext_next_reg_n_0_[6]
    SLICE_X6Y71          LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  mult_inst/rounded_mant[6]_i_1/O
                         net (fo=1, routed)           0.000     1.802    mult_inst/rounded_mant[6]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  mult_inst/rounded_mant_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.862     2.027    mult_inst/CLK
    SLICE_X6Y71          FDCE                                         r  mult_inst/rounded_mant_reg[6]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X6Y71          FDCE (Hold_fdce_C_D)         0.121     1.646    mult_inst/rounded_mant_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult_inst/exp_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            mult_inst/final_exp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (70.006%)  route 0.080ns (29.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.595     1.514    mult_inst/CLK
    SLICE_X5Y69          FDCE                                         r  mult_inst/exp_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  mult_inst/exp_r_reg[2]/Q
                         net (fo=3, routed)           0.080     1.735    mult_inst/exp_r_reg_n_0_[2]
    SLICE_X4Y69          LUT5 (Prop_lut5_I4_O)        0.045     1.780 r  mult_inst/final_exp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.780    mult_inst/final_exp[2]_i_1_n_0
    SLICE_X4Y69          FDCE                                         r  mult_inst/final_exp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.864     2.029    mult_inst/CLK
    SLICE_X4Y69          FDCE                                         r  mult_inst/final_exp_reg[2]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X4Y69          FDCE (Hold_fdce_C_D)         0.092     1.619    mult_inst/final_exp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mult_inst/exp_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            mult_inst/final_exp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.743%)  route 0.081ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.595     1.514    mult_inst/CLK
    SLICE_X5Y69          FDCE                                         r  mult_inst/exp_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  mult_inst/exp_r_reg[2]/Q
                         net (fo=3, routed)           0.081     1.736    mult_inst/exp_r_reg_n_0_[2]
    SLICE_X4Y69          LUT6 (Prop_lut6_I4_O)        0.045     1.781 r  mult_inst/final_exp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.781    mult_inst/final_exp[4]_i_1_n_0
    SLICE_X4Y69          FDCE                                         r  mult_inst/final_exp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.864     2.029    mult_inst/CLK
    SLICE_X4Y69          FDCE                                         r  mult_inst/final_exp_reg[4]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X4Y69          FDCE (Hold_fdce_C_D)         0.091     1.618    mult_inst/final_exp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult_inst/rounded_mant_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            mult_inst/mult_result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.593     1.512    mult_inst/CLK
    SLICE_X7Y72          FDCE                                         r  mult_inst/rounded_mant_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  mult_inst/rounded_mant_reg[0]/Q
                         net (fo=1, routed)           0.107     1.760    mult_inst/rounded_mant[0]
    SLICE_X4Y72          FDCE                                         r  mult_inst/mult_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.861     2.026    mult_inst/CLK
    SLICE_X4Y72          FDCE                                         r  mult_inst/mult_result_reg[0]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X4Y72          FDCE (Hold_fdce_C_D)         0.070     1.595    mult_inst/mult_result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mult_inst/rounded_exp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            mult_inst/mult_result_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.593     1.512    mult_inst/CLK
    SLICE_X5Y71          FDCE                                         r  mult_inst/rounded_exp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  mult_inst/rounded_exp_reg[1]/Q
                         net (fo=1, routed)           0.110     1.763    mult_inst/rounded_exp_reg_n_0_[1]
    SLICE_X5Y72          FDCE                                         r  mult_inst/mult_result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.861     2.026    mult_inst/CLK
    SLICE_X5Y72          FDCE                                         r  mult_inst/mult_result_reg[11]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X5Y72          FDCE (Hold_fdce_C_D)         0.070     1.595    mult_inst/mult_result_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mult_inst/rounded_mant_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            mult_inst/mult_result_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.593     1.512    mult_inst/CLK
    SLICE_X5Y71          FDCE                                         r  mult_inst/rounded_mant_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  mult_inst/rounded_mant_reg[9]/Q
                         net (fo=1, routed)           0.112     1.765    mult_inst/rounded_mant[9]
    SLICE_X4Y71          FDCE                                         r  mult_inst/mult_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.862     2.027    mult_inst/CLK
    SLICE_X4Y71          FDCE                                         r  mult_inst/mult_result_reg[9]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X4Y71          FDCE (Hold_fdce_C_D)         0.071     1.596    mult_inst/mult_result_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mult_inst/mult_result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            reg_mult_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.216%)  route 0.119ns (45.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.593     1.512    mult_inst/CLK
    SLICE_X4Y71          FDCE                                         r  mult_inst/mult_result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  mult_inst/mult_result_reg[7]/Q
                         net (fo=1, routed)           0.119     1.772    mult_result[7]
    SLICE_X4Y73          FDCE                                         r  reg_mult_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.859     2.024    clk_IBUF_BUFG
    SLICE_X4Y73          FDCE                                         r  reg_mult_reg[7]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X4Y73          FDCE (Hold_fdce_C_D)         0.076     1.599    reg_mult_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mult_inst/exp_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            mult_inst/final_exp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.745%)  route 0.093ns (33.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.595     1.514    mult_inst/CLK
    SLICE_X5Y69          FDCE                                         r  mult_inst/exp_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  mult_inst/exp_r_reg[1]/Q
                         net (fo=4, routed)           0.093     1.748    mult_inst/exp_r_reg_n_0_[1]
    SLICE_X4Y69          LUT6 (Prop_lut6_I4_O)        0.045     1.793 r  mult_inst/final_exp[3]_i_1/O
                         net (fo=1, routed)           0.000     1.793    mult_inst/final_exp[3]_i_1_n_0
    SLICE_X4Y69          FDCE                                         r  mult_inst/final_exp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.864     2.029    mult_inst/CLK
    SLICE_X4Y69          FDCE                                         r  mult_inst/final_exp_reg[3]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X4Y69          FDCE (Hold_fdce_C_D)         0.092     1.619    mult_inst/final_exp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         3.333       1.178      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.333       1.179      DSP48_X0Y28     mult_inst/mant_r0/CLK
Min Period        n/a     FDCE/C       n/a            1.000         3.333       2.333      SLICE_X0Y70     FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         3.333       2.333      SLICE_X2Y70     FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         3.333       2.333      SLICE_X3Y70     FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         3.333       2.333      SLICE_X4Y70     add_start_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         3.333       2.333      SLICE_X1Y70     done_add_prev_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         3.333       2.333      SLICE_X2Y69     index_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         3.333       2.333      SLICE_X2Y69     index_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         3.333       2.333      SLICE_X2Y69     index_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.666       1.166      SLICE_X0Y70     FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         1.666       1.166      SLICE_X0Y70     FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.666       1.166      SLICE_X2Y70     FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         1.666       1.166      SLICE_X2Y70     FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.666       1.166      SLICE_X3Y70     FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         1.666       1.166      SLICE_X3Y70     FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.666       1.166      SLICE_X4Y70     add_start_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         1.666       1.166      SLICE_X4Y70     add_start_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.666       1.166      SLICE_X1Y70     done_add_prev_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         1.666       1.166      SLICE_X1Y70     done_add_prev_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         1.667       1.167      SLICE_X0Y70     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.667       1.167      SLICE_X0Y70     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         1.667       1.167      SLICE_X2Y70     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.667       1.167      SLICE_X2Y70     FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         1.667       1.167      SLICE_X3Y70     FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.667       1.167      SLICE_X3Y70     FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         1.667       1.167      SLICE_X4Y70     add_start_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.667       1.167      SLICE_X4Y70     add_start_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         1.667       1.167      SLICE_X1Y70     done_add_prev_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.667       1.167      SLICE_X1Y70     done_add_prev_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.733ns  (logic 5.162ns (53.031%)  route 4.571ns (46.969%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.068     3.553    stop_IBUF
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.124     3.677 r  Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.503     6.181    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     9.733 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.733    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.717ns  (logic 5.397ns (55.544%)  route 4.320ns (44.456%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.245     3.730    stop_IBUF
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.154     3.884 r  Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.075     5.959    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.758     9.717 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.717    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.645ns  (logic 5.358ns (55.549%)  route 4.287ns (44.451%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.413     2.898    stop_IBUF
    SLICE_X1Y80          LUT2 (Prop_lut2_I0_O)        0.150     3.048 r  Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.874     5.922    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722     9.645 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.645    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.543ns  (logic 5.397ns (56.553%)  route 4.146ns (43.447%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.073     3.558    stop_IBUF
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.152     3.710 r  Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.073     5.783    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.760     9.543 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.543    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.498ns  (logic 5.359ns (56.425%)  route 4.139ns (43.575%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.851     3.336    stop_IBUF
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.118     3.454 r  Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.288     5.742    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.756     9.498 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.498    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.494ns  (logic 5.381ns (56.678%)  route 4.113ns (43.322%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.840     3.325    stop_IBUF
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.119     3.444 r  Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.273     5.717    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.777     9.494 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.494    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.415ns  (logic 5.157ns (54.774%)  route 4.258ns (45.226%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.246     3.731    stop_IBUF
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.124     3.855 r  Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.012     5.867    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548     9.415 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.415    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.408ns  (logic 5.368ns (57.066%)  route 4.039ns (42.934%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.068     3.553    stop_IBUF
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.150     3.703 r  Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.971     5.674    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.733     9.408 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.408    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.373ns  (logic 5.162ns (55.070%)  route 4.211ns (44.930%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.579     3.065    stop_IBUF
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     3.189 r  Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.632     5.820    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.373 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.373    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.362ns  (logic 5.396ns (57.643%)  route 3.965ns (42.357%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.246     3.731    stop_IBUF
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.149     3.880 r  Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.719     5.600    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.762     9.362 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.362    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.608ns (60.657%)  route 1.043ns (39.343%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.626     0.879    stop_IBUF
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.042     0.921 r  Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.417     1.338    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.313     2.651 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.651    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.680ns  (logic 1.534ns (57.236%)  route 1.146ns (42.764%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.544     0.797    stop_IBUF
    SLICE_X1Y80          LUT2 (Prop_lut2_I0_O)        0.045     0.842 r  Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.602     1.444    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.680 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.680    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.715ns  (logic 1.550ns (57.092%)  route 1.165ns (42.908%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.798     1.051    stop_IBUF
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.045     1.096 r  Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.367     1.463    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.715 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.715    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.882ns  (logic 1.569ns (54.429%)  route 1.313ns (45.571%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.784     1.037    stop_IBUF
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.045     1.082 r  Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.529     1.611    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     2.882 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.882    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.886ns  (logic 1.550ns (53.715%)  route 1.336ns (46.285%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.859     1.112    stop_IBUF
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.045     1.157 r  Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.477     1.634    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.886 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.886    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.896ns  (logic 1.551ns (53.555%)  route 1.345ns (46.445%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.626     0.879    stop_IBUF
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.045     0.924 r  Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.719     1.643    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.896 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.896    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.907ns  (logic 1.619ns (55.684%)  route 1.288ns (44.316%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.924     1.177    stop_IBUF
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.044     1.221 r  Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.364     1.585    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.322     2.907 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.907    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.918ns  (logic 1.554ns (53.235%)  route 1.365ns (46.765%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.927     1.180    stop_IBUF
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.045     1.225 r  Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.438     1.663    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.918 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.918    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.925ns  (logic 1.546ns (52.861%)  route 1.379ns (47.139%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.924     1.177    stop_IBUF
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.045     1.222 r  Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.455     1.677    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.925 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.925    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.946ns  (logic 1.589ns (53.938%)  route 1.357ns (46.062%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.857     1.110    stop_IBUF
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.042     1.152 r  Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.500     1.652    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.294     2.946 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.946    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.986ns  (logic 4.328ns (54.203%)  route 3.657ns (45.797%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.705     5.308    clk_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  reg_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  reg_acc_reg[0]/Q
                         net (fo=2, routed)           0.783     6.547    reg_acc_reg_n_0_[0]
    SLICE_X1Y80          LUT2 (Prop_lut2_I1_O)        0.150     6.697 r  Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.874     9.571    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722    13.293 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.293    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.322ns  (logic 4.364ns (59.602%)  route 2.958ns (40.398%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.705     5.308    clk_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  reg_acc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  reg_acc_reg[13]/Q
                         net (fo=2, routed)           0.670     6.434    reg_acc_reg_n_0_[13]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.152     6.586 r  Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.288     8.874    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.756    12.630 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.630    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.309ns  (logic 4.115ns (56.308%)  route 3.193ns (43.692%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.705     5.308    clk_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  reg_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  reg_acc_reg[1]/Q
                         net (fo=2, routed)           0.894     6.658    reg_acc_reg_n_0_[1]
    SLICE_X1Y80          LUT2 (Prop_lut2_I1_O)        0.124     6.782 r  Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.299     9.081    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.616 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.616    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.196ns  (logic 4.133ns (57.426%)  route 3.064ns (42.574%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  reg_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  reg_acc_reg[2]/Q
                         net (fo=2, routed)           0.432     6.198    reg_acc_reg_n_0_[2]
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     6.322 r  Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.632     8.953    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.506 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.506    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.168ns  (logic 4.385ns (61.174%)  route 2.783ns (38.826%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.705     5.308    clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  reg_acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  reg_acc_reg[15]/Q
                         net (fo=2, routed)           0.510     6.274    reg_acc_reg_n_0_[15]
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.152     6.426 r  Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.273     8.699    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.777    12.476 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.476    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.154ns  (logic 4.341ns (60.679%)  route 2.813ns (39.321%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X1Y76          FDCE                                         r  reg_acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  reg_acc_reg[11]/Q
                         net (fo=2, routed)           0.842     6.608    reg_acc_reg_n_0_[11]
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.152     6.760 r  Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.971     8.731    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.733    12.464 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.464    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.122ns  (logic 4.150ns (58.277%)  route 2.971ns (41.723%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X1Y76          FDCE                                         r  reg_acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  reg_acc_reg[14]/Q
                         net (fo=2, routed)           0.849     6.615    reg_acc_reg_n_0_[14]
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.124     6.739 r  Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.122     8.861    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.431 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.431    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.083ns  (logic 4.132ns (58.342%)  route 2.951ns (41.658%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X1Y76          FDCE                                         r  reg_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  reg_acc_reg[10]/Q
                         net (fo=2, routed)           0.447     6.213    reg_acc_reg_n_0_[10]
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.124     6.337 r  Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.503     8.840    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    12.393 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.393    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.082ns  (logic 4.132ns (58.342%)  route 2.950ns (41.658%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  reg_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  reg_acc_reg[4]/Q
                         net (fo=2, routed)           1.000     6.766    reg_acc_reg_n_0_[4]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     6.890 r  Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.950     8.840    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    12.392 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.392    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.060ns  (logic 4.367ns (61.855%)  route 2.693ns (38.145%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.705     5.308    clk_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  reg_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  reg_acc_reg[7]/Q
                         net (fo=2, routed)           0.618     6.382    reg_acc_reg_n_0_[7]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.153     6.535 r  Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.075     8.610    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.758    12.368 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.368    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_inst/done_internal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            add_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.382ns (70.826%)  route 0.569ns (29.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.595     1.514    add_inst/CLK
    SLICE_X2Y70          FDCE                                         r  add_inst/done_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164     1.678 r  add_inst/done_internal_reg/Q
                         net (fo=7, routed)           0.569     2.248    add_done_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.218     3.466 r  add_done_OBUF_inst/O
                         net (fo=0)                   0.000     3.466    add_done
    N15                                                               r  add_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.438ns (72.266%)  route 0.552ns (27.734%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  reg_acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  reg_acc_reg[12]/Q
                         net (fo=2, routed)           0.185     1.836    reg_acc_reg_n_0_[12]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.045     1.881 r  Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.367     2.248    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.501 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.501    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.505ns (73.691%)  route 0.537ns (26.309%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  reg_acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  reg_acc_reg[9]/Q
                         net (fo=2, routed)           0.173     1.824    reg_acc_reg_n_0_[9]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.042     1.866 r  Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.364     2.231    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.322     3.553 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.553    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.442ns (67.938%)  route 0.680ns (32.062%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  reg_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  reg_acc_reg[6]/Q
                         net (fo=2, routed)           0.242     1.894    reg_acc_reg_n_0_[6]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.045     1.939 r  Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.438     2.377    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.632 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.632    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.505ns (69.515%)  route 0.660ns (30.485%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  reg_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  reg_acc_reg[5]/Q
                         net (fo=2, routed)           0.149     1.800    reg_acc_reg_n_0_[5]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.045     1.845 r  Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.511     2.357    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.319     3.676 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.676    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.434ns (65.866%)  route 0.743ns (34.134%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  reg_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  reg_acc_reg[8]/Q
                         net (fo=2, routed)           0.289     1.940    reg_acc_reg_n_0_[8]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.045     1.985 r  Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.455     2.440    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.688 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.688    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.498ns (67.845%)  route 0.710ns (32.156%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.592     1.511    clk_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  reg_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  reg_acc_reg[3]/Q
                         net (fo=2, routed)           0.293     1.946    reg_acc_reg_n_0_[3]
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.044     1.990 r  Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.406    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.313     3.720 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.720    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.507ns (66.939%)  route 0.744ns (33.061%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  reg_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  reg_acc_reg[7]/Q
                         net (fo=2, routed)           0.237     1.888    reg_acc_reg_n_0_[7]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.045     1.933 r  Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.441    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.321     3.761 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.761    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.520ns (66.584%)  route 0.763ns (33.416%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X1Y74          FDCE                                         r  reg_acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  reg_acc_reg[15]/Q
                         net (fo=2, routed)           0.170     1.822    reg_acc_reg_n_0_[15]
    SLICE_X1Y74          LUT2 (Prop_lut2_I1_O)        0.043     1.865 r  Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.593     2.457    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.336     3.794 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.794    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.438ns (62.850%)  route 0.850ns (37.150%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.592     1.511    clk_IBUF_BUFG
    SLICE_X0Y76          FDCE                                         r  reg_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  reg_acc_reg[4]/Q
                         net (fo=2, routed)           0.373     2.026    reg_acc_reg_n_0_[4]
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.045     2.071 r  Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.477     2.548    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.800 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.800    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           448 Endpoints
Min Delay           448 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mult_inst/mant_x_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.777ns  (logic 1.480ns (21.831%)  route 5.298ns (78.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         5.298     6.777    mult_inst/AR[0]
    SLICE_X13Y72         FDCE                                         f  mult_inst/mant_x_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.510     4.933    mult_inst/CLK
    SLICE_X13Y72         FDCE                                         r  mult_inst/mant_x_reg_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mult_inst/mant_x_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.777ns  (logic 1.480ns (21.831%)  route 5.298ns (78.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         5.298     6.777    mult_inst/AR[0]
    SLICE_X12Y72         FDCE                                         f  mult_inst/mant_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.510     4.933    mult_inst/CLK
    SLICE_X12Y72         FDCE                                         r  mult_inst/mant_x_reg_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mult_inst/mant_y_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.777ns  (logic 1.480ns (21.831%)  route 5.298ns (78.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         5.298     6.777    mult_inst/AR[0]
    SLICE_X12Y72         FDCE                                         f  mult_inst/mant_y_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.510     4.933    mult_inst/CLK
    SLICE_X12Y72         FDCE                                         r  mult_inst/mant_y_reg_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mult_inst/mant_y_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.777ns  (logic 1.480ns (21.831%)  route 5.298ns (78.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         5.298     6.777    mult_inst/AR[0]
    SLICE_X12Y72         FDCE                                         f  mult_inst/mant_y_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.510     4.933    mult_inst/CLK
    SLICE_X12Y72         FDCE                                         r  mult_inst/mant_y_reg_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mult_inst/mant_y_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.777ns  (logic 1.480ns (21.831%)  route 5.298ns (78.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         5.298     6.777    mult_inst/AR[0]
    SLICE_X12Y72         FDCE                                         f  mult_inst/mant_y_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.510     4.933    mult_inst/CLK
    SLICE_X12Y72         FDCE                                         r  mult_inst/mant_y_reg_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reg_in_a_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.757ns  (logic 1.480ns (21.898%)  route 5.277ns (78.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         5.277     6.757    rst_IBUF
    SLICE_X12Y68         FDCE                                         f  reg_in_a_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.514     4.937    clk_IBUF_BUFG
    SLICE_X12Y68         FDCE                                         r  reg_in_a_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reg_in_a_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.757ns  (logic 1.480ns (21.898%)  route 5.277ns (78.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         5.277     6.757    rst_IBUF
    SLICE_X12Y68         FDCE                                         f  reg_in_a_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.514     4.937    clk_IBUF_BUFG
    SLICE_X12Y68         FDCE                                         r  reg_in_a_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reg_in_b_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.757ns  (logic 1.480ns (21.898%)  route 5.277ns (78.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         5.277     6.757    rst_IBUF
    SLICE_X12Y68         FDCE                                         f  reg_in_b_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.514     4.937    clk_IBUF_BUFG
    SLICE_X12Y68         FDCE                                         r  reg_in_b_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reg_in_b_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.757ns  (logic 1.480ns (21.898%)  route 5.277ns (78.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         5.277     6.757    rst_IBUF
    SLICE_X13Y68         FDCE                                         f  reg_in_b_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.514     4.937    clk_IBUF_BUFG
    SLICE_X13Y68         FDCE                                         r  reg_in_b_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mult_inst/mant_x_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.631ns  (logic 1.480ns (22.311%)  route 5.152ns (77.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         5.152     6.631    mult_inst/AR[0]
    SLICE_X13Y71         FDCE                                         f  mult_inst/mant_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.512     4.935    mult_inst/CLK
    SLICE_X13Y71         FDCE                                         r  mult_inst/mant_x_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/final_mant_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.247ns (31.123%)  route 0.548ns (68.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.548     0.795    add_inst/rst_IBUF
    SLICE_X1Y81          FDCE                                         f  add_inst/final_mant_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.868     2.033    add_inst/CLK
    SLICE_X1Y81          FDCE                                         r  add_inst/final_mant_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/final_mant_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.247ns (30.953%)  route 0.552ns (69.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.552     0.799    add_inst/rst_IBUF
    SLICE_X0Y81          FDCE                                         f  add_inst/final_mant_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.868     2.033    add_inst/CLK
    SLICE_X0Y81          FDCE                                         r  add_inst/final_mant_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/final_mant_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.247ns (30.953%)  route 0.552ns (69.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.552     0.799    add_inst/rst_IBUF
    SLICE_X0Y81          FDCE                                         f  add_inst/final_mant_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.868     2.033    add_inst/CLK
    SLICE_X0Y81          FDCE                                         r  add_inst/final_mant_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/final_mant_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.247ns (29.377%)  route 0.595ns (70.623%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.595     0.842    add_inst/rst_IBUF
    SLICE_X2Y80          FDCE                                         f  add_inst/final_mant_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.867     2.032    add_inst/CLK
    SLICE_X2Y80          FDCE                                         r  add_inst/final_mant_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/r_mant_3_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.247ns (29.377%)  route 0.595ns (70.623%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.595     0.842    add_inst/rst_IBUF
    SLICE_X3Y80          FDCE                                         f  add_inst/r_mant_3_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.867     2.032    add_inst/CLK
    SLICE_X3Y80          FDCE                                         r  add_inst/r_mant_3_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/r_mant_3_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.247ns (29.377%)  route 0.595ns (70.623%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.595     0.842    add_inst/rst_IBUF
    SLICE_X3Y80          FDCE                                         f  add_inst/r_mant_3_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.867     2.032    add_inst/CLK
    SLICE_X3Y80          FDCE                                         r  add_inst/r_mant_3_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/final_mant_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.247ns (29.023%)  route 0.605ns (70.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.605     0.853    add_inst/rst_IBUF
    SLICE_X0Y80          FDCE                                         f  add_inst/final_mant_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.867     2.032    add_inst/CLK
    SLICE_X0Y80          FDCE                                         r  add_inst/final_mant_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/final_mant_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.247ns (29.023%)  route 0.605ns (70.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.605     0.853    add_inst/rst_IBUF
    SLICE_X0Y80          FDCE                                         f  add_inst/final_mant_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.867     2.032    add_inst/CLK
    SLICE_X0Y80          FDCE                                         r  add_inst/final_mant_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/final_exp_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.247ns (27.123%)  route 0.665ns (72.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.665     0.912    add_inst/rst_IBUF
    SLICE_X3Y78          FDCE                                         f  add_inst/final_exp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.865     2.030    add_inst/CLK
    SLICE_X3Y78          FDCE                                         r  add_inst/final_exp_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/final_exp_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.247ns (27.123%)  route 0.665ns (72.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.665     0.912    add_inst/rst_IBUF
    SLICE_X3Y78          FDCE                                         f  add_inst/final_exp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.865     2.030    add_inst/CLK
    SLICE_X3Y78          FDCE                                         r  add_inst/final_exp_reg[2]/C





