
icm42688p.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006028  080002cc  080002cc  000012cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080062f4  080062f4  000072f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006304  08006304  00007304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08006308  08006308  00007308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24000000  0800630c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000204  24000010  0800631c  00008010  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  24000214  0800631c  00008214  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000c3e3  00000000  00000000  0000803e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001d4c  00000000  00000000  00014421  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000a50  00000000  00000000  00016170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000007c3  00000000  00000000  00016bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  000314e2  00000000  00000000  00017383  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000e588  00000000  00000000  00048865  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0013dc7e  00000000  00000000  00056ded  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  00194a6b  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000029a4  00000000  00000000  00194ab0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000065  00000000  00000000  00197454  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002cc <__do_global_dtors_aux>:
 80002cc:	b510      	push	{r4, lr}
 80002ce:	4c05      	ldr	r4, [pc, #20]	@ (80002e4 <__do_global_dtors_aux+0x18>)
 80002d0:	7823      	ldrb	r3, [r4, #0]
 80002d2:	b933      	cbnz	r3, 80002e2 <__do_global_dtors_aux+0x16>
 80002d4:	4b04      	ldr	r3, [pc, #16]	@ (80002e8 <__do_global_dtors_aux+0x1c>)
 80002d6:	b113      	cbz	r3, 80002de <__do_global_dtors_aux+0x12>
 80002d8:	4804      	ldr	r0, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x20>)
 80002da:	f3af 8000 	nop.w
 80002de:	2301      	movs	r3, #1
 80002e0:	7023      	strb	r3, [r4, #0]
 80002e2:	bd10      	pop	{r4, pc}
 80002e4:	24000010 	.word	0x24000010
 80002e8:	00000000 	.word	0x00000000
 80002ec:	080062dc 	.word	0x080062dc

080002f0 <frame_dummy>:
 80002f0:	b508      	push	{r3, lr}
 80002f2:	4b03      	ldr	r3, [pc, #12]	@ (8000300 <frame_dummy+0x10>)
 80002f4:	b11b      	cbz	r3, 80002fe <frame_dummy+0xe>
 80002f6:	4903      	ldr	r1, [pc, #12]	@ (8000304 <frame_dummy+0x14>)
 80002f8:	4803      	ldr	r0, [pc, #12]	@ (8000308 <frame_dummy+0x18>)
 80002fa:	f3af 8000 	nop.w
 80002fe:	bd08      	pop	{r3, pc}
 8000300:	00000000 	.word	0x00000000
 8000304:	24000014 	.word	0x24000014
 8000308:	080062dc 	.word	0x080062dc

0800030c <AK_CS_Low>:

// ===== AK09940A: CS por GPIO PB0 =====
#define AK_CS_GPIO_Port   GPIOB
#define AK_CS_Pin         GPIO_PIN_0

static inline void AK_CS_Low(void)  { HAL_GPIO_WritePin(AK_CS_GPIO_Port, AK_CS_Pin, GPIO_PIN_RESET); }
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
 8000310:	2200      	movs	r2, #0
 8000312:	2101      	movs	r1, #1
 8000314:	4802      	ldr	r0, [pc, #8]	@ (8000320 <AK_CS_Low+0x14>)
 8000316:	f001 ff75 	bl	8002204 <HAL_GPIO_WritePin>
 800031a:	bf00      	nop
 800031c:	bd80      	pop	{r7, pc}
 800031e:	bf00      	nop
 8000320:	58020400 	.word	0x58020400

08000324 <AK_CS_High>:
static inline void AK_CS_High(void) { HAL_GPIO_WritePin(AK_CS_GPIO_Port, AK_CS_Pin, GPIO_PIN_SET); }
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
 8000328:	2201      	movs	r2, #1
 800032a:	2101      	movs	r1, #1
 800032c:	4802      	ldr	r0, [pc, #8]	@ (8000338 <AK_CS_High+0x14>)
 800032e:	f001 ff69 	bl	8002204 <HAL_GPIO_WritePin>
 8000332:	bf00      	nop
 8000334:	bd80      	pop	{r7, pc}
 8000336:	bf00      	nop
 8000338:	58020400 	.word	0x58020400

0800033c <ICM_CS_Low>:
// Si no, sustitúyelo por GPIOB y GPIO_PIN_0.

#define ICM_CS_GPIO_Port   GPIOC
#define ICM_CS_Pin         GPIO_PIN_5

static inline void ICM_CS_Low(void)  { HAL_GPIO_WritePin(ICM_CS_GPIO_Port, ICM_CS_Pin, GPIO_PIN_RESET); }
 800033c:	b580      	push	{r7, lr}
 800033e:	af00      	add	r7, sp, #0
 8000340:	2200      	movs	r2, #0
 8000342:	2120      	movs	r1, #32
 8000344:	4802      	ldr	r0, [pc, #8]	@ (8000350 <ICM_CS_Low+0x14>)
 8000346:	f001 ff5d 	bl	8002204 <HAL_GPIO_WritePin>
 800034a:	bf00      	nop
 800034c:	bd80      	pop	{r7, pc}
 800034e:	bf00      	nop
 8000350:	58020800 	.word	0x58020800

08000354 <ICM_CS_High>:
static inline void ICM_CS_High(void) { HAL_GPIO_WritePin(ICM_CS_GPIO_Port, ICM_CS_Pin, GPIO_PIN_SET); }
 8000354:	b580      	push	{r7, lr}
 8000356:	af00      	add	r7, sp, #0
 8000358:	2201      	movs	r2, #1
 800035a:	2120      	movs	r1, #32
 800035c:	4802      	ldr	r0, [pc, #8]	@ (8000368 <ICM_CS_High+0x14>)
 800035e:	f001 ff51 	bl	8002204 <HAL_GPIO_WritePin>
 8000362:	bf00      	nop
 8000364:	bd80      	pop	{r7, pc}
 8000366:	bf00      	nop
 8000368:	58020800 	.word	0x58020800

0800036c <ICM_WriteReg>:



// Transacción de 1 registro: escritura
HAL_StatusTypeDef ICM_WriteReg(uint8_t reg, uint8_t data)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b084      	sub	sp, #16
 8000370:	af00      	add	r7, sp, #0
 8000372:	4603      	mov	r3, r0
 8000374:	460a      	mov	r2, r1
 8000376:	71fb      	strb	r3, [r7, #7]
 8000378:	4613      	mov	r3, r2
 800037a:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef status;
    uint8_t tx[2];

    tx[0] = reg & 0x7F;   // bit7 = 0 → write
 800037c:	79fb      	ldrb	r3, [r7, #7]
 800037e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000382:	b2db      	uxtb	r3, r3
 8000384:	733b      	strb	r3, [r7, #12]
    tx[1] = data;
 8000386:	79bb      	ldrb	r3, [r7, #6]
 8000388:	737b      	strb	r3, [r7, #13]

    ICM_CS_Low();
 800038a:	f7ff ffd7 	bl	800033c <ICM_CS_Low>
    status = HAL_SPI_Transmit(&hspi2, tx, 2, HAL_MAX_DELAY);
 800038e:	f107 010c 	add.w	r1, r7, #12
 8000392:	f04f 33ff 	mov.w	r3, #4294967295
 8000396:	2202      	movs	r2, #2
 8000398:	4805      	ldr	r0, [pc, #20]	@ (80003b0 <ICM_WriteReg+0x44>)
 800039a:	f004 fab9 	bl	8004910 <HAL_SPI_Transmit>
 800039e:	4603      	mov	r3, r0
 80003a0:	73fb      	strb	r3, [r7, #15]
    ICM_CS_High();
 80003a2:	f7ff ffd7 	bl	8000354 <ICM_CS_High>

    return status;
 80003a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80003a8:	4618      	mov	r0, r3
 80003aa:	3710      	adds	r7, #16
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	240000b4 	.word	0x240000b4

080003b4 <ICM_ReadRegs>:

// Lectura de N bytes empezando en reg
HAL_StatusTypeDef ICM_ReadRegs(uint8_t reg, uint8_t *pData, uint16_t size)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b084      	sub	sp, #16
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	4603      	mov	r3, r0
 80003bc:	6039      	str	r1, [r7, #0]
 80003be:	71fb      	strb	r3, [r7, #7]
 80003c0:	4613      	mov	r3, r2
 80003c2:	80bb      	strh	r3, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t txAddr = ICM42688_SPI_READ | (reg & 0x7F);
 80003c4:	79fb      	ldrb	r3, [r7, #7]
 80003c6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80003ca:	b2db      	uxtb	r3, r3
 80003cc:	73bb      	strb	r3, [r7, #14]

    ICM_CS_Low();
 80003ce:	f7ff ffb5 	bl	800033c <ICM_CS_Low>
    status = HAL_SPI_Transmit(&hspi2, &txAddr, 1, HAL_MAX_DELAY);
 80003d2:	f107 010e 	add.w	r1, r7, #14
 80003d6:	f04f 33ff 	mov.w	r3, #4294967295
 80003da:	2201      	movs	r2, #1
 80003dc:	480d      	ldr	r0, [pc, #52]	@ (8000414 <ICM_ReadRegs+0x60>)
 80003de:	f004 fa97 	bl	8004910 <HAL_SPI_Transmit>
 80003e2:	4603      	mov	r3, r0
 80003e4:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80003e6:	7bfb      	ldrb	r3, [r7, #15]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d003      	beq.n	80003f4 <ICM_ReadRegs+0x40>
        ICM_CS_High();
 80003ec:	f7ff ffb2 	bl	8000354 <ICM_CS_High>
        return status;
 80003f0:	7bfb      	ldrb	r3, [r7, #15]
 80003f2:	e00b      	b.n	800040c <ICM_ReadRegs+0x58>
    }

    status = HAL_SPI_Receive(&hspi2, pData, size, HAL_MAX_DELAY);
 80003f4:	88ba      	ldrh	r2, [r7, #4]
 80003f6:	f04f 33ff 	mov.w	r3, #4294967295
 80003fa:	6839      	ldr	r1, [r7, #0]
 80003fc:	4805      	ldr	r0, [pc, #20]	@ (8000414 <ICM_ReadRegs+0x60>)
 80003fe:	f004 fc75 	bl	8004cec <HAL_SPI_Receive>
 8000402:	4603      	mov	r3, r0
 8000404:	73fb      	strb	r3, [r7, #15]
    ICM_CS_High();
 8000406:	f7ff ffa5 	bl	8000354 <ICM_CS_High>

    return status;
 800040a:	7bfb      	ldrb	r3, [r7, #15]
}
 800040c:	4618      	mov	r0, r3
 800040e:	3710      	adds	r7, #16
 8000410:	46bd      	mov	sp, r7
 8000412:	bd80      	pop	{r7, pc}
 8000414:	240000b4 	.word	0x240000b4

08000418 <ICM42688_Init>:
// Inicializacion



int ICM42688_Init(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b082      	sub	sp, #8
 800041c:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;
    uint8_t whoami = 0;
 800041e:	2300      	movs	r3, #0
 8000420:	71bb      	strb	r3, [r7, #6]


    // 1) Soft reset (DEVICE_CONFIG bit0 = 1)
    status = ICM_WriteReg(ICM42688_REG_DEVICE_CONFIG, 0x01);
 8000422:	2101      	movs	r1, #1
 8000424:	2011      	movs	r0, #17
 8000426:	f7ff ffa1 	bl	800036c <ICM_WriteReg>
 800042a:	4603      	mov	r3, r0
 800042c:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return -1;
 800042e:	79fb      	ldrb	r3, [r7, #7]
 8000430:	2b00      	cmp	r3, #0
 8000432:	d002      	beq.n	800043a <ICM42688_Init+0x22>
 8000434:	f04f 33ff 	mov.w	r3, #4294967295
 8000438:	e054      	b.n	80004e4 <ICM42688_Init+0xcc>
    HAL_Delay(2);  // datasheet pide ~1ms
 800043a:	2002      	movs	r0, #2
 800043c:	f001 f948 	bl	80016d0 <HAL_Delay>

    // 2) Leer WHO_AM_I y verificar 0x47
    status = ICM_ReadRegs(ICM42688_REG_WHO_AM_I, &whoami, 1);
 8000440:	1dbb      	adds	r3, r7, #6
 8000442:	2201      	movs	r2, #1
 8000444:	4619      	mov	r1, r3
 8000446:	2075      	movs	r0, #117	@ 0x75
 8000448:	f7ff ffb4 	bl	80003b4 <ICM_ReadRegs>
 800044c:	4603      	mov	r3, r0
 800044e:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return -2;
 8000450:	79fb      	ldrb	r3, [r7, #7]
 8000452:	2b00      	cmp	r3, #0
 8000454:	d002      	beq.n	800045c <ICM42688_Init+0x44>
 8000456:	f06f 0301 	mvn.w	r3, #1
 800045a:	e043      	b.n	80004e4 <ICM42688_Init+0xcc>
    if (whoami != 0x47)   return -3;  // error de conexión
 800045c:	79bb      	ldrb	r3, [r7, #6]
 800045e:	2b47      	cmp	r3, #71	@ 0x47
 8000460:	d002      	beq.n	8000468 <ICM42688_Init+0x50>
 8000462:	f06f 0302 	mvn.w	r3, #2
 8000466:	e03d      	b.n	80004e4 <ICM42688_Init+0xcc>

    // 3) PWR_MGMT0: habilitar Gyro LN + Accel LN, Temp ON
    // GYRO_MODE=11b (LN), ACCEL_MODE=11b (LN) → 0b0000 1111 = 0x0F
    status = ICM_WriteReg(ICM42688_REG_PWR_MGMT0, 0x0F);
 8000468:	210f      	movs	r1, #15
 800046a:	204e      	movs	r0, #78	@ 0x4e
 800046c:	f7ff ff7e 	bl	800036c <ICM_WriteReg>
 8000470:	4603      	mov	r3, r0
 8000472:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return -4;
 8000474:	79fb      	ldrb	r3, [r7, #7]
 8000476:	2b00      	cmp	r3, #0
 8000478:	d002      	beq.n	8000480 <ICM42688_Init+0x68>
 800047a:	f06f 0303 	mvn.w	r3, #3
 800047e:	e031      	b.n	80004e4 <ICM42688_Init+0xcc>
    HAL_Delay(50);
 8000480:	2032      	movs	r0, #50	@ 0x32
 8000482:	f001 f925 	bl	80016d0 <HAL_Delay>

    uint8_t pwr = 0;
 8000486:	2300      	movs	r3, #0
 8000488:	717b      	strb	r3, [r7, #5]
    status = ICM_ReadRegs(ICM42688_REG_PWR_MGMT0, &pwr, 1);
 800048a:	1d7b      	adds	r3, r7, #5
 800048c:	2201      	movs	r2, #1
 800048e:	4619      	mov	r1, r3
 8000490:	204e      	movs	r0, #78	@ 0x4e
 8000492:	f7ff ff8f 	bl	80003b4 <ICM_ReadRegs>
 8000496:	4603      	mov	r3, r0
 8000498:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return -7;
 800049a:	79fb      	ldrb	r3, [r7, #7]
 800049c:	2b00      	cmp	r3, #0
 800049e:	d002      	beq.n	80004a6 <ICM42688_Init+0x8e>
 80004a0:	f06f 0306 	mvn.w	r3, #6
 80004a4:	e01e      	b.n	80004e4 <ICM42688_Init+0xcc>
    if (pwr != 0x0F) return -8;
 80004a6:	797b      	ldrb	r3, [r7, #5]
 80004a8:	2b0f      	cmp	r3, #15
 80004aa:	d002      	beq.n	80004b2 <ICM42688_Init+0x9a>
 80004ac:	f06f 0307 	mvn.w	r3, #7
 80004b0:	e018      	b.n	80004e4 <ICM42688_Init+0xcc>


    // 4) GYRO_CONFIG0: dejar por defecto (±2000dps, 1kHz) o cambiar si quieres
    // Ejemplo: 0x06 = FS ±2000dps, ODR 1kHz
    status = ICM_WriteReg(ICM42688_REG_GYRO_CONFIG0, 0x06);
 80004b2:	2106      	movs	r1, #6
 80004b4:	204f      	movs	r0, #79	@ 0x4f
 80004b6:	f7ff ff59 	bl	800036c <ICM_WriteReg>
 80004ba:	4603      	mov	r3, r0
 80004bc:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return -5;
 80004be:	79fb      	ldrb	r3, [r7, #7]
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d002      	beq.n	80004ca <ICM42688_Init+0xb2>
 80004c4:	f06f 0304 	mvn.w	r3, #4
 80004c8:	e00c      	b.n	80004e4 <ICM42688_Init+0xcc>

    // 5) ACCEL_CONFIG0: por ejemplo ±4g, ODR 1kHz (revisa tabla exacta en el datasheet)
    // Para algo simple podemos dejar también 0x06 (dependerá de la tabla de ACCEL_FS_SEL/ODR).
    status = ICM_WriteReg(ICM42688_REG_ACCEL_CONFIG0, 0x06);
 80004ca:	2106      	movs	r1, #6
 80004cc:	2050      	movs	r0, #80	@ 0x50
 80004ce:	f7ff ff4d 	bl	800036c <ICM_WriteReg>
 80004d2:	4603      	mov	r3, r0
 80004d4:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) return -6;
 80004d6:	79fb      	ldrb	r3, [r7, #7]
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d002      	beq.n	80004e2 <ICM42688_Init+0xca>
 80004dc:	f06f 0305 	mvn.w	r3, #5
 80004e0:	e000      	b.n	80004e4 <ICM42688_Init+0xcc>

    return 0; // OK
 80004e2:	2300      	movs	r3, #0
}
 80004e4:	4618      	mov	r0, r3
 80004e6:	3708      	adds	r7, #8
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bd80      	pop	{r7, pc}

080004ec <ICM42688_ReadData>:
    int16_t ax, ay, az;
    int16_t gx, gy, gz;
} ICM42688_Data_t;

int ICM42688_ReadData(ICM42688_Data_t *out)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b086      	sub	sp, #24
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
    uint8_t raw[14];
    HAL_StatusTypeDef status;

    // Leer TEMP_DATA1 (0x1D) hasta GYRO_DATA_Z0 (0x2A) → 14 bytes
    status = ICM_ReadRegs(ICM42688_REG_TEMP_DATA1, raw, 14);
 80004f4:	f107 0308 	add.w	r3, r7, #8
 80004f8:	220e      	movs	r2, #14
 80004fa:	4619      	mov	r1, r3
 80004fc:	201d      	movs	r0, #29
 80004fe:	f7ff ff59 	bl	80003b4 <ICM_ReadRegs>
 8000502:	4603      	mov	r3, r0
 8000504:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) return -1;
 8000506:	7dfb      	ldrb	r3, [r7, #23]
 8000508:	2b00      	cmp	r3, #0
 800050a:	d002      	beq.n	8000512 <ICM42688_ReadData+0x26>
 800050c:	f04f 33ff 	mov.w	r3, #4294967295
 8000510:	e046      	b.n	80005a0 <ICM42688_ReadData+0xb4>

    out->temp = (int16_t)((raw[0] << 8) | raw[1]);
 8000512:	7a3b      	ldrb	r3, [r7, #8]
 8000514:	b21b      	sxth	r3, r3
 8000516:	021b      	lsls	r3, r3, #8
 8000518:	b21a      	sxth	r2, r3
 800051a:	7a7b      	ldrb	r3, [r7, #9]
 800051c:	b21b      	sxth	r3, r3
 800051e:	4313      	orrs	r3, r2
 8000520:	b21a      	sxth	r2, r3
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	801a      	strh	r2, [r3, #0]
    out->ax   = (int16_t)((raw[2] << 8) | raw[3]);
 8000526:	7abb      	ldrb	r3, [r7, #10]
 8000528:	b21b      	sxth	r3, r3
 800052a:	021b      	lsls	r3, r3, #8
 800052c:	b21a      	sxth	r2, r3
 800052e:	7afb      	ldrb	r3, [r7, #11]
 8000530:	b21b      	sxth	r3, r3
 8000532:	4313      	orrs	r3, r2
 8000534:	b21a      	sxth	r2, r3
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	805a      	strh	r2, [r3, #2]
    out->ay   = (int16_t)((raw[4] << 8) | raw[5]);
 800053a:	7b3b      	ldrb	r3, [r7, #12]
 800053c:	b21b      	sxth	r3, r3
 800053e:	021b      	lsls	r3, r3, #8
 8000540:	b21a      	sxth	r2, r3
 8000542:	7b7b      	ldrb	r3, [r7, #13]
 8000544:	b21b      	sxth	r3, r3
 8000546:	4313      	orrs	r3, r2
 8000548:	b21a      	sxth	r2, r3
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	809a      	strh	r2, [r3, #4]
    out->az   = (int16_t)((raw[6] << 8) | raw[7]);
 800054e:	7bbb      	ldrb	r3, [r7, #14]
 8000550:	b21b      	sxth	r3, r3
 8000552:	021b      	lsls	r3, r3, #8
 8000554:	b21a      	sxth	r2, r3
 8000556:	7bfb      	ldrb	r3, [r7, #15]
 8000558:	b21b      	sxth	r3, r3
 800055a:	4313      	orrs	r3, r2
 800055c:	b21a      	sxth	r2, r3
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	80da      	strh	r2, [r3, #6]
    out->gx   = (int16_t)((raw[8] << 8) | raw[9]);
 8000562:	7c3b      	ldrb	r3, [r7, #16]
 8000564:	b21b      	sxth	r3, r3
 8000566:	021b      	lsls	r3, r3, #8
 8000568:	b21a      	sxth	r2, r3
 800056a:	7c7b      	ldrb	r3, [r7, #17]
 800056c:	b21b      	sxth	r3, r3
 800056e:	4313      	orrs	r3, r2
 8000570:	b21a      	sxth	r2, r3
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	811a      	strh	r2, [r3, #8]
    out->gy   = (int16_t)((raw[10] << 8) | raw[11]);
 8000576:	7cbb      	ldrb	r3, [r7, #18]
 8000578:	b21b      	sxth	r3, r3
 800057a:	021b      	lsls	r3, r3, #8
 800057c:	b21a      	sxth	r2, r3
 800057e:	7cfb      	ldrb	r3, [r7, #19]
 8000580:	b21b      	sxth	r3, r3
 8000582:	4313      	orrs	r3, r2
 8000584:	b21a      	sxth	r2, r3
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	815a      	strh	r2, [r3, #10]
    out->gz   = (int16_t)((raw[12] << 8) | raw[13]);
 800058a:	7d3b      	ldrb	r3, [r7, #20]
 800058c:	b21b      	sxth	r3, r3
 800058e:	021b      	lsls	r3, r3, #8
 8000590:	b21a      	sxth	r2, r3
 8000592:	7d7b      	ldrb	r3, [r7, #21]
 8000594:	b21b      	sxth	r3, r3
 8000596:	4313      	orrs	r3, r2
 8000598:	b21a      	sxth	r2, r3
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	819a      	strh	r2, [r3, #12]

    return 0;
 800059e:	2300      	movs	r3, #0
}
 80005a0:	4618      	mov	r0, r3
 80005a2:	3718      	adds	r7, #24
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}

080005a8 <Start_SPI6_Slave>:
static uint8_t frame_pending[SPI6_FRAME_LEN];
static volatile uint8_t frame_pending_valid = 0;


void Start_SPI6_Slave(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
    // Preparar cabecera
    spi6_tx_buf[0] = 0xAA;
 80005ac:	4b06      	ldr	r3, [pc, #24]	@ (80005c8 <Start_SPI6_Slave+0x20>)
 80005ae:	22aa      	movs	r2, #170	@ 0xaa
 80005b0:	701a      	strb	r2, [r3, #0]
    spi6_tx_buf[1] = 0x55;
 80005b2:	4b05      	ldr	r3, [pc, #20]	@ (80005c8 <Start_SPI6_Slave+0x20>)
 80005b4:	2255      	movs	r2, #85	@ 0x55
 80005b6:	705a      	strb	r2, [r3, #1]

    // Arrancar recepción/transmisión en modo IT (full-duplex)
    HAL_SPI_TransmitReceive_IT(&hspi6, spi6_tx_buf, spi6_rx_buf, SPI6_FRAME_LEN);
 80005b8:	2318      	movs	r3, #24
 80005ba:	4a04      	ldr	r2, [pc, #16]	@ (80005cc <Start_SPI6_Slave+0x24>)
 80005bc:	4902      	ldr	r1, [pc, #8]	@ (80005c8 <Start_SPI6_Slave+0x20>)
 80005be:	4804      	ldr	r0, [pc, #16]	@ (80005d0 <Start_SPI6_Slave+0x28>)
 80005c0:	f005 f940 	bl	8005844 <HAL_SPI_TransmitReceive_IT>
}
 80005c4:	bf00      	nop
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	240001c4 	.word	0x240001c4
 80005cc:	240001dc 	.word	0x240001dc
 80005d0:	2400013c 	.word	0x2400013c

080005d4 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b084      	sub	sp, #16
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI6) {
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a13      	ldr	r2, [pc, #76]	@ (8000630 <HAL_SPI_TxRxCpltCallback+0x5c>)
 80005e2:	4293      	cmp	r3, r2
 80005e4:	d11f      	bne.n	8000626 <HAL_SPI_TxRxCpltCallback+0x52>

        // Actualiza TX buffer SOLO cuando terminó la transacción anterior
        if (frame_pending_valid) {
 80005e6:	4b13      	ldr	r3, [pc, #76]	@ (8000634 <HAL_SPI_TxRxCpltCallback+0x60>)
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	b2db      	uxtb	r3, r3
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d014      	beq.n	800061a <HAL_SPI_TxRxCpltCallback+0x46>
            for (int i = 0; i < SPI6_FRAME_LEN; i++) {
 80005f0:	2300      	movs	r3, #0
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	e00b      	b.n	800060e <HAL_SPI_TxRxCpltCallback+0x3a>
                spi6_tx_buf[i] = frame_pending[i];
 80005f6:	4a10      	ldr	r2, [pc, #64]	@ (8000638 <HAL_SPI_TxRxCpltCallback+0x64>)
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	4413      	add	r3, r2
 80005fc:	7819      	ldrb	r1, [r3, #0]
 80005fe:	4a0f      	ldr	r2, [pc, #60]	@ (800063c <HAL_SPI_TxRxCpltCallback+0x68>)
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	4413      	add	r3, r2
 8000604:	460a      	mov	r2, r1
 8000606:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < SPI6_FRAME_LEN; i++) {
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	3301      	adds	r3, #1
 800060c:	60fb      	str	r3, [r7, #12]
 800060e:	68fb      	ldr	r3, [r7, #12]
 8000610:	2b17      	cmp	r3, #23
 8000612:	ddf0      	ble.n	80005f6 <HAL_SPI_TxRxCpltCallback+0x22>
            }
            frame_pending_valid = 0;
 8000614:	4b07      	ldr	r3, [pc, #28]	@ (8000634 <HAL_SPI_TxRxCpltCallback+0x60>)
 8000616:	2200      	movs	r2, #0
 8000618:	701a      	strb	r2, [r3, #0]
        }

        // Rearmar siguiente transacción
        HAL_SPI_TransmitReceive_IT(&hspi6, spi6_tx_buf, spi6_rx_buf, SPI6_FRAME_LEN);
 800061a:	2318      	movs	r3, #24
 800061c:	4a08      	ldr	r2, [pc, #32]	@ (8000640 <HAL_SPI_TxRxCpltCallback+0x6c>)
 800061e:	4907      	ldr	r1, [pc, #28]	@ (800063c <HAL_SPI_TxRxCpltCallback+0x68>)
 8000620:	4808      	ldr	r0, [pc, #32]	@ (8000644 <HAL_SPI_TxRxCpltCallback+0x70>)
 8000622:	f005 f90f 	bl	8005844 <HAL_SPI_TransmitReceive_IT>
    }
}
 8000626:	bf00      	nop
 8000628:	3710      	adds	r7, #16
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	58001400 	.word	0x58001400
 8000634:	2400020c 	.word	0x2400020c
 8000638:	240001f4 	.word	0x240001f4
 800063c:	240001c4 	.word	0x240001c4
 8000640:	240001dc 	.word	0x240001dc
 8000644:	2400013c 	.word	0x2400013c

08000648 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b094      	sub	sp, #80	@ 0x50
 800064c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800064e:	f000 fcf8 	bl	8001042 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000652:	f000 ffab 	bl	80015ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000656:	f000 f945 	bl	80008e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800065a:	f000 fab1 	bl	8000bc0 <MX_GPIO_Init>
  MX_SPI6_Init();
 800065e:	f000 fa5f 	bl	8000b20 <MX_SPI6_Init>
  MX_SPI2_Init();
 8000662:	f000 fa07 	bl	8000a74 <MX_SPI2_Init>
  MX_SPI1_Init();
 8000666:	f000 f9ad 	bl	80009c4 <MX_SPI1_Init>

  //uint8_t w1 = AK09940_ReadReg(0x00);
  //uint8_t w2 = AK09940_ReadReg(0x01);
  // Pon breakpoint aquí y mira w1/w2

  ICM_CS_High();    // asegurarse
 800066a:	f7ff fe73 	bl	8000354 <ICM_CS_High>
  //if (ICM42688_Init() != 0) {
      // error → parpadear LED, etc.
  //}

  // AK099
  AK_CS_High(); // CS en reposo alto
 800066e:	f7ff fe59 	bl	8000324 <AK_CS_High>

  uint8_t w1=0, w2=0;
 8000672:	2300      	movs	r3, #0
 8000674:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8000678:	2300      	movs	r3, #0
 800067a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  AK09940_CheckWhoAmI(&w1, &w2);
 800067e:	f107 0232 	add.w	r2, r7, #50	@ 0x32
 8000682:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 8000686:	4611      	mov	r1, r2
 8000688:	4618      	mov	r0, r3
 800068a:	f000 fbcd 	bl	8000e28 <AK09940_CheckWhoAmI>

  AK09940_SoftReset();
 800068e:	f000 fb31 	bl	8000cf4 <AK09940_SoftReset>

  // Continuous measurement mode 4 = 100 Hz => MODE[4:0] = 01000b = 0x08 :contentReference[oaicite:8]{index=8}
  AK09940_SetModeSafe(0x08);
 8000692:	2008      	movs	r0, #8
 8000694:	f000 fb3f 	bl	8000d16 <AK09940_SetModeSafe>
  HAL_Delay(10);
 8000698:	200a      	movs	r0, #10
 800069a:	f001 f819 	bl	80016d0 <HAL_Delay>

  //AK099


  int ret = ICM42688_Init();
 800069e:	f7ff febb 	bl	8000418 <ICM42688_Init>
 80006a2:	6378      	str	r0, [r7, #52]	@ 0x34
  if (ret != 0) {
 80006a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d01a      	beq.n	80006e0 <main+0x98>
      // Si falla, para depurar: manda el código de error a la RPi
      spi6_tx_buf[0] = 0xAA;
 80006aa:	4b8b      	ldr	r3, [pc, #556]	@ (80008d8 <main+0x290>)
 80006ac:	22aa      	movs	r2, #170	@ 0xaa
 80006ae:	701a      	strb	r2, [r3, #0]
      spi6_tx_buf[1] = 0x55;
 80006b0:	4b89      	ldr	r3, [pc, #548]	@ (80008d8 <main+0x290>)
 80006b2:	2255      	movs	r2, #85	@ 0x55
 80006b4:	705a      	strb	r2, [r3, #1]
      for (int i = 2; i < 16; i++) spi6_tx_buf[i] = 0xE0 | (uint8_t)(-ret); // marca simple
 80006b6:	2302      	movs	r3, #2
 80006b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80006ba:	e00e      	b.n	80006da <main+0x92>
 80006bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80006be:	b2db      	uxtb	r3, r3
 80006c0:	425b      	negs	r3, r3
 80006c2:	b2db      	uxtb	r3, r3
 80006c4:	f063 031f 	orn	r3, r3, #31
 80006c8:	b2d9      	uxtb	r1, r3
 80006ca:	4a83      	ldr	r2, [pc, #524]	@ (80008d8 <main+0x290>)
 80006cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006ce:	4413      	add	r3, r2
 80006d0:	460a      	mov	r2, r1
 80006d2:	701a      	strb	r2, [r3, #0]
 80006d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006d6:	3301      	adds	r3, #1
 80006d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80006da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80006dc:	2b0f      	cmp	r3, #15
 80006de:	dded      	ble.n	80006bc <main+0x74>
      // y puedes quedarte aquí o seguir
  }

  Start_SPI6_Slave();
 80006e0:	f7ff ff62 	bl	80005a8 <Start_SPI6_Slave>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  uint8_t frame[SPI6_FRAME_LEN];
	  frame[0] = 0xAA;
 80006e4:	23aa      	movs	r3, #170	@ 0xaa
 80006e6:	763b      	strb	r3, [r7, #24]
	  frame[1] = 0x55;
 80006e8:	2355      	movs	r3, #85	@ 0x55
 80006ea:	767b      	strb	r3, [r7, #25]

	  uint8_t status = 0;
 80006ec:	2300      	movs	r3, #0
 80006ee:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

	  ICM42688_Data_t imu;
	  int16_t mx=0, my=0, mz=0;
 80006f2:	2300      	movs	r3, #0
 80006f4:	80fb      	strh	r3, [r7, #6]
 80006f6:	2300      	movs	r3, #0
 80006f8:	80bb      	strh	r3, [r7, #4]
 80006fa:	2300      	movs	r3, #0
 80006fc:	807b      	strh	r3, [r7, #2]

	  if (ICM42688_ReadData(&imu) == 0) {
 80006fe:	f107 0308 	add.w	r3, r7, #8
 8000702:	4618      	mov	r0, r3
 8000704:	f7ff fef2 	bl	80004ec <ICM42688_ReadData>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d154      	bne.n	80007b8 <main+0x170>
	      status |= (1 << 0);
 800070e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8000712:	f043 0301 	orr.w	r3, r3, #1
 8000716:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

	      frame[2]  = (uint8_t)(imu.temp >> 8);
 800071a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800071e:	121b      	asrs	r3, r3, #8
 8000720:	b21b      	sxth	r3, r3
 8000722:	b2db      	uxtb	r3, r3
 8000724:	76bb      	strb	r3, [r7, #26]
	      frame[3]  = (uint8_t)(imu.temp & 0xFF);
 8000726:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800072a:	b2db      	uxtb	r3, r3
 800072c:	76fb      	strb	r3, [r7, #27]

	      frame[4]  = (uint8_t)(imu.ax >> 8);
 800072e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000732:	121b      	asrs	r3, r3, #8
 8000734:	b21b      	sxth	r3, r3
 8000736:	b2db      	uxtb	r3, r3
 8000738:	773b      	strb	r3, [r7, #28]
	      frame[5]  = (uint8_t)(imu.ax & 0xFF);
 800073a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800073e:	b2db      	uxtb	r3, r3
 8000740:	777b      	strb	r3, [r7, #29]

	      frame[6]  = (uint8_t)(imu.ay >> 8);
 8000742:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000746:	121b      	asrs	r3, r3, #8
 8000748:	b21b      	sxth	r3, r3
 800074a:	b2db      	uxtb	r3, r3
 800074c:	77bb      	strb	r3, [r7, #30]
	      frame[7]  = (uint8_t)(imu.ay & 0xFF);
 800074e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000752:	b2db      	uxtb	r3, r3
 8000754:	77fb      	strb	r3, [r7, #31]

	      frame[8]  = (uint8_t)(imu.az >> 8);
 8000756:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800075a:	121b      	asrs	r3, r3, #8
 800075c:	b21b      	sxth	r3, r3
 800075e:	b2db      	uxtb	r3, r3
 8000760:	f887 3020 	strb.w	r3, [r7, #32]
	      frame[9]  = (uint8_t)(imu.az & 0xFF);
 8000764:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000768:	b2db      	uxtb	r3, r3
 800076a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

	      frame[10] = (uint8_t)(imu.gx >> 8);
 800076e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000772:	121b      	asrs	r3, r3, #8
 8000774:	b21b      	sxth	r3, r3
 8000776:	b2db      	uxtb	r3, r3
 8000778:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	      frame[11] = (uint8_t)(imu.gx & 0xFF);
 800077c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000780:	b2db      	uxtb	r3, r3
 8000782:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

	      frame[12] = (uint8_t)(imu.gy >> 8);
 8000786:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800078a:	121b      	asrs	r3, r3, #8
 800078c:	b21b      	sxth	r3, r3
 800078e:	b2db      	uxtb	r3, r3
 8000790:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	      frame[13] = (uint8_t)(imu.gy & 0xFF);
 8000794:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000798:	b2db      	uxtb	r3, r3
 800079a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

	      frame[14] = (uint8_t)(imu.gz >> 8);
 800079e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80007a2:	121b      	asrs	r3, r3, #8
 80007a4:	b21b      	sxth	r3, r3
 80007a6:	b2db      	uxtb	r3, r3
 80007a8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	      frame[15] = (uint8_t)(imu.gz & 0xFF);
 80007ac:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80007b0:	b2db      	uxtb	r3, r3
 80007b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80007b6:	e00e      	b.n	80007d6 <main+0x18e>
	  } else {
	      for (int i = 2; i <= 15; i++) frame[i] = 0xEE;
 80007b8:	2302      	movs	r3, #2
 80007ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80007bc:	e008      	b.n	80007d0 <main+0x188>
 80007be:	f107 0218 	add.w	r2, r7, #24
 80007c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80007c4:	4413      	add	r3, r2
 80007c6:	22ee      	movs	r2, #238	@ 0xee
 80007c8:	701a      	strb	r2, [r3, #0]
 80007ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80007cc:	3301      	adds	r3, #1
 80007ce:	647b      	str	r3, [r7, #68]	@ 0x44
 80007d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80007d2:	2b0f      	cmp	r3, #15
 80007d4:	ddf3      	ble.n	80007be <main+0x176>
	  }

	  if (AK09940_ReadMagXYZ(&mx, &my, &mz) == 0) {
 80007d6:	1cba      	adds	r2, r7, #2
 80007d8:	1d39      	adds	r1, r7, #4
 80007da:	1dbb      	adds	r3, r7, #6
 80007dc:	4618      	mov	r0, r3
 80007de:	f000 fb99 	bl	8000f14 <AK09940_ReadMagXYZ>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d12a      	bne.n	800083e <main+0x1f6>
	      status |= (1 << 1);
 80007e8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80007ec:	f043 0302 	orr.w	r3, r3, #2
 80007f0:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

	      frame[16] = (uint8_t)(mx >> 8);
 80007f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007f8:	121b      	asrs	r3, r3, #8
 80007fa:	b21b      	sxth	r3, r3
 80007fc:	b2db      	uxtb	r3, r3
 80007fe:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	      frame[17] = (uint8_t)(mx & 0xFF);
 8000802:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000806:	b2db      	uxtb	r3, r3
 8000808:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29

	      frame[18] = (uint8_t)(my >> 8);
 800080c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000810:	121b      	asrs	r3, r3, #8
 8000812:	b21b      	sxth	r3, r3
 8000814:	b2db      	uxtb	r3, r3
 8000816:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	      frame[19] = (uint8_t)(my & 0xFF);
 800081a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800081e:	b2db      	uxtb	r3, r3
 8000820:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

	      frame[20] = (uint8_t)(mz >> 8);
 8000824:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000828:	121b      	asrs	r3, r3, #8
 800082a:	b21b      	sxth	r3, r3
 800082c:	b2db      	uxtb	r3, r3
 800082e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	      frame[21] = (uint8_t)(mz & 0xFF);
 8000832:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000836:	b2db      	uxtb	r3, r3
 8000838:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800083c:	e014      	b.n	8000868 <main+0x220>
	  } else {
	      frame[16] = frame[17] = 0xEF;
 800083e:	23ef      	movs	r3, #239	@ 0xef
 8000840:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8000844:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8000848:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	      frame[18] = frame[19] = 0xEF;
 800084c:	23ef      	movs	r3, #239	@ 0xef
 800084e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8000852:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000856:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	      frame[20] = frame[21] = 0xEF;
 800085a:	23ef      	movs	r3, #239	@ 0xef
 800085c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8000860:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000864:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	  }

	  frame[22] = status;
 8000868:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800086c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

	  // checksum XOR (0..22)
	  uint8_t csum = 0;
 8000870:	2300      	movs	r3, #0
 8000872:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	  for (int i = 0; i <= 22; i++) csum ^= frame[i];
 8000876:	2300      	movs	r3, #0
 8000878:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800087a:	e00c      	b.n	8000896 <main+0x24e>
 800087c:	f107 0218 	add.w	r2, r7, #24
 8000880:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000882:	4413      	add	r3, r2
 8000884:	781a      	ldrb	r2, [r3, #0]
 8000886:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800088a:	4053      	eors	r3, r2
 800088c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8000890:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000892:	3301      	adds	r3, #1
 8000894:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000896:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000898:	2b16      	cmp	r3, #22
 800089a:	ddef      	ble.n	800087c <main+0x234>
	  frame[23] = csum;
 800089c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80008a0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	  // Publicar frame para que el callback lo tome cuando termine la transacción SPI6
	  for (int i = 0; i < SPI6_FRAME_LEN; i++) frame_pending[i] = frame[i];
 80008a4:	2300      	movs	r3, #0
 80008a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80008a8:	e00c      	b.n	80008c4 <main+0x27c>
 80008aa:	f107 0218 	add.w	r2, r7, #24
 80008ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80008b0:	4413      	add	r3, r2
 80008b2:	7819      	ldrb	r1, [r3, #0]
 80008b4:	4a09      	ldr	r2, [pc, #36]	@ (80008dc <main+0x294>)
 80008b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80008b8:	4413      	add	r3, r2
 80008ba:	460a      	mov	r2, r1
 80008bc:	701a      	strb	r2, [r3, #0]
 80008be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80008c0:	3301      	adds	r3, #1
 80008c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80008c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80008c6:	2b17      	cmp	r3, #23
 80008c8:	ddef      	ble.n	80008aa <main+0x262>
	  frame_pending_valid = 1;
 80008ca:	4b05      	ldr	r3, [pc, #20]	@ (80008e0 <main+0x298>)
 80008cc:	2201      	movs	r2, #1
 80008ce:	701a      	strb	r2, [r3, #0]


	  HAL_Delay(10);
 80008d0:	200a      	movs	r0, #10
 80008d2:	f000 fefd 	bl	80016d0 <HAL_Delay>
  {
 80008d6:	e705      	b.n	80006e4 <main+0x9c>
 80008d8:	240001c4 	.word	0x240001c4
 80008dc:	240001f4 	.word	0x240001f4
 80008e0:	2400020c 	.word	0x2400020c

080008e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b09c      	sub	sp, #112	@ 0x70
 80008e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008ee:	224c      	movs	r2, #76	@ 0x4c
 80008f0:	2100      	movs	r1, #0
 80008f2:	4618      	mov	r0, r3
 80008f4:	f005 fcc5 	bl	8006282 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008f8:	1d3b      	adds	r3, r7, #4
 80008fa:	2220      	movs	r2, #32
 80008fc:	2100      	movs	r1, #0
 80008fe:	4618      	mov	r0, r3
 8000900:	f005 fcbf 	bl	8006282 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000904:	2002      	movs	r0, #2
 8000906:	f001 fc97 	bl	8002238 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800090a:	2300      	movs	r3, #0
 800090c:	603b      	str	r3, [r7, #0]
 800090e:	4b2c      	ldr	r3, [pc, #176]	@ (80009c0 <SystemClock_Config+0xdc>)
 8000910:	699b      	ldr	r3, [r3, #24]
 8000912:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000916:	4a2a      	ldr	r2, [pc, #168]	@ (80009c0 <SystemClock_Config+0xdc>)
 8000918:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800091c:	6193      	str	r3, [r2, #24]
 800091e:	4b28      	ldr	r3, [pc, #160]	@ (80009c0 <SystemClock_Config+0xdc>)
 8000920:	699b      	ldr	r3, [r3, #24]
 8000922:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000926:	603b      	str	r3, [r7, #0]
 8000928:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800092a:	bf00      	nop
 800092c:	4b24      	ldr	r3, [pc, #144]	@ (80009c0 <SystemClock_Config+0xdc>)
 800092e:	699b      	ldr	r3, [r3, #24]
 8000930:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000934:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000938:	d1f8      	bne.n	800092c <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800093a:	2302      	movs	r3, #2
 800093c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800093e:	2301      	movs	r3, #1
 8000940:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000942:	2340      	movs	r3, #64	@ 0x40
 8000944:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000946:	2302      	movs	r3, #2
 8000948:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800094a:	2300      	movs	r3, #0
 800094c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800094e:	2304      	movs	r3, #4
 8000950:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000952:	230c      	movs	r3, #12
 8000954:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000956:	2302      	movs	r3, #2
 8000958:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800095a:	2303      	movs	r3, #3
 800095c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800095e:	2302      	movs	r3, #2
 8000960:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000962:	230c      	movs	r3, #12
 8000964:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000966:	2300      	movs	r3, #0
 8000968:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800096a:	2300      	movs	r3, #0
 800096c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800096e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000972:	4618      	mov	r0, r3
 8000974:	f001 fc9a 	bl	80022ac <HAL_RCC_OscConfig>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800097e:	f000 fb8c 	bl	800109a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000982:	233f      	movs	r3, #63	@ 0x3f
 8000984:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000986:	2300      	movs	r3, #0
 8000988:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800098a:	2300      	movs	r3, #0
 800098c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800098e:	2300      	movs	r3, #0
 8000990:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000992:	2300      	movs	r3, #0
 8000994:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000996:	2300      	movs	r3, #0
 8000998:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800099a:	2300      	movs	r3, #0
 800099c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800099e:	2300      	movs	r3, #0
 80009a0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80009a2:	1d3b      	adds	r3, r7, #4
 80009a4:	2101      	movs	r1, #1
 80009a6:	4618      	mov	r0, r3
 80009a8:	f002 f85a 	bl	8002a60 <HAL_RCC_ClockConfig>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80009b2:	f000 fb72 	bl	800109a <Error_Handler>
  }
}
 80009b6:	bf00      	nop
 80009b8:	3770      	adds	r7, #112	@ 0x70
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	58024800 	.word	0x58024800

080009c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80009c8:	4b28      	ldr	r3, [pc, #160]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 80009ca:	4a29      	ldr	r2, [pc, #164]	@ (8000a70 <MX_SPI1_Init+0xac>)
 80009cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80009ce:	4b27      	ldr	r3, [pc, #156]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 80009d0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80009d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80009d6:	4b25      	ldr	r3, [pc, #148]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 80009d8:	2200      	movs	r2, #0
 80009da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80009dc:	4b23      	ldr	r3, [pc, #140]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 80009de:	2207      	movs	r2, #7
 80009e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80009e2:	4b22      	ldr	r3, [pc, #136]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 80009e4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80009e8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80009ea:	4b20      	ldr	r3, [pc, #128]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 80009ec:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80009f0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80009f2:	4b1e      	ldr	r3, [pc, #120]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 80009f4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80009f8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80009fa:	4b1c      	ldr	r3, [pc, #112]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 80009fc:	f04f 42e0 	mov.w	r2, #1879048192	@ 0x70000000
 8000a00:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a02:	4b1a      	ldr	r3, [pc, #104]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a08:	4b18      	ldr	r3, [pc, #96]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a0e:	4b17      	ldr	r3, [pc, #92]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000a14:	4b15      	ldr	r3, [pc, #84]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000a1a:	4b14      	ldr	r3, [pc, #80]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000a20:	4b12      	ldr	r3, [pc, #72]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000a26:	4b11      	ldr	r3, [pc, #68]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000a32:	4b0e      	ldr	r3, [pc, #56]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000a38:	4b0c      	ldr	r3, [pc, #48]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000a44:	4b09      	ldr	r3, [pc, #36]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000a4a:	4b08      	ldr	r3, [pc, #32]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000a50:	4b06      	ldr	r3, [pc, #24]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a56:	4805      	ldr	r0, [pc, #20]	@ (8000a6c <MX_SPI1_Init+0xa8>)
 8000a58:	f003 fe36 	bl	80046c8 <HAL_SPI_Init>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 8000a62:	f000 fb1a 	bl	800109a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a66:	bf00      	nop
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	2400002c 	.word	0x2400002c
 8000a70:	40013000 	.word	0x40013000

08000a74 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000a78:	4b27      	ldr	r3, [pc, #156]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000a7a:	4a28      	ldr	r2, [pc, #160]	@ (8000b1c <MX_SPI2_Init+0xa8>)
 8000a7c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000a7e:	4b26      	ldr	r3, [pc, #152]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000a80:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000a84:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000a86:	4b24      	ldr	r3, [pc, #144]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a8c:	4b22      	ldr	r3, [pc, #136]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000a8e:	2207      	movs	r2, #7
 8000a90:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a92:	4b21      	ldr	r3, [pc, #132]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a98:	4b1f      	ldr	r3, [pc, #124]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000a9e:	4b1e      	ldr	r3, [pc, #120]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000aa0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000aa4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000aa6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000aac:	4b1a      	ldr	r3, [pc, #104]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ab2:	4b19      	ldr	r3, [pc, #100]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ab8:	4b17      	ldr	r3, [pc, #92]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8000abe:	4b16      	ldr	r3, [pc, #88]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ac4:	4b14      	ldr	r3, [pc, #80]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000ac6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000aca:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000acc:	4b12      	ldr	r3, [pc, #72]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000ad2:	4b11      	ldr	r3, [pc, #68]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000ade:	4b0e      	ldr	r3, [pc, #56]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000aea:	4b0b      	ldr	r3, [pc, #44]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000af0:	4b09      	ldr	r3, [pc, #36]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000af6:	4b08      	ldr	r3, [pc, #32]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000afc:	4b06      	ldr	r3, [pc, #24]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000b02:	4805      	ldr	r0, [pc, #20]	@ (8000b18 <MX_SPI2_Init+0xa4>)
 8000b04:	f003 fde0 	bl	80046c8 <HAL_SPI_Init>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 8000b0e:	f000 fac4 	bl	800109a <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000b12:	bf00      	nop
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	240000b4 	.word	0x240000b4
 8000b1c:	40003800 	.word	0x40003800

08000b20 <MX_SPI6_Init>:
  * @brief SPI6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI6_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI6_Init 1 */

  /* USER CODE END SPI6_Init 1 */
  /* SPI6 parameter configuration*/
  hspi6.Instance = SPI6;
 8000b24:	4b24      	ldr	r3, [pc, #144]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000b26:	4a25      	ldr	r2, [pc, #148]	@ (8000bbc <MX_SPI6_Init+0x9c>)
 8000b28:	601a      	str	r2, [r3, #0]
  hspi6.Init.Mode = SPI_MODE_SLAVE;
 8000b2a:	4b23      	ldr	r3, [pc, #140]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	605a      	str	r2, [r3, #4]
  hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 8000b30:	4b21      	ldr	r3, [pc, #132]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	609a      	str	r2, [r3, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b36:	4b20      	ldr	r3, [pc, #128]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000b38:	2207      	movs	r2, #7
 8000b3a:	60da      	str	r2, [r3, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b3c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	611a      	str	r2, [r3, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b42:	4b1d      	ldr	r3, [pc, #116]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	615a      	str	r2, [r3, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 8000b48:	4b1b      	ldr	r3, [pc, #108]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000b4a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000b4e:	619a      	str	r2, [r3, #24]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b50:	4b19      	ldr	r3, [pc, #100]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	621a      	str	r2, [r3, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b56:	4b18      	ldr	r3, [pc, #96]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b5c:	4b16      	ldr	r3, [pc, #88]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi6.Init.CRCPolynomial = 0x0;
 8000b62:	4b15      	ldr	r3, [pc, #84]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi6.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000b68:	4b13      	ldr	r3, [pc, #76]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000b6e:	4b12      	ldr	r3, [pc, #72]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000b74:	4b10      	ldr	r3, [pc, #64]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000b7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000b80:	4b0d      	ldr	r3, [pc, #52]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000b86:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000b92:	4b09      	ldr	r3, [pc, #36]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000b98:	4b07      	ldr	r3, [pc, #28]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000b9e:	4b06      	ldr	r3, [pc, #24]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 8000ba4:	4804      	ldr	r0, [pc, #16]	@ (8000bb8 <MX_SPI6_Init+0x98>)
 8000ba6:	f003 fd8f 	bl	80046c8 <HAL_SPI_Init>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_SPI6_Init+0x94>
  {
    Error_Handler();
 8000bb0:	f000 fa73 	bl	800109a <Error_Handler>
  }
  /* USER CODE BEGIN SPI6_Init 2 */

  /* USER CODE END SPI6_Init 2 */

}
 8000bb4:	bf00      	nop
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	2400013c 	.word	0x2400013c
 8000bbc:	58001400 	.word	0x58001400

08000bc0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b08a      	sub	sp, #40	@ 0x28
 8000bc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc6:	f107 0314 	add.w	r3, r7, #20
 8000bca:	2200      	movs	r2, #0
 8000bcc:	601a      	str	r2, [r3, #0]
 8000bce:	605a      	str	r2, [r3, #4]
 8000bd0:	609a      	str	r2, [r3, #8]
 8000bd2:	60da      	str	r2, [r3, #12]
 8000bd4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bd6:	4b43      	ldr	r3, [pc, #268]	@ (8000ce4 <MX_GPIO_Init+0x124>)
 8000bd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bdc:	4a41      	ldr	r2, [pc, #260]	@ (8000ce4 <MX_GPIO_Init+0x124>)
 8000bde:	f043 0310 	orr.w	r3, r3, #16
 8000be2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000be6:	4b3f      	ldr	r3, [pc, #252]	@ (8000ce4 <MX_GPIO_Init+0x124>)
 8000be8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bec:	f003 0310 	and.w	r3, r3, #16
 8000bf0:	613b      	str	r3, [r7, #16]
 8000bf2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bf4:	4b3b      	ldr	r3, [pc, #236]	@ (8000ce4 <MX_GPIO_Init+0x124>)
 8000bf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bfa:	4a3a      	ldr	r2, [pc, #232]	@ (8000ce4 <MX_GPIO_Init+0x124>)
 8000bfc:	f043 0304 	orr.w	r3, r3, #4
 8000c00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c04:	4b37      	ldr	r3, [pc, #220]	@ (8000ce4 <MX_GPIO_Init+0x124>)
 8000c06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c0a:	f003 0304 	and.w	r3, r3, #4
 8000c0e:	60fb      	str	r3, [r7, #12]
 8000c10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c12:	4b34      	ldr	r3, [pc, #208]	@ (8000ce4 <MX_GPIO_Init+0x124>)
 8000c14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c18:	4a32      	ldr	r2, [pc, #200]	@ (8000ce4 <MX_GPIO_Init+0x124>)
 8000c1a:	f043 0301 	orr.w	r3, r3, #1
 8000c1e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c22:	4b30      	ldr	r3, [pc, #192]	@ (8000ce4 <MX_GPIO_Init+0x124>)
 8000c24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c28:	f003 0301 	and.w	r3, r3, #1
 8000c2c:	60bb      	str	r3, [r7, #8]
 8000c2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c30:	4b2c      	ldr	r3, [pc, #176]	@ (8000ce4 <MX_GPIO_Init+0x124>)
 8000c32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c36:	4a2b      	ldr	r2, [pc, #172]	@ (8000ce4 <MX_GPIO_Init+0x124>)
 8000c38:	f043 0302 	orr.w	r3, r3, #2
 8000c3c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c40:	4b28      	ldr	r3, [pc, #160]	@ (8000ce4 <MX_GPIO_Init+0x124>)
 8000c42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c46:	f003 0302 	and.w	r3, r3, #2
 8000c4a:	607b      	str	r3, [r7, #4]
 8000c4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_SET);
 8000c4e:	2201      	movs	r2, #1
 8000c50:	2160      	movs	r1, #96	@ 0x60
 8000c52:	4825      	ldr	r0, [pc, #148]	@ (8000ce8 <MX_GPIO_Init+0x128>)
 8000c54:	f001 fad6 	bl	8002204 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 8000c58:	2201      	movs	r2, #1
 8000c5a:	2120      	movs	r1, #32
 8000c5c:	4823      	ldr	r0, [pc, #140]	@ (8000cec <MX_GPIO_Init+0x12c>)
 8000c5e:	f001 fad1 	bl	8002204 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000c62:	2201      	movs	r2, #1
 8000c64:	2101      	movs	r1, #1
 8000c66:	4822      	ldr	r0, [pc, #136]	@ (8000cf0 <MX_GPIO_Init+0x130>)
 8000c68:	f001 facc 	bl	8002204 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE5 PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000c6c:	2360      	movs	r3, #96	@ 0x60
 8000c6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c70:	2301      	movs	r3, #1
 8000c72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c74:	2300      	movs	r3, #0
 8000c76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c7c:	f107 0314 	add.w	r3, r7, #20
 8000c80:	4619      	mov	r1, r3
 8000c82:	4819      	ldr	r0, [pc, #100]	@ (8000ce8 <MX_GPIO_Init+0x128>)
 8000c84:	f001 f916 	bl	8001eb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000c88:	2320      	movs	r3, #32
 8000c8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c90:	2300      	movs	r3, #0
 8000c92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c94:	2300      	movs	r3, #0
 8000c96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c98:	f107 0314 	add.w	r3, r7, #20
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4813      	ldr	r0, [pc, #76]	@ (8000cec <MX_GPIO_Init+0x12c>)
 8000ca0:	f001 f908 	bl	8001eb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	2300      	movs	r3, #0
 8000cae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb4:	f107 0314 	add.w	r3, r7, #20
 8000cb8:	4619      	mov	r1, r3
 8000cba:	480d      	ldr	r0, [pc, #52]	@ (8000cf0 <MX_GPIO_Init+0x130>)
 8000cbc:	f001 f8fa 	bl	8001eb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000cc0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000cc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cc6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000cca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ccc:	2301      	movs	r3, #1
 8000cce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cd0:	f107 0314 	add.w	r3, r7, #20
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	4805      	ldr	r0, [pc, #20]	@ (8000cec <MX_GPIO_Init+0x12c>)
 8000cd8:	f001 f8ec 	bl	8001eb4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000cdc:	bf00      	nop
 8000cde:	3728      	adds	r7, #40	@ 0x28
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	58024400 	.word	0x58024400
 8000ce8:	58021000 	.word	0x58021000
 8000cec:	58020800 	.word	0x58020800
 8000cf0:	58020400 	.word	0x58020400

08000cf4 <AK09940_SoftReset>:
// Lectura: enviar addr|0x80 + dummy, recibir dato en el segundo byte.



HAL_StatusTypeDef AK09940_SoftReset(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
    // CNTL4.SRST (bit0) :contentReference[oaicite:3]{index=3}
    HAL_StatusTypeDef st = AK09940_WriteReg(AK09940_REG_CNTL4, 0x01);
 8000cfa:	2101      	movs	r1, #1
 8000cfc:	2033      	movs	r0, #51	@ 0x33
 8000cfe:	f000 f86b 	bl	8000dd8 <AK09940_WriteReg>
 8000d02:	4603      	mov	r3, r0
 8000d04:	71fb      	strb	r3, [r7, #7]
    HAL_Delay(2);
 8000d06:	2002      	movs	r0, #2
 8000d08:	f000 fce2 	bl	80016d0 <HAL_Delay>
    return st;
 8000d0c:	79fb      	ldrb	r3, [r7, #7]
    return st;
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	3708      	adds	r7, #8
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}

08000d16 <AK09940_SetModeSafe>:

HAL_StatusTypeDef AK09940_SetModeSafe(uint8_t mode)
{
 8000d16:	b580      	push	{r7, lr}
 8000d18:	b084      	sub	sp, #16
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	71fb      	strb	r3, [r7, #7]
    HAL_StatusTypeDef st;

    // Power-down: MODE=00000 :contentReference[oaicite:5]{index=5}
    st = AK09940_WriteReg(AK09940_REG_CNTL3, 0x00);
 8000d20:	2100      	movs	r1, #0
 8000d22:	2032      	movs	r0, #50	@ 0x32
 8000d24:	f000 f858 	bl	8000dd8 <AK09940_WriteReg>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(2);
 8000d2c:	2002      	movs	r0, #2
 8000d2e:	f000 fccf 	bl	80016d0 <HAL_Delay>
    if (st != HAL_OK) return st;
 8000d32:	7bfb      	ldrb	r3, [r7, #15]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d001      	beq.n	8000d3c <AK09940_SetModeSafe+0x26>
 8000d38:	7bfb      	ldrb	r3, [r7, #15]
 8000d3a:	e00d      	b.n	8000d58 <AK09940_SetModeSafe+0x42>

    st = AK09940_WriteReg(AK09940_REG_CNTL3, (mode & 0x1F));
 8000d3c:	79fb      	ldrb	r3, [r7, #7]
 8000d3e:	f003 031f 	and.w	r3, r3, #31
 8000d42:	b2db      	uxtb	r3, r3
 8000d44:	4619      	mov	r1, r3
 8000d46:	2032      	movs	r0, #50	@ 0x32
 8000d48:	f000 f846 	bl	8000dd8 <AK09940_WriteReg>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(2);
 8000d50:	2002      	movs	r0, #2
 8000d52:	f000 fcbd 	bl	80016d0 <HAL_Delay>
    return st;
 8000d56:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d58:	4618      	mov	r0, r3
 8000d5a:	3710      	adds	r7, #16
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <AK_SPI_Delay>:




static inline void AK_SPI_Delay(void) {
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
  for (volatile int i = 0; i < 50; i++) { __NOP(); }
 8000d66:	2300      	movs	r3, #0
 8000d68:	607b      	str	r3, [r7, #4]
 8000d6a:	e003      	b.n	8000d74 <AK_SPI_Delay+0x14>
 8000d6c:	bf00      	nop
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	3301      	adds	r3, #1
 8000d72:	607b      	str	r3, [r7, #4]
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2b31      	cmp	r3, #49	@ 0x31
 8000d78:	ddf8      	ble.n	8000d6c <AK_SPI_Delay+0xc>
}
 8000d7a:	bf00      	nop
 8000d7c:	bf00      	nop
 8000d7e:	370c      	adds	r7, #12
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr

08000d88 <AK09940_ReadReg>:

uint8_t AK09940_ReadReg(uint8_t reg)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b086      	sub	sp, #24
 8000d8c:	af02      	add	r7, sp, #8
 8000d8e:	4603      	mov	r3, r0
 8000d90:	71fb      	strb	r3, [r7, #7]
    uint8_t tx[2] = { (uint8_t)(reg | 0x80), 0x00 };
 8000d92:	79fb      	ldrb	r3, [r7, #7]
 8000d94:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	733b      	strb	r3, [r7, #12]
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	737b      	strb	r3, [r7, #13]
    uint8_t rx[2] = { 0, 0 };
 8000da0:	2300      	movs	r3, #0
 8000da2:	813b      	strh	r3, [r7, #8]

    AK_CS_Low();
 8000da4:	f7ff fab2 	bl	800030c <AK_CS_Low>
    AK_SPI_Delay();
 8000da8:	f7ff ffda 	bl	8000d60 <AK_SPI_Delay>

    HAL_SPI_TransmitReceive(&hspi1, tx, rx, 2, HAL_MAX_DELAY);
 8000dac:	f107 0208 	add.w	r2, r7, #8
 8000db0:	f107 010c 	add.w	r1, r7, #12
 8000db4:	f04f 33ff 	mov.w	r3, #4294967295
 8000db8:	9300      	str	r3, [sp, #0]
 8000dba:	2302      	movs	r3, #2
 8000dbc:	4805      	ldr	r0, [pc, #20]	@ (8000dd4 <AK09940_ReadReg+0x4c>)
 8000dbe:	f004 fa07 	bl	80051d0 <HAL_SPI_TransmitReceive>

    AK_SPI_Delay();
 8000dc2:	f7ff ffcd 	bl	8000d60 <AK_SPI_Delay>
    AK_CS_High();
 8000dc6:	f7ff faad 	bl	8000324 <AK_CS_High>

    return rx[1];
 8000dca:	7a7b      	ldrb	r3, [r7, #9]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3710      	adds	r7, #16
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	2400002c 	.word	0x2400002c

08000dd8 <AK09940_WriteReg>:



HAL_StatusTypeDef AK09940_WriteReg(uint8_t reg, uint8_t val)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	4603      	mov	r3, r0
 8000de0:	460a      	mov	r2, r1
 8000de2:	71fb      	strb	r3, [r7, #7]
 8000de4:	4613      	mov	r3, r2
 8000de6:	71bb      	strb	r3, [r7, #6]
    uint8_t tx[2] = { (uint8_t)(reg & 0x7F), val };
 8000de8:	79fb      	ldrb	r3, [r7, #7]
 8000dea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	733b      	strb	r3, [r7, #12]
 8000df2:	79bb      	ldrb	r3, [r7, #6]
 8000df4:	737b      	strb	r3, [r7, #13]

    AK_CS_Low();
 8000df6:	f7ff fa89 	bl	800030c <AK_CS_Low>
    AK_SPI_Delay();
 8000dfa:	f7ff ffb1 	bl	8000d60 <AK_SPI_Delay>

    HAL_StatusTypeDef st = HAL_SPI_Transmit(&hspi1, tx, 2, HAL_MAX_DELAY);
 8000dfe:	f107 010c 	add.w	r1, r7, #12
 8000e02:	f04f 33ff 	mov.w	r3, #4294967295
 8000e06:	2202      	movs	r2, #2
 8000e08:	4806      	ldr	r0, [pc, #24]	@ (8000e24 <AK09940_WriteReg+0x4c>)
 8000e0a:	f003 fd81 	bl	8004910 <HAL_SPI_Transmit>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	73fb      	strb	r3, [r7, #15]

    AK_SPI_Delay();
 8000e12:	f7ff ffa5 	bl	8000d60 <AK_SPI_Delay>
    AK_CS_High();
 8000e16:	f7ff fa85 	bl	8000324 <AK_CS_High>

    return st;
 8000e1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	3710      	adds	r7, #16
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	2400002c 	.word	0x2400002c

08000e28 <AK09940_CheckWhoAmI>:

int AK09940_CheckWhoAmI(uint8_t *wia1, uint8_t *wia2)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	6039      	str	r1, [r7, #0]
    // WIA1=0x48, WIA2=0xA3
    // Direcciones típicas:
    // WIA1: 0x00, WIA2: 0x01
    uint8_t a = AK09940_ReadReg(0x00);
 8000e32:	2000      	movs	r0, #0
 8000e34:	f7ff ffa8 	bl	8000d88 <AK09940_ReadReg>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	73fb      	strb	r3, [r7, #15]
    uint8_t b = AK09940_ReadReg(0x01);
 8000e3c:	2001      	movs	r0, #1
 8000e3e:	f7ff ffa3 	bl	8000d88 <AK09940_ReadReg>
 8000e42:	4603      	mov	r3, r0
 8000e44:	73bb      	strb	r3, [r7, #14]

    if (wia1) *wia1 = a;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d002      	beq.n	8000e52 <AK09940_CheckWhoAmI+0x2a>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	7bfa      	ldrb	r2, [r7, #15]
 8000e50:	701a      	strb	r2, [r3, #0]
    if (wia2) *wia2 = b;
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d002      	beq.n	8000e5e <AK09940_CheckWhoAmI+0x36>
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	7bba      	ldrb	r2, [r7, #14]
 8000e5c:	701a      	strb	r2, [r3, #0]

    return (a == 0x48 && b == 0xA3) ? 0 : -1;
 8000e5e:	7bfb      	ldrb	r3, [r7, #15]
 8000e60:	2b48      	cmp	r3, #72	@ 0x48
 8000e62:	d104      	bne.n	8000e6e <AK09940_CheckWhoAmI+0x46>
 8000e64:	7bbb      	ldrb	r3, [r7, #14]
 8000e66:	2ba3      	cmp	r3, #163	@ 0xa3
 8000e68:	d101      	bne.n	8000e6e <AK09940_CheckWhoAmI+0x46>
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	e001      	b.n	8000e72 <AK09940_CheckWhoAmI+0x4a>
 8000e6e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3710      	adds	r7, #16
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
	...

08000e7c <AK09940_ReadBurst>:
}


// Lee varios bytes consecutivos manteniendo CS bajo (burst)
HAL_StatusTypeDef AK09940_ReadBurst(uint8_t startReg, uint8_t *data, uint16_t len)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b084      	sub	sp, #16
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	4603      	mov	r3, r0
 8000e84:	6039      	str	r1, [r7, #0]
 8000e86:	71fb      	strb	r3, [r7, #7]
 8000e88:	4613      	mov	r3, r2
 8000e8a:	80bb      	strh	r3, [r7, #4]
    // Protocolo: primer byte = (addr | 0x80) lectura, luego clocks dummy
    uint8_t cmd = (uint8_t)(startReg | 0x80);
 8000e8c:	79fb      	ldrb	r3, [r7, #7]
 8000e8e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	73bb      	strb	r3, [r7, #14]

    AK_CS_Low();
 8000e96:	f7ff fa39 	bl	800030c <AK_CS_Low>

    // Enviar comando
    HAL_StatusTypeDef st = HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8000e9a:	f107 010e 	add.w	r1, r7, #14
 8000e9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	480d      	ldr	r0, [pc, #52]	@ (8000edc <AK09940_ReadBurst+0x60>)
 8000ea6:	f003 fd33 	bl	8004910 <HAL_SPI_Transmit>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) { AK_CS_High(); return st; }
 8000eae:	7bfb      	ldrb	r3, [r7, #15]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d003      	beq.n	8000ebc <AK09940_ReadBurst+0x40>
 8000eb4:	f7ff fa36 	bl	8000324 <AK_CS_High>
 8000eb8:	7bfb      	ldrb	r3, [r7, #15]
 8000eba:	e00b      	b.n	8000ed4 <AK09940_ReadBurst+0x58>

    // Recibir 'len' bytes
    st = HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 8000ebc:	88ba      	ldrh	r2, [r7, #4]
 8000ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec2:	6839      	ldr	r1, [r7, #0]
 8000ec4:	4805      	ldr	r0, [pc, #20]	@ (8000edc <AK09940_ReadBurst+0x60>)
 8000ec6:	f003 ff11 	bl	8004cec <HAL_SPI_Receive>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	73fb      	strb	r3, [r7, #15]

    AK_CS_High();
 8000ece:	f7ff fa29 	bl	8000324 <AK_CS_High>
    return st;
 8000ed2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	3710      	adds	r7, #16
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	2400002c 	.word	0x2400002c

08000ee0 <ak09940_sign_extend_18>:

// Sign extend 18-bit a int32
static int32_t ak09940_sign_extend_18(uint32_t v)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
    v &= 0x3FFFF;                       // 18 bits
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8000eee:	607b      	str	r3, [r7, #4]
    if (v & (1UL << 17)) v |= ~0x3FFFFUL; // extender signo
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d003      	beq.n	8000f02 <ak09940_sign_extend_18+0x22>
 8000efa:	687a      	ldr	r2, [r7, #4]
 8000efc:	4b04      	ldr	r3, [pc, #16]	@ (8000f10 <ak09940_sign_extend_18+0x30>)
 8000efe:	4313      	orrs	r3, r2
 8000f00:	607b      	str	r3, [r7, #4]
    return (int32_t)v;
 8000f02:	687b      	ldr	r3, [r7, #4]
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	fffc0000 	.word	0xfffc0000

08000f14 <AK09940_ReadMagXYZ>:

// Lee X/Y/Z del magnetómetro (18-bit) y entrega int16 (18->16 con >>2)
int AK09940_ReadMagXYZ(int16_t *mx, int16_t *my, int16_t *mz)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b090      	sub	sp, #64	@ 0x40
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	60f8      	str	r0, [r7, #12]
 8000f1c:	60b9      	str	r1, [r7, #8]
 8000f1e:	607a      	str	r2, [r7, #4]
    uint8_t st1 = AK09940_ReadReg(AK09940_REG_ST1);
 8000f20:	2010      	movs	r0, #16
 8000f22:	f7ff ff31 	bl	8000d88 <AK09940_ReadReg>
 8000f26:	4603      	mov	r3, r0
 8000f28:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    // Si ST1 es 0xFF o 0x00, NO es lectura real (bus flotante / sin respuesta)
    if (st1 == 0xFF || st1 == 0x00) return -3;
 8000f2c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000f30:	2bff      	cmp	r3, #255	@ 0xff
 8000f32:	d003      	beq.n	8000f3c <AK09940_ReadMagXYZ+0x28>
 8000f34:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d102      	bne.n	8000f42 <AK09940_ReadMagXYZ+0x2e>
 8000f3c:	f06f 0302 	mvn.w	r3, #2
 8000f40:	e07b      	b.n	800103a <AK09940_ReadMagXYZ+0x126>

    // DRDY
    if ((st1 & 0x01) == 0) return 1;
 8000f42:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000f46:	f003 0301 	and.w	r3, r3, #1
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d101      	bne.n	8000f52 <AK09940_ReadMagXYZ+0x3e>
 8000f4e:	2301      	movs	r3, #1
 8000f50:	e073      	b.n	800103a <AK09940_ReadMagXYZ+0x126>

    // Burst de 9 bytes: HXL..HZH
    uint8_t d[9] = {0};
 8000f52:	f107 0310 	add.w	r3, r7, #16
 8000f56:	2200      	movs	r2, #0
 8000f58:	601a      	str	r2, [r3, #0]
 8000f5a:	605a      	str	r2, [r3, #4]
 8000f5c:	721a      	strb	r2, [r3, #8]
    if (AK09940_ReadBurst(AK09940_REG_HXL, d, 9) != HAL_OK) return -4;
 8000f5e:	f107 0310 	add.w	r3, r7, #16
 8000f62:	2209      	movs	r2, #9
 8000f64:	4619      	mov	r1, r3
 8000f66:	2011      	movs	r0, #17
 8000f68:	f7ff ff88 	bl	8000e7c <AK09940_ReadBurst>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d002      	beq.n	8000f78 <AK09940_ReadMagXYZ+0x64>
 8000f72:	f06f 0303 	mvn.w	r3, #3
 8000f76:	e060      	b.n	800103a <AK09940_ReadMagXYZ+0x126>

    // Si todo viene 0xFF, tampoco es real
    int all_ff = 1;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (int i = 0; i < 9; i++) {
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000f80:	e00c      	b.n	8000f9c <AK09940_ReadMagXYZ+0x88>
        if (d[i] != 0xFF) { all_ff = 0; break; }
 8000f82:	f107 0210 	add.w	r2, r7, #16
 8000f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000f88:	4413      	add	r3, r2
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	2bff      	cmp	r3, #255	@ 0xff
 8000f8e:	d002      	beq.n	8000f96 <AK09940_ReadMagXYZ+0x82>
 8000f90:	2300      	movs	r3, #0
 8000f92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000f94:	e005      	b.n	8000fa2 <AK09940_ReadMagXYZ+0x8e>
    for (int i = 0; i < 9; i++) {
 8000f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000f98:	3301      	adds	r3, #1
 8000f9a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000f9e:	2b08      	cmp	r3, #8
 8000fa0:	ddef      	ble.n	8000f82 <AK09940_ReadMagXYZ+0x6e>
    }
    if (all_ff) return -5;
 8000fa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d002      	beq.n	8000fae <AK09940_ReadMagXYZ+0x9a>
 8000fa8:	f06f 0304 	mvn.w	r3, #4
 8000fac:	e045      	b.n	800103a <AK09940_ReadMagXYZ+0x126>

    // Cerrar secuencia (recomendado)
    (void)AK09940_ReadReg(AK09940_REG_ST2);
 8000fae:	201b      	movs	r0, #27
 8000fb0:	f7ff feea 	bl	8000d88 <AK09940_ReadReg>

    // X = HXL,HXM,HXH(2 LSB)
    uint32_t x18 = ((uint32_t)(d[2] & 0x03) << 16) | ((uint32_t)d[1] << 8) | d[0];
 8000fb4:	7cbb      	ldrb	r3, [r7, #18]
 8000fb6:	041b      	lsls	r3, r3, #16
 8000fb8:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8000fbc:	7c7b      	ldrb	r3, [r7, #17]
 8000fbe:	021b      	lsls	r3, r3, #8
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	7c3a      	ldrb	r2, [r7, #16]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t y18 = ((uint32_t)(d[5] & 0x03) << 16) | ((uint32_t)d[4] << 8) | d[3];
 8000fc8:	7d7b      	ldrb	r3, [r7, #21]
 8000fca:	041b      	lsls	r3, r3, #16
 8000fcc:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8000fd0:	7d3b      	ldrb	r3, [r7, #20]
 8000fd2:	021b      	lsls	r3, r3, #8
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	7cfa      	ldrb	r2, [r7, #19]
 8000fd8:	4313      	orrs	r3, r2
 8000fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t z18 = ((uint32_t)(d[8] & 0x03) << 16) | ((uint32_t)d[7] << 8) | d[6];
 8000fdc:	7e3b      	ldrb	r3, [r7, #24]
 8000fde:	041b      	lsls	r3, r3, #16
 8000fe0:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8000fe4:	7dfb      	ldrb	r3, [r7, #23]
 8000fe6:	021b      	lsls	r3, r3, #8
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	7dba      	ldrb	r2, [r7, #22]
 8000fec:	4313      	orrs	r3, r2
 8000fee:	62bb      	str	r3, [r7, #40]	@ 0x28

    int32_t xs = ak09940_sign_extend_18(x18);
 8000ff0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000ff2:	f7ff ff75 	bl	8000ee0 <ak09940_sign_extend_18>
 8000ff6:	6278      	str	r0, [r7, #36]	@ 0x24
    int32_t ys = ak09940_sign_extend_18(y18);
 8000ff8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000ffa:	f7ff ff71 	bl	8000ee0 <ak09940_sign_extend_18>
 8000ffe:	6238      	str	r0, [r7, #32]
    int32_t zs = ak09940_sign_extend_18(z18);
 8001000:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001002:	f7ff ff6d 	bl	8000ee0 <ak09940_sign_extend_18>
 8001006:	61f8      	str	r0, [r7, #28]

    // 18-bit -> 16-bit (divide por 4)
    if (mx) *mx = (int16_t)(xs >> 2);
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d004      	beq.n	8001018 <AK09940_ReadMagXYZ+0x104>
 800100e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001010:	109b      	asrs	r3, r3, #2
 8001012:	b21a      	sxth	r2, r3
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	801a      	strh	r2, [r3, #0]
    if (my) *my = (int16_t)(ys >> 2);
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d004      	beq.n	8001028 <AK09940_ReadMagXYZ+0x114>
 800101e:	6a3b      	ldr	r3, [r7, #32]
 8001020:	109b      	asrs	r3, r3, #2
 8001022:	b21a      	sxth	r2, r3
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	801a      	strh	r2, [r3, #0]
    if (mz) *mz = (int16_t)(zs >> 2);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d004      	beq.n	8001038 <AK09940_ReadMagXYZ+0x124>
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	109b      	asrs	r3, r3, #2
 8001032:	b21a      	sxth	r2, r3
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	801a      	strh	r2, [r3, #0]

    return 0;
 8001038:	2300      	movs	r3, #0
}
 800103a:	4618      	mov	r0, r3
 800103c:	3740      	adds	r7, #64	@ 0x40
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}

08001042 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001042:	b580      	push	{r7, lr}
 8001044:	b084      	sub	sp, #16
 8001046:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001048:	463b      	mov	r3, r7
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
 8001052:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001054:	f000 fc70 	bl	8001938 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001058:	2301      	movs	r3, #1
 800105a:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800105c:	2300      	movs	r3, #0
 800105e:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001060:	2300      	movs	r3, #0
 8001062:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001064:	231f      	movs	r3, #31
 8001066:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001068:	2387      	movs	r3, #135	@ 0x87
 800106a:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800106c:	2300      	movs	r3, #0
 800106e:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001070:	2300      	movs	r3, #0
 8001072:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001074:	2301      	movs	r3, #1
 8001076:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001078:	2301      	movs	r3, #1
 800107a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800107c:	2300      	movs	r3, #0
 800107e:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001080:	2300      	movs	r3, #0
 8001082:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001084:	463b      	mov	r3, r7
 8001086:	4618      	mov	r0, r3
 8001088:	f000 fc8e 	bl	80019a8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800108c:	2004      	movs	r0, #4
 800108e:	f000 fc6b 	bl	8001968 <HAL_MPU_Enable>

}
 8001092:	bf00      	nop
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}

0800109a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800109a:	b480      	push	{r7}
 800109c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800109e:	b672      	cpsid	i
}
 80010a0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010a2:	bf00      	nop
 80010a4:	e7fd      	b.n	80010a2 <Error_Handler+0x8>
	...

080010a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ae:	4b0a      	ldr	r3, [pc, #40]	@ (80010d8 <HAL_MspInit+0x30>)
 80010b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010b4:	4a08      	ldr	r2, [pc, #32]	@ (80010d8 <HAL_MspInit+0x30>)
 80010b6:	f043 0302 	orr.w	r3, r3, #2
 80010ba:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80010be:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <HAL_MspInit+0x30>)
 80010c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010c4:	f003 0302 	and.w	r3, r3, #2
 80010c8:	607b      	str	r3, [r7, #4]
 80010ca:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010cc:	bf00      	nop
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	58024400 	.word	0x58024400

080010dc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b0be      	sub	sp, #248	@ 0xf8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	60da      	str	r2, [r3, #12]
 80010f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010f4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010f8:	22b8      	movs	r2, #184	@ 0xb8
 80010fa:	2100      	movs	r1, #0
 80010fc:	4618      	mov	r0, r3
 80010fe:	f005 f8c0 	bl	8006282 <memset>
  if(hspi->Instance==SPI1)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a9b      	ldr	r2, [pc, #620]	@ (8001374 <HAL_SPI_MspInit+0x298>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d146      	bne.n	800119a <HAL_SPI_MspInit+0xbe>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800110c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001110:	f04f 0300 	mov.w	r3, #0
 8001114:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001118:	2300      	movs	r3, #0
 800111a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800111e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001122:	4618      	mov	r0, r3
 8001124:	f001 ffcc 	bl	80030c0 <HAL_RCCEx_PeriphCLKConfig>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 800112e:	f7ff ffb4 	bl	800109a <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001132:	4b91      	ldr	r3, [pc, #580]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 8001134:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001138:	4a8f      	ldr	r2, [pc, #572]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 800113a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800113e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001142:	4b8d      	ldr	r3, [pc, #564]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 8001144:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001148:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800114c:	627b      	str	r3, [r7, #36]	@ 0x24
 800114e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001150:	4b89      	ldr	r3, [pc, #548]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 8001152:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001156:	4a88      	ldr	r2, [pc, #544]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 8001158:	f043 0301 	orr.w	r3, r3, #1
 800115c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001160:	4b85      	ldr	r3, [pc, #532]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 8001162:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001166:	f003 0301 	and.w	r3, r3, #1
 800116a:	623b      	str	r3, [r7, #32]
 800116c:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800116e:	23e0      	movs	r3, #224	@ 0xe0
 8001170:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001174:	2302      	movs	r3, #2
 8001176:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001180:	2300      	movs	r3, #0
 8001182:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001186:	2305      	movs	r3, #5
 8001188:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800118c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001190:	4619      	mov	r1, r3
 8001192:	487a      	ldr	r0, [pc, #488]	@ (800137c <HAL_SPI_MspInit+0x2a0>)
 8001194:	f000 fe8e 	bl	8001eb4 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI6_MspInit 1 */

    /* USER CODE END SPI6_MspInit 1 */
  }

}
 8001198:	e0e8      	b.n	800136c <HAL_SPI_MspInit+0x290>
  else if(hspi->Instance==SPI2)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a78      	ldr	r2, [pc, #480]	@ (8001380 <HAL_SPI_MspInit+0x2a4>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d16b      	bne.n	800127c <HAL_SPI_MspInit+0x1a0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80011a4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011a8:	f04f 0300 	mov.w	r3, #0
 80011ac:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80011b0:	2300      	movs	r3, #0
 80011b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011ba:	4618      	mov	r0, r3
 80011bc:	f001 ff80 	bl	80030c0 <HAL_RCCEx_PeriphCLKConfig>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <HAL_SPI_MspInit+0xee>
      Error_Handler();
 80011c6:	f7ff ff68 	bl	800109a <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80011ca:	4b6b      	ldr	r3, [pc, #428]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 80011cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011d0:	4a69      	ldr	r2, [pc, #420]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 80011d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011d6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80011da:	4b67      	ldr	r3, [pc, #412]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 80011dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011e4:	61fb      	str	r3, [r7, #28]
 80011e6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011e8:	4b63      	ldr	r3, [pc, #396]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 80011ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011ee:	4a62      	ldr	r2, [pc, #392]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 80011f0:	f043 0304 	orr.w	r3, r3, #4
 80011f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011f8:	4b5f      	ldr	r3, [pc, #380]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 80011fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011fe:	f003 0304 	and.w	r3, r3, #4
 8001202:	61bb      	str	r3, [r7, #24]
 8001204:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001206:	4b5c      	ldr	r3, [pc, #368]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 8001208:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800120c:	4a5a      	ldr	r2, [pc, #360]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 800120e:	f043 0302 	orr.w	r3, r3, #2
 8001212:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001216:	4b58      	ldr	r3, [pc, #352]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 8001218:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800121c:	f003 0302 	and.w	r3, r3, #2
 8001220:	617b      	str	r3, [r7, #20]
 8001222:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001224:	2306      	movs	r3, #6
 8001226:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122a:	2302      	movs	r3, #2
 800122c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001230:	2300      	movs	r3, #0
 8001232:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001236:	2300      	movs	r3, #0
 8001238:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800123c:	2305      	movs	r3, #5
 800123e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001242:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001246:	4619      	mov	r1, r3
 8001248:	484e      	ldr	r0, [pc, #312]	@ (8001384 <HAL_SPI_MspInit+0x2a8>)
 800124a:	f000 fe33 	bl	8001eb4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800124e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001252:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001256:	2302      	movs	r3, #2
 8001258:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125c:	2300      	movs	r3, #0
 800125e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001262:	2300      	movs	r3, #0
 8001264:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001268:	2305      	movs	r3, #5
 800126a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800126e:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001272:	4619      	mov	r1, r3
 8001274:	4844      	ldr	r0, [pc, #272]	@ (8001388 <HAL_SPI_MspInit+0x2ac>)
 8001276:	f000 fe1d 	bl	8001eb4 <HAL_GPIO_Init>
}
 800127a:	e077      	b.n	800136c <HAL_SPI_MspInit+0x290>
  else if(hspi->Instance==SPI6)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a42      	ldr	r2, [pc, #264]	@ (800138c <HAL_SPI_MspInit+0x2b0>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d172      	bne.n	800136c <HAL_SPI_MspInit+0x290>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI6;
 8001286:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800128a:	f04f 0300 	mov.w	r3, #0
 800128e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi6ClockSelection = RCC_SPI6CLKSOURCE_D3PCLK1;
 8001292:	2300      	movs	r3, #0
 8001294:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001298:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800129c:	4618      	mov	r0, r3
 800129e:	f001 ff0f 	bl	80030c0 <HAL_RCCEx_PeriphCLKConfig>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <HAL_SPI_MspInit+0x1d0>
      Error_Handler();
 80012a8:	f7ff fef7 	bl	800109a <Error_Handler>
    __HAL_RCC_SPI6_CLK_ENABLE();
 80012ac:	4b32      	ldr	r3, [pc, #200]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 80012ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80012b2:	4a31      	ldr	r2, [pc, #196]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 80012b4:	f043 0320 	orr.w	r3, r3, #32
 80012b8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80012bc:	4b2e      	ldr	r3, [pc, #184]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 80012be:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80012c2:	f003 0320 	and.w	r3, r3, #32
 80012c6:	613b      	str	r3, [r7, #16]
 80012c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ca:	4b2b      	ldr	r3, [pc, #172]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 80012cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012d0:	4a29      	ldr	r2, [pc, #164]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 80012d2:	f043 0304 	orr.w	r3, r3, #4
 80012d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012da:	4b27      	ldr	r3, [pc, #156]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 80012dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012e0:	f003 0304 	and.w	r3, r3, #4
 80012e4:	60fb      	str	r3, [r7, #12]
 80012e6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012e8:	4b23      	ldr	r3, [pc, #140]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 80012ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012ee:	4a22      	ldr	r2, [pc, #136]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 80012f0:	f043 0302 	orr.w	r3, r3, #2
 80012f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001378 <HAL_SPI_MspInit+0x29c>)
 80012fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012fe:	f003 0302 	and.w	r3, r3, #2
 8001302:	60bb      	str	r3, [r7, #8]
 8001304:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001306:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800130a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130e:	2302      	movs	r3, #2
 8001310:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001314:	2300      	movs	r3, #0
 8001316:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131a:	2300      	movs	r3, #0
 800131c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 8001320:	2305      	movs	r3, #5
 8001322:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001326:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800132a:	4619      	mov	r1, r3
 800132c:	4815      	ldr	r0, [pc, #84]	@ (8001384 <HAL_SPI_MspInit+0x2a8>)
 800132e:	f000 fdc1 	bl	8001eb4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001332:	2330      	movs	r3, #48	@ 0x30
 8001334:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001338:	2302      	movs	r3, #2
 800133a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133e:	2300      	movs	r3, #0
 8001340:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001344:	2300      	movs	r3, #0
 8001346:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPI6;
 800134a:	2308      	movs	r3, #8
 800134c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001350:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001354:	4619      	mov	r1, r3
 8001356:	480c      	ldr	r0, [pc, #48]	@ (8001388 <HAL_SPI_MspInit+0x2ac>)
 8001358:	f000 fdac 	bl	8001eb4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI6_IRQn, 0, 0);
 800135c:	2200      	movs	r2, #0
 800135e:	2100      	movs	r1, #0
 8001360:	2056      	movs	r0, #86	@ 0x56
 8001362:	f000 fab4 	bl	80018ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI6_IRQn);
 8001366:	2056      	movs	r0, #86	@ 0x56
 8001368:	f000 facb 	bl	8001902 <HAL_NVIC_EnableIRQ>
}
 800136c:	bf00      	nop
 800136e:	37f8      	adds	r7, #248	@ 0xf8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	40013000 	.word	0x40013000
 8001378:	58024400 	.word	0x58024400
 800137c:	58020000 	.word	0x58020000
 8001380:	40003800 	.word	0x40003800
 8001384:	58020800 	.word	0x58020800
 8001388:	58020400 	.word	0x58020400
 800138c:	58001400 	.word	0x58001400

08001390 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001394:	bf00      	nop
 8001396:	e7fd      	b.n	8001394 <NMI_Handler+0x4>

08001398 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800139c:	bf00      	nop
 800139e:	e7fd      	b.n	800139c <HardFault_Handler+0x4>

080013a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013a4:	bf00      	nop
 80013a6:	e7fd      	b.n	80013a4 <MemManage_Handler+0x4>

080013a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ac:	bf00      	nop
 80013ae:	e7fd      	b.n	80013ac <BusFault_Handler+0x4>

080013b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013b4:	bf00      	nop
 80013b6:	e7fd      	b.n	80013b4 <UsageFault_Handler+0x4>

080013b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr

080013c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013c6:	b480      	push	{r7}
 80013c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013ca:	bf00      	nop
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013d8:	bf00      	nop
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr

080013e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013e6:	f000 f953 	bl	8001690 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
	...

080013f0 <SPI6_IRQHandler>:

/**
  * @brief This function handles SPI6 global interrupt.
  */
void SPI6_IRQHandler(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI6_IRQn 0 */

  /* USER CODE END SPI6_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi6);
 80013f4:	4802      	ldr	r0, [pc, #8]	@ (8001400 <SPI6_IRQHandler+0x10>)
 80013f6:	f004 fb37 	bl	8005a68 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI6_IRQn 1 */

  /* USER CODE END SPI6_IRQn 1 */
}
 80013fa:	bf00      	nop
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	2400013c 	.word	0x2400013c

08001404 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001408:	4b3e      	ldr	r3, [pc, #248]	@ (8001504 <SystemInit+0x100>)
 800140a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800140e:	4a3d      	ldr	r2, [pc, #244]	@ (8001504 <SystemInit+0x100>)
 8001410:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001414:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001418:	4b3b      	ldr	r3, [pc, #236]	@ (8001508 <SystemInit+0x104>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f003 030f 	and.w	r3, r3, #15
 8001420:	2b06      	cmp	r3, #6
 8001422:	d807      	bhi.n	8001434 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001424:	4b38      	ldr	r3, [pc, #224]	@ (8001508 <SystemInit+0x104>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f023 030f 	bic.w	r3, r3, #15
 800142c:	4a36      	ldr	r2, [pc, #216]	@ (8001508 <SystemInit+0x104>)
 800142e:	f043 0307 	orr.w	r3, r3, #7
 8001432:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001434:	4b35      	ldr	r3, [pc, #212]	@ (800150c <SystemInit+0x108>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a34      	ldr	r2, [pc, #208]	@ (800150c <SystemInit+0x108>)
 800143a:	f043 0301 	orr.w	r3, r3, #1
 800143e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001440:	4b32      	ldr	r3, [pc, #200]	@ (800150c <SystemInit+0x108>)
 8001442:	2200      	movs	r2, #0
 8001444:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001446:	4b31      	ldr	r3, [pc, #196]	@ (800150c <SystemInit+0x108>)
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	4930      	ldr	r1, [pc, #192]	@ (800150c <SystemInit+0x108>)
 800144c:	4b30      	ldr	r3, [pc, #192]	@ (8001510 <SystemInit+0x10c>)
 800144e:	4013      	ands	r3, r2
 8001450:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001452:	4b2d      	ldr	r3, [pc, #180]	@ (8001508 <SystemInit+0x104>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 0308 	and.w	r3, r3, #8
 800145a:	2b00      	cmp	r3, #0
 800145c:	d007      	beq.n	800146e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800145e:	4b2a      	ldr	r3, [pc, #168]	@ (8001508 <SystemInit+0x104>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f023 030f 	bic.w	r3, r3, #15
 8001466:	4a28      	ldr	r2, [pc, #160]	@ (8001508 <SystemInit+0x104>)
 8001468:	f043 0307 	orr.w	r3, r3, #7
 800146c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800146e:	4b27      	ldr	r3, [pc, #156]	@ (800150c <SystemInit+0x108>)
 8001470:	2200      	movs	r2, #0
 8001472:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001474:	4b25      	ldr	r3, [pc, #148]	@ (800150c <SystemInit+0x108>)
 8001476:	2200      	movs	r2, #0
 8001478:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800147a:	4b24      	ldr	r3, [pc, #144]	@ (800150c <SystemInit+0x108>)
 800147c:	2200      	movs	r2, #0
 800147e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001480:	4b22      	ldr	r3, [pc, #136]	@ (800150c <SystemInit+0x108>)
 8001482:	4a24      	ldr	r2, [pc, #144]	@ (8001514 <SystemInit+0x110>)
 8001484:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001486:	4b21      	ldr	r3, [pc, #132]	@ (800150c <SystemInit+0x108>)
 8001488:	4a23      	ldr	r2, [pc, #140]	@ (8001518 <SystemInit+0x114>)
 800148a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800148c:	4b1f      	ldr	r3, [pc, #124]	@ (800150c <SystemInit+0x108>)
 800148e:	4a23      	ldr	r2, [pc, #140]	@ (800151c <SystemInit+0x118>)
 8001490:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001492:	4b1e      	ldr	r3, [pc, #120]	@ (800150c <SystemInit+0x108>)
 8001494:	2200      	movs	r2, #0
 8001496:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001498:	4b1c      	ldr	r3, [pc, #112]	@ (800150c <SystemInit+0x108>)
 800149a:	4a20      	ldr	r2, [pc, #128]	@ (800151c <SystemInit+0x118>)
 800149c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800149e:	4b1b      	ldr	r3, [pc, #108]	@ (800150c <SystemInit+0x108>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80014a4:	4b19      	ldr	r3, [pc, #100]	@ (800150c <SystemInit+0x108>)
 80014a6:	4a1d      	ldr	r2, [pc, #116]	@ (800151c <SystemInit+0x118>)
 80014a8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80014aa:	4b18      	ldr	r3, [pc, #96]	@ (800150c <SystemInit+0x108>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80014b0:	4b16      	ldr	r3, [pc, #88]	@ (800150c <SystemInit+0x108>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a15      	ldr	r2, [pc, #84]	@ (800150c <SystemInit+0x108>)
 80014b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014ba:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80014bc:	4b13      	ldr	r3, [pc, #76]	@ (800150c <SystemInit+0x108>)
 80014be:	2200      	movs	r2, #0
 80014c0:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80014c2:	4b12      	ldr	r3, [pc, #72]	@ (800150c <SystemInit+0x108>)
 80014c4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80014c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d113      	bne.n	80014f8 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80014d0:	4b0e      	ldr	r3, [pc, #56]	@ (800150c <SystemInit+0x108>)
 80014d2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80014d6:	4a0d      	ldr	r2, [pc, #52]	@ (800150c <SystemInit+0x108>)
 80014d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014dc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80014e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001520 <SystemInit+0x11c>)
 80014e2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80014e6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80014e8:	4b08      	ldr	r3, [pc, #32]	@ (800150c <SystemInit+0x108>)
 80014ea:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80014ee:	4a07      	ldr	r2, [pc, #28]	@ (800150c <SystemInit+0x108>)
 80014f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80014f4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80014f8:	bf00      	nop
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	e000ed00 	.word	0xe000ed00
 8001508:	52002000 	.word	0x52002000
 800150c:	58024400 	.word	0x58024400
 8001510:	eaf6ed7f 	.word	0xeaf6ed7f
 8001514:	02020200 	.word	0x02020200
 8001518:	01ff0000 	.word	0x01ff0000
 800151c:	01010280 	.word	0x01010280
 8001520:	52004000 	.word	0x52004000

08001524 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001528:	4b09      	ldr	r3, [pc, #36]	@ (8001550 <ExitRun0Mode+0x2c>)
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	4a08      	ldr	r2, [pc, #32]	@ (8001550 <ExitRun0Mode+0x2c>)
 800152e:	f043 0302 	orr.w	r3, r3, #2
 8001532:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001534:	bf00      	nop
 8001536:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <ExitRun0Mode+0x2c>)
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d0f9      	beq.n	8001536 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001542:	bf00      	nop
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	58024800 	.word	0x58024800

08001554 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001554:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001590 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001558:	f7ff ffe4 	bl	8001524 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800155c:	f7ff ff52 	bl	8001404 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001560:	480c      	ldr	r0, [pc, #48]	@ (8001594 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001562:	490d      	ldr	r1, [pc, #52]	@ (8001598 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001564:	4a0d      	ldr	r2, [pc, #52]	@ (800159c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001566:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001568:	e002      	b.n	8001570 <LoopCopyDataInit>

0800156a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800156a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800156c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800156e:	3304      	adds	r3, #4

08001570 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001570:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001572:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001574:	d3f9      	bcc.n	800156a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001576:	4a0a      	ldr	r2, [pc, #40]	@ (80015a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001578:	4c0a      	ldr	r4, [pc, #40]	@ (80015a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800157a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800157c:	e001      	b.n	8001582 <LoopFillZerobss>

0800157e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800157e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001580:	3204      	adds	r2, #4

08001582 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001582:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001584:	d3fb      	bcc.n	800157e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001586:	f004 fe85 	bl	8006294 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800158a:	f7ff f85d 	bl	8000648 <main>
  bx  lr
 800158e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001590:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001594:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001598:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 800159c:	0800630c 	.word	0x0800630c
  ldr r2, =_sbss
 80015a0:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 80015a4:	24000214 	.word	0x24000214

080015a8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015a8:	e7fe      	b.n	80015a8 <ADC3_IRQHandler>
	...

080015ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015b2:	2003      	movs	r0, #3
 80015b4:	f000 f980 	bl	80018b8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80015b8:	f001 fc08 	bl	8002dcc <HAL_RCC_GetSysClockFreq>
 80015bc:	4602      	mov	r2, r0
 80015be:	4b15      	ldr	r3, [pc, #84]	@ (8001614 <HAL_Init+0x68>)
 80015c0:	699b      	ldr	r3, [r3, #24]
 80015c2:	0a1b      	lsrs	r3, r3, #8
 80015c4:	f003 030f 	and.w	r3, r3, #15
 80015c8:	4913      	ldr	r1, [pc, #76]	@ (8001618 <HAL_Init+0x6c>)
 80015ca:	5ccb      	ldrb	r3, [r1, r3]
 80015cc:	f003 031f 	and.w	r3, r3, #31
 80015d0:	fa22 f303 	lsr.w	r3, r2, r3
 80015d4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80015d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001614 <HAL_Init+0x68>)
 80015d8:	699b      	ldr	r3, [r3, #24]
 80015da:	f003 030f 	and.w	r3, r3, #15
 80015de:	4a0e      	ldr	r2, [pc, #56]	@ (8001618 <HAL_Init+0x6c>)
 80015e0:	5cd3      	ldrb	r3, [r2, r3]
 80015e2:	f003 031f 	and.w	r3, r3, #31
 80015e6:	687a      	ldr	r2, [r7, #4]
 80015e8:	fa22 f303 	lsr.w	r3, r2, r3
 80015ec:	4a0b      	ldr	r2, [pc, #44]	@ (800161c <HAL_Init+0x70>)
 80015ee:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80015f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001620 <HAL_Init+0x74>)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015f6:	200f      	movs	r0, #15
 80015f8:	f000 f814 	bl	8001624 <HAL_InitTick>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	e002      	b.n	800160c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001606:	f7ff fd4f 	bl	80010a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800160a:	2300      	movs	r3, #0
}
 800160c:	4618      	mov	r0, r3
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	58024400 	.word	0x58024400
 8001618:	080062f4 	.word	0x080062f4
 800161c:	24000004 	.word	0x24000004
 8001620:	24000000 	.word	0x24000000

08001624 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800162c:	4b15      	ldr	r3, [pc, #84]	@ (8001684 <HAL_InitTick+0x60>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d101      	bne.n	8001638 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001634:	2301      	movs	r3, #1
 8001636:	e021      	b.n	800167c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001638:	4b13      	ldr	r3, [pc, #76]	@ (8001688 <HAL_InitTick+0x64>)
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	4b11      	ldr	r3, [pc, #68]	@ (8001684 <HAL_InitTick+0x60>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	4619      	mov	r1, r3
 8001642:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001646:	fbb3 f3f1 	udiv	r3, r3, r1
 800164a:	fbb2 f3f3 	udiv	r3, r2, r3
 800164e:	4618      	mov	r0, r3
 8001650:	f000 f965 	bl	800191e <HAL_SYSTICK_Config>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	e00e      	b.n	800167c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2b0f      	cmp	r3, #15
 8001662:	d80a      	bhi.n	800167a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001664:	2200      	movs	r2, #0
 8001666:	6879      	ldr	r1, [r7, #4]
 8001668:	f04f 30ff 	mov.w	r0, #4294967295
 800166c:	f000 f92f 	bl	80018ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001670:	4a06      	ldr	r2, [pc, #24]	@ (800168c <HAL_InitTick+0x68>)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001676:	2300      	movs	r3, #0
 8001678:	e000      	b.n	800167c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
}
 800167c:	4618      	mov	r0, r3
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	2400000c 	.word	0x2400000c
 8001688:	24000000 	.word	0x24000000
 800168c:	24000008 	.word	0x24000008

08001690 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001694:	4b06      	ldr	r3, [pc, #24]	@ (80016b0 <HAL_IncTick+0x20>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	461a      	mov	r2, r3
 800169a:	4b06      	ldr	r3, [pc, #24]	@ (80016b4 <HAL_IncTick+0x24>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4413      	add	r3, r2
 80016a0:	4a04      	ldr	r2, [pc, #16]	@ (80016b4 <HAL_IncTick+0x24>)
 80016a2:	6013      	str	r3, [r2, #0]
}
 80016a4:	bf00      	nop
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	2400000c 	.word	0x2400000c
 80016b4:	24000210 	.word	0x24000210

080016b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
  return uwTick;
 80016bc:	4b03      	ldr	r3, [pc, #12]	@ (80016cc <HAL_GetTick+0x14>)
 80016be:	681b      	ldr	r3, [r3, #0]
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	24000210 	.word	0x24000210

080016d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016d8:	f7ff ffee 	bl	80016b8 <HAL_GetTick>
 80016dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016e8:	d005      	beq.n	80016f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001714 <HAL_Delay+0x44>)
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	461a      	mov	r2, r3
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	4413      	add	r3, r2
 80016f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016f6:	bf00      	nop
 80016f8:	f7ff ffde 	bl	80016b8 <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	68bb      	ldr	r3, [r7, #8]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	68fa      	ldr	r2, [r7, #12]
 8001704:	429a      	cmp	r2, r3
 8001706:	d8f7      	bhi.n	80016f8 <HAL_Delay+0x28>
  {
  }
}
 8001708:	bf00      	nop
 800170a:	bf00      	nop
 800170c:	3710      	adds	r7, #16
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	2400000c 	.word	0x2400000c

08001718 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001718:	b480      	push	{r7}
 800171a:	b085      	sub	sp, #20
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	f003 0307 	and.w	r3, r3, #7
 8001726:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001728:	4b0b      	ldr	r3, [pc, #44]	@ (8001758 <__NVIC_SetPriorityGrouping+0x40>)
 800172a:	68db      	ldr	r3, [r3, #12]
 800172c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800172e:	68ba      	ldr	r2, [r7, #8]
 8001730:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001734:	4013      	ands	r3, r2
 8001736:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001740:	4b06      	ldr	r3, [pc, #24]	@ (800175c <__NVIC_SetPriorityGrouping+0x44>)
 8001742:	4313      	orrs	r3, r2
 8001744:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001746:	4a04      	ldr	r2, [pc, #16]	@ (8001758 <__NVIC_SetPriorityGrouping+0x40>)
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	60d3      	str	r3, [r2, #12]
}
 800174c:	bf00      	nop
 800174e:	3714      	adds	r7, #20
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr
 8001758:	e000ed00 	.word	0xe000ed00
 800175c:	05fa0000 	.word	0x05fa0000

08001760 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001764:	4b04      	ldr	r3, [pc, #16]	@ (8001778 <__NVIC_GetPriorityGrouping+0x18>)
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	0a1b      	lsrs	r3, r3, #8
 800176a:	f003 0307 	and.w	r3, r3, #7
}
 800176e:	4618      	mov	r0, r3
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr
 8001778:	e000ed00 	.word	0xe000ed00

0800177c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	4603      	mov	r3, r0
 8001784:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001786:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800178a:	2b00      	cmp	r3, #0
 800178c:	db0b      	blt.n	80017a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800178e:	88fb      	ldrh	r3, [r7, #6]
 8001790:	f003 021f 	and.w	r2, r3, #31
 8001794:	4907      	ldr	r1, [pc, #28]	@ (80017b4 <__NVIC_EnableIRQ+0x38>)
 8001796:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800179a:	095b      	lsrs	r3, r3, #5
 800179c:	2001      	movs	r0, #1
 800179e:	fa00 f202 	lsl.w	r2, r0, r2
 80017a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017a6:	bf00      	nop
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	e000e100 	.word	0xe000e100

080017b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	4603      	mov	r3, r0
 80017c0:	6039      	str	r1, [r7, #0]
 80017c2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80017c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	db0a      	blt.n	80017e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	b2da      	uxtb	r2, r3
 80017d0:	490c      	ldr	r1, [pc, #48]	@ (8001804 <__NVIC_SetPriority+0x4c>)
 80017d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017d6:	0112      	lsls	r2, r2, #4
 80017d8:	b2d2      	uxtb	r2, r2
 80017da:	440b      	add	r3, r1
 80017dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017e0:	e00a      	b.n	80017f8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	b2da      	uxtb	r2, r3
 80017e6:	4908      	ldr	r1, [pc, #32]	@ (8001808 <__NVIC_SetPriority+0x50>)
 80017e8:	88fb      	ldrh	r3, [r7, #6]
 80017ea:	f003 030f 	and.w	r3, r3, #15
 80017ee:	3b04      	subs	r3, #4
 80017f0:	0112      	lsls	r2, r2, #4
 80017f2:	b2d2      	uxtb	r2, r2
 80017f4:	440b      	add	r3, r1
 80017f6:	761a      	strb	r2, [r3, #24]
}
 80017f8:	bf00      	nop
 80017fa:	370c      	adds	r7, #12
 80017fc:	46bd      	mov	sp, r7
 80017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001802:	4770      	bx	lr
 8001804:	e000e100 	.word	0xe000e100
 8001808:	e000ed00 	.word	0xe000ed00

0800180c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800180c:	b480      	push	{r7}
 800180e:	b089      	sub	sp, #36	@ 0x24
 8001810:	af00      	add	r7, sp, #0
 8001812:	60f8      	str	r0, [r7, #12]
 8001814:	60b9      	str	r1, [r7, #8]
 8001816:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f003 0307 	and.w	r3, r3, #7
 800181e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001820:	69fb      	ldr	r3, [r7, #28]
 8001822:	f1c3 0307 	rsb	r3, r3, #7
 8001826:	2b04      	cmp	r3, #4
 8001828:	bf28      	it	cs
 800182a:	2304      	movcs	r3, #4
 800182c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	3304      	adds	r3, #4
 8001832:	2b06      	cmp	r3, #6
 8001834:	d902      	bls.n	800183c <NVIC_EncodePriority+0x30>
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	3b03      	subs	r3, #3
 800183a:	e000      	b.n	800183e <NVIC_EncodePriority+0x32>
 800183c:	2300      	movs	r3, #0
 800183e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001840:	f04f 32ff 	mov.w	r2, #4294967295
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	fa02 f303 	lsl.w	r3, r2, r3
 800184a:	43da      	mvns	r2, r3
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	401a      	ands	r2, r3
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001854:	f04f 31ff 	mov.w	r1, #4294967295
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	fa01 f303 	lsl.w	r3, r1, r3
 800185e:	43d9      	mvns	r1, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001864:	4313      	orrs	r3, r2
         );
}
 8001866:	4618      	mov	r0, r3
 8001868:	3724      	adds	r7, #36	@ 0x24
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
	...

08001874 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	3b01      	subs	r3, #1
 8001880:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001884:	d301      	bcc.n	800188a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001886:	2301      	movs	r3, #1
 8001888:	e00f      	b.n	80018aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800188a:	4a0a      	ldr	r2, [pc, #40]	@ (80018b4 <SysTick_Config+0x40>)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	3b01      	subs	r3, #1
 8001890:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001892:	210f      	movs	r1, #15
 8001894:	f04f 30ff 	mov.w	r0, #4294967295
 8001898:	f7ff ff8e 	bl	80017b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800189c:	4b05      	ldr	r3, [pc, #20]	@ (80018b4 <SysTick_Config+0x40>)
 800189e:	2200      	movs	r2, #0
 80018a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018a2:	4b04      	ldr	r3, [pc, #16]	@ (80018b4 <SysTick_Config+0x40>)
 80018a4:	2207      	movs	r2, #7
 80018a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018a8:	2300      	movs	r3, #0
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3708      	adds	r7, #8
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	e000e010 	.word	0xe000e010

080018b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	f7ff ff29 	bl	8001718 <__NVIC_SetPriorityGrouping>
}
 80018c6:	bf00      	nop
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b086      	sub	sp, #24
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	4603      	mov	r3, r0
 80018d6:	60b9      	str	r1, [r7, #8]
 80018d8:	607a      	str	r2, [r7, #4]
 80018da:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018dc:	f7ff ff40 	bl	8001760 <__NVIC_GetPriorityGrouping>
 80018e0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018e2:	687a      	ldr	r2, [r7, #4]
 80018e4:	68b9      	ldr	r1, [r7, #8]
 80018e6:	6978      	ldr	r0, [r7, #20]
 80018e8:	f7ff ff90 	bl	800180c <NVIC_EncodePriority>
 80018ec:	4602      	mov	r2, r0
 80018ee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80018f2:	4611      	mov	r1, r2
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff ff5f 	bl	80017b8 <__NVIC_SetPriority>
}
 80018fa:	bf00      	nop
 80018fc:	3718      	adds	r7, #24
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}

08001902 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001902:	b580      	push	{r7, lr}
 8001904:	b082      	sub	sp, #8
 8001906:	af00      	add	r7, sp, #0
 8001908:	4603      	mov	r3, r0
 800190a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800190c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff ff33 	bl	800177c <__NVIC_EnableIRQ>
}
 8001916:	bf00      	nop
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}

0800191e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800191e:	b580      	push	{r7, lr}
 8001920:	b082      	sub	sp, #8
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001926:	6878      	ldr	r0, [r7, #4]
 8001928:	f7ff ffa4 	bl	8001874 <SysTick_Config>
 800192c:	4603      	mov	r3, r0
}
 800192e:	4618      	mov	r0, r3
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
	...

08001938 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800193c:	f3bf 8f5f 	dmb	sy
}
 8001940:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001942:	4b07      	ldr	r3, [pc, #28]	@ (8001960 <HAL_MPU_Disable+0x28>)
 8001944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001946:	4a06      	ldr	r2, [pc, #24]	@ (8001960 <HAL_MPU_Disable+0x28>)
 8001948:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800194c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800194e:	4b05      	ldr	r3, [pc, #20]	@ (8001964 <HAL_MPU_Disable+0x2c>)
 8001950:	2200      	movs	r2, #0
 8001952:	605a      	str	r2, [r3, #4]
}
 8001954:	bf00      	nop
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	e000ed00 	.word	0xe000ed00
 8001964:	e000ed90 	.word	0xe000ed90

08001968 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001970:	4a0b      	ldr	r2, [pc, #44]	@ (80019a0 <HAL_MPU_Enable+0x38>)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800197a:	4b0a      	ldr	r3, [pc, #40]	@ (80019a4 <HAL_MPU_Enable+0x3c>)
 800197c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800197e:	4a09      	ldr	r2, [pc, #36]	@ (80019a4 <HAL_MPU_Enable+0x3c>)
 8001980:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001984:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001986:	f3bf 8f4f 	dsb	sy
}
 800198a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800198c:	f3bf 8f6f 	isb	sy
}
 8001990:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001992:	bf00      	nop
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	e000ed90 	.word	0xe000ed90
 80019a4:	e000ed00 	.word	0xe000ed00

080019a8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	785a      	ldrb	r2, [r3, #1]
 80019b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a24 <HAL_MPU_ConfigRegion+0x7c>)
 80019b6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80019b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001a24 <HAL_MPU_ConfigRegion+0x7c>)
 80019ba:	691b      	ldr	r3, [r3, #16]
 80019bc:	4a19      	ldr	r2, [pc, #100]	@ (8001a24 <HAL_MPU_ConfigRegion+0x7c>)
 80019be:	f023 0301 	bic.w	r3, r3, #1
 80019c2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80019c4:	4a17      	ldr	r2, [pc, #92]	@ (8001a24 <HAL_MPU_ConfigRegion+0x7c>)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	7b1b      	ldrb	r3, [r3, #12]
 80019d0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	7adb      	ldrb	r3, [r3, #11]
 80019d6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80019d8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	7a9b      	ldrb	r3, [r3, #10]
 80019de:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80019e0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	7b5b      	ldrb	r3, [r3, #13]
 80019e6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80019e8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	7b9b      	ldrb	r3, [r3, #14]
 80019ee:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80019f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	7bdb      	ldrb	r3, [r3, #15]
 80019f6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80019f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	7a5b      	ldrb	r3, [r3, #9]
 80019fe:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001a00:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	7a1b      	ldrb	r3, [r3, #8]
 8001a06:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001a08:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001a0a:	687a      	ldr	r2, [r7, #4]
 8001a0c:	7812      	ldrb	r2, [r2, #0]
 8001a0e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001a10:	4a04      	ldr	r2, [pc, #16]	@ (8001a24 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001a12:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001a14:	6113      	str	r3, [r2, #16]
}
 8001a16:	bf00      	nop
 8001a18:	370c      	adds	r7, #12
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	e000ed90 	.word	0xe000ed90

08001a28 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d101      	bne.n	8001a3a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e237      	b.n	8001eaa <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	2b02      	cmp	r3, #2
 8001a44:	d004      	beq.n	8001a50 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2280      	movs	r2, #128	@ 0x80
 8001a4a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e22c      	b.n	8001eaa <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a5c      	ldr	r2, [pc, #368]	@ (8001bc8 <HAL_DMA_Abort_IT+0x1a0>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d04a      	beq.n	8001af0 <HAL_DMA_Abort_IT+0xc8>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a5b      	ldr	r2, [pc, #364]	@ (8001bcc <HAL_DMA_Abort_IT+0x1a4>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d045      	beq.n	8001af0 <HAL_DMA_Abort_IT+0xc8>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a59      	ldr	r2, [pc, #356]	@ (8001bd0 <HAL_DMA_Abort_IT+0x1a8>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d040      	beq.n	8001af0 <HAL_DMA_Abort_IT+0xc8>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a58      	ldr	r2, [pc, #352]	@ (8001bd4 <HAL_DMA_Abort_IT+0x1ac>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d03b      	beq.n	8001af0 <HAL_DMA_Abort_IT+0xc8>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a56      	ldr	r2, [pc, #344]	@ (8001bd8 <HAL_DMA_Abort_IT+0x1b0>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d036      	beq.n	8001af0 <HAL_DMA_Abort_IT+0xc8>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a55      	ldr	r2, [pc, #340]	@ (8001bdc <HAL_DMA_Abort_IT+0x1b4>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d031      	beq.n	8001af0 <HAL_DMA_Abort_IT+0xc8>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a53      	ldr	r2, [pc, #332]	@ (8001be0 <HAL_DMA_Abort_IT+0x1b8>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d02c      	beq.n	8001af0 <HAL_DMA_Abort_IT+0xc8>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a52      	ldr	r2, [pc, #328]	@ (8001be4 <HAL_DMA_Abort_IT+0x1bc>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d027      	beq.n	8001af0 <HAL_DMA_Abort_IT+0xc8>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a50      	ldr	r2, [pc, #320]	@ (8001be8 <HAL_DMA_Abort_IT+0x1c0>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d022      	beq.n	8001af0 <HAL_DMA_Abort_IT+0xc8>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a4f      	ldr	r2, [pc, #316]	@ (8001bec <HAL_DMA_Abort_IT+0x1c4>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d01d      	beq.n	8001af0 <HAL_DMA_Abort_IT+0xc8>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a4d      	ldr	r2, [pc, #308]	@ (8001bf0 <HAL_DMA_Abort_IT+0x1c8>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d018      	beq.n	8001af0 <HAL_DMA_Abort_IT+0xc8>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4a4c      	ldr	r2, [pc, #304]	@ (8001bf4 <HAL_DMA_Abort_IT+0x1cc>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d013      	beq.n	8001af0 <HAL_DMA_Abort_IT+0xc8>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a4a      	ldr	r2, [pc, #296]	@ (8001bf8 <HAL_DMA_Abort_IT+0x1d0>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d00e      	beq.n	8001af0 <HAL_DMA_Abort_IT+0xc8>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a49      	ldr	r2, [pc, #292]	@ (8001bfc <HAL_DMA_Abort_IT+0x1d4>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d009      	beq.n	8001af0 <HAL_DMA_Abort_IT+0xc8>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a47      	ldr	r2, [pc, #284]	@ (8001c00 <HAL_DMA_Abort_IT+0x1d8>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d004      	beq.n	8001af0 <HAL_DMA_Abort_IT+0xc8>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a46      	ldr	r2, [pc, #280]	@ (8001c04 <HAL_DMA_Abort_IT+0x1dc>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d101      	bne.n	8001af4 <HAL_DMA_Abort_IT+0xcc>
 8001af0:	2301      	movs	r3, #1
 8001af2:	e000      	b.n	8001af6 <HAL_DMA_Abort_IT+0xce>
 8001af4:	2300      	movs	r3, #0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	f000 8086 	beq.w	8001c08 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2204      	movs	r2, #4
 8001b00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a2f      	ldr	r2, [pc, #188]	@ (8001bc8 <HAL_DMA_Abort_IT+0x1a0>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d04a      	beq.n	8001ba4 <HAL_DMA_Abort_IT+0x17c>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a2e      	ldr	r2, [pc, #184]	@ (8001bcc <HAL_DMA_Abort_IT+0x1a4>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d045      	beq.n	8001ba4 <HAL_DMA_Abort_IT+0x17c>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a2c      	ldr	r2, [pc, #176]	@ (8001bd0 <HAL_DMA_Abort_IT+0x1a8>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d040      	beq.n	8001ba4 <HAL_DMA_Abort_IT+0x17c>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a2b      	ldr	r2, [pc, #172]	@ (8001bd4 <HAL_DMA_Abort_IT+0x1ac>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d03b      	beq.n	8001ba4 <HAL_DMA_Abort_IT+0x17c>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a29      	ldr	r2, [pc, #164]	@ (8001bd8 <HAL_DMA_Abort_IT+0x1b0>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d036      	beq.n	8001ba4 <HAL_DMA_Abort_IT+0x17c>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a28      	ldr	r2, [pc, #160]	@ (8001bdc <HAL_DMA_Abort_IT+0x1b4>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d031      	beq.n	8001ba4 <HAL_DMA_Abort_IT+0x17c>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a26      	ldr	r2, [pc, #152]	@ (8001be0 <HAL_DMA_Abort_IT+0x1b8>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d02c      	beq.n	8001ba4 <HAL_DMA_Abort_IT+0x17c>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a25      	ldr	r2, [pc, #148]	@ (8001be4 <HAL_DMA_Abort_IT+0x1bc>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d027      	beq.n	8001ba4 <HAL_DMA_Abort_IT+0x17c>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a23      	ldr	r2, [pc, #140]	@ (8001be8 <HAL_DMA_Abort_IT+0x1c0>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d022      	beq.n	8001ba4 <HAL_DMA_Abort_IT+0x17c>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a22      	ldr	r2, [pc, #136]	@ (8001bec <HAL_DMA_Abort_IT+0x1c4>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d01d      	beq.n	8001ba4 <HAL_DMA_Abort_IT+0x17c>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a20      	ldr	r2, [pc, #128]	@ (8001bf0 <HAL_DMA_Abort_IT+0x1c8>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d018      	beq.n	8001ba4 <HAL_DMA_Abort_IT+0x17c>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a1f      	ldr	r2, [pc, #124]	@ (8001bf4 <HAL_DMA_Abort_IT+0x1cc>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d013      	beq.n	8001ba4 <HAL_DMA_Abort_IT+0x17c>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a1d      	ldr	r2, [pc, #116]	@ (8001bf8 <HAL_DMA_Abort_IT+0x1d0>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d00e      	beq.n	8001ba4 <HAL_DMA_Abort_IT+0x17c>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8001bfc <HAL_DMA_Abort_IT+0x1d4>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d009      	beq.n	8001ba4 <HAL_DMA_Abort_IT+0x17c>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a1a      	ldr	r2, [pc, #104]	@ (8001c00 <HAL_DMA_Abort_IT+0x1d8>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d004      	beq.n	8001ba4 <HAL_DMA_Abort_IT+0x17c>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a19      	ldr	r2, [pc, #100]	@ (8001c04 <HAL_DMA_Abort_IT+0x1dc>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d108      	bne.n	8001bb6 <HAL_DMA_Abort_IT+0x18e>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f022 0201 	bic.w	r2, r2, #1
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	e178      	b.n	8001ea8 <HAL_DMA_Abort_IT+0x480>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f022 0201 	bic.w	r2, r2, #1
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	e16f      	b.n	8001ea8 <HAL_DMA_Abort_IT+0x480>
 8001bc8:	40020010 	.word	0x40020010
 8001bcc:	40020028 	.word	0x40020028
 8001bd0:	40020040 	.word	0x40020040
 8001bd4:	40020058 	.word	0x40020058
 8001bd8:	40020070 	.word	0x40020070
 8001bdc:	40020088 	.word	0x40020088
 8001be0:	400200a0 	.word	0x400200a0
 8001be4:	400200b8 	.word	0x400200b8
 8001be8:	40020410 	.word	0x40020410
 8001bec:	40020428 	.word	0x40020428
 8001bf0:	40020440 	.word	0x40020440
 8001bf4:	40020458 	.word	0x40020458
 8001bf8:	40020470 	.word	0x40020470
 8001bfc:	40020488 	.word	0x40020488
 8001c00:	400204a0 	.word	0x400204a0
 8001c04:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f022 020e 	bic.w	r2, r2, #14
 8001c16:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a6c      	ldr	r2, [pc, #432]	@ (8001dd0 <HAL_DMA_Abort_IT+0x3a8>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d04a      	beq.n	8001cb8 <HAL_DMA_Abort_IT+0x290>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a6b      	ldr	r2, [pc, #428]	@ (8001dd4 <HAL_DMA_Abort_IT+0x3ac>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d045      	beq.n	8001cb8 <HAL_DMA_Abort_IT+0x290>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a69      	ldr	r2, [pc, #420]	@ (8001dd8 <HAL_DMA_Abort_IT+0x3b0>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d040      	beq.n	8001cb8 <HAL_DMA_Abort_IT+0x290>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a68      	ldr	r2, [pc, #416]	@ (8001ddc <HAL_DMA_Abort_IT+0x3b4>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d03b      	beq.n	8001cb8 <HAL_DMA_Abort_IT+0x290>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a66      	ldr	r2, [pc, #408]	@ (8001de0 <HAL_DMA_Abort_IT+0x3b8>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d036      	beq.n	8001cb8 <HAL_DMA_Abort_IT+0x290>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a65      	ldr	r2, [pc, #404]	@ (8001de4 <HAL_DMA_Abort_IT+0x3bc>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d031      	beq.n	8001cb8 <HAL_DMA_Abort_IT+0x290>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a63      	ldr	r2, [pc, #396]	@ (8001de8 <HAL_DMA_Abort_IT+0x3c0>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d02c      	beq.n	8001cb8 <HAL_DMA_Abort_IT+0x290>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a62      	ldr	r2, [pc, #392]	@ (8001dec <HAL_DMA_Abort_IT+0x3c4>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d027      	beq.n	8001cb8 <HAL_DMA_Abort_IT+0x290>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a60      	ldr	r2, [pc, #384]	@ (8001df0 <HAL_DMA_Abort_IT+0x3c8>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d022      	beq.n	8001cb8 <HAL_DMA_Abort_IT+0x290>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a5f      	ldr	r2, [pc, #380]	@ (8001df4 <HAL_DMA_Abort_IT+0x3cc>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d01d      	beq.n	8001cb8 <HAL_DMA_Abort_IT+0x290>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a5d      	ldr	r2, [pc, #372]	@ (8001df8 <HAL_DMA_Abort_IT+0x3d0>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d018      	beq.n	8001cb8 <HAL_DMA_Abort_IT+0x290>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a5c      	ldr	r2, [pc, #368]	@ (8001dfc <HAL_DMA_Abort_IT+0x3d4>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d013      	beq.n	8001cb8 <HAL_DMA_Abort_IT+0x290>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a5a      	ldr	r2, [pc, #360]	@ (8001e00 <HAL_DMA_Abort_IT+0x3d8>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d00e      	beq.n	8001cb8 <HAL_DMA_Abort_IT+0x290>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a59      	ldr	r2, [pc, #356]	@ (8001e04 <HAL_DMA_Abort_IT+0x3dc>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d009      	beq.n	8001cb8 <HAL_DMA_Abort_IT+0x290>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a57      	ldr	r2, [pc, #348]	@ (8001e08 <HAL_DMA_Abort_IT+0x3e0>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d004      	beq.n	8001cb8 <HAL_DMA_Abort_IT+0x290>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a56      	ldr	r2, [pc, #344]	@ (8001e0c <HAL_DMA_Abort_IT+0x3e4>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d108      	bne.n	8001cca <HAL_DMA_Abort_IT+0x2a2>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f022 0201 	bic.w	r2, r2, #1
 8001cc6:	601a      	str	r2, [r3, #0]
 8001cc8:	e007      	b.n	8001cda <HAL_DMA_Abort_IT+0x2b2>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f022 0201 	bic.w	r2, r2, #1
 8001cd8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a3c      	ldr	r2, [pc, #240]	@ (8001dd0 <HAL_DMA_Abort_IT+0x3a8>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d072      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a3a      	ldr	r2, [pc, #232]	@ (8001dd4 <HAL_DMA_Abort_IT+0x3ac>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d06d      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a39      	ldr	r2, [pc, #228]	@ (8001dd8 <HAL_DMA_Abort_IT+0x3b0>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d068      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a37      	ldr	r2, [pc, #220]	@ (8001ddc <HAL_DMA_Abort_IT+0x3b4>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d063      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a36      	ldr	r2, [pc, #216]	@ (8001de0 <HAL_DMA_Abort_IT+0x3b8>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d05e      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a34      	ldr	r2, [pc, #208]	@ (8001de4 <HAL_DMA_Abort_IT+0x3bc>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d059      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a33      	ldr	r2, [pc, #204]	@ (8001de8 <HAL_DMA_Abort_IT+0x3c0>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d054      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a31      	ldr	r2, [pc, #196]	@ (8001dec <HAL_DMA_Abort_IT+0x3c4>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d04f      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a30      	ldr	r2, [pc, #192]	@ (8001df0 <HAL_DMA_Abort_IT+0x3c8>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d04a      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a2e      	ldr	r2, [pc, #184]	@ (8001df4 <HAL_DMA_Abort_IT+0x3cc>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d045      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a2d      	ldr	r2, [pc, #180]	@ (8001df8 <HAL_DMA_Abort_IT+0x3d0>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d040      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a2b      	ldr	r2, [pc, #172]	@ (8001dfc <HAL_DMA_Abort_IT+0x3d4>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d03b      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a2a      	ldr	r2, [pc, #168]	@ (8001e00 <HAL_DMA_Abort_IT+0x3d8>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d036      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a28      	ldr	r2, [pc, #160]	@ (8001e04 <HAL_DMA_Abort_IT+0x3dc>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d031      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a27      	ldr	r2, [pc, #156]	@ (8001e08 <HAL_DMA_Abort_IT+0x3e0>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d02c      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a25      	ldr	r2, [pc, #148]	@ (8001e0c <HAL_DMA_Abort_IT+0x3e4>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d027      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a24      	ldr	r2, [pc, #144]	@ (8001e10 <HAL_DMA_Abort_IT+0x3e8>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d022      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a22      	ldr	r2, [pc, #136]	@ (8001e14 <HAL_DMA_Abort_IT+0x3ec>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d01d      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a21      	ldr	r2, [pc, #132]	@ (8001e18 <HAL_DMA_Abort_IT+0x3f0>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d018      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a1f      	ldr	r2, [pc, #124]	@ (8001e1c <HAL_DMA_Abort_IT+0x3f4>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d013      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a1e      	ldr	r2, [pc, #120]	@ (8001e20 <HAL_DMA_Abort_IT+0x3f8>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d00e      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a1c      	ldr	r2, [pc, #112]	@ (8001e24 <HAL_DMA_Abort_IT+0x3fc>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d009      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a1b      	ldr	r2, [pc, #108]	@ (8001e28 <HAL_DMA_Abort_IT+0x400>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d004      	beq.n	8001dca <HAL_DMA_Abort_IT+0x3a2>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a19      	ldr	r2, [pc, #100]	@ (8001e2c <HAL_DMA_Abort_IT+0x404>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d132      	bne.n	8001e30 <HAL_DMA_Abort_IT+0x408>
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e031      	b.n	8001e32 <HAL_DMA_Abort_IT+0x40a>
 8001dce:	bf00      	nop
 8001dd0:	40020010 	.word	0x40020010
 8001dd4:	40020028 	.word	0x40020028
 8001dd8:	40020040 	.word	0x40020040
 8001ddc:	40020058 	.word	0x40020058
 8001de0:	40020070 	.word	0x40020070
 8001de4:	40020088 	.word	0x40020088
 8001de8:	400200a0 	.word	0x400200a0
 8001dec:	400200b8 	.word	0x400200b8
 8001df0:	40020410 	.word	0x40020410
 8001df4:	40020428 	.word	0x40020428
 8001df8:	40020440 	.word	0x40020440
 8001dfc:	40020458 	.word	0x40020458
 8001e00:	40020470 	.word	0x40020470
 8001e04:	40020488 	.word	0x40020488
 8001e08:	400204a0 	.word	0x400204a0
 8001e0c:	400204b8 	.word	0x400204b8
 8001e10:	58025408 	.word	0x58025408
 8001e14:	5802541c 	.word	0x5802541c
 8001e18:	58025430 	.word	0x58025430
 8001e1c:	58025444 	.word	0x58025444
 8001e20:	58025458 	.word	0x58025458
 8001e24:	5802546c 	.word	0x5802546c
 8001e28:	58025480 	.word	0x58025480
 8001e2c:	58025494 	.word	0x58025494
 8001e30:	2300      	movs	r3, #0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d028      	beq.n	8001e88 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e40:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e44:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e4a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e50:	f003 031f 	and.w	r3, r3, #31
 8001e54:	2201      	movs	r2, #1
 8001e56:	409a      	lsls	r2, r3
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e60:	687a      	ldr	r2, [r7, #4]
 8001e62:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001e64:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d00c      	beq.n	8001e88 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e78:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e7c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e82:	687a      	ldr	r2, [r7, #4]
 8001e84:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001e86:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2200      	movs	r2, #0
 8001e94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d003      	beq.n	8001ea8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8001ea8:	2300      	movs	r3, #0
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3710      	adds	r7, #16
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop

08001eb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b089      	sub	sp, #36	@ 0x24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001ec2:	4b86      	ldr	r3, [pc, #536]	@ (80020dc <HAL_GPIO_Init+0x228>)
 8001ec4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001ec6:	e18c      	b.n	80021e2 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	2101      	movs	r1, #1
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	f000 817e 	beq.w	80021dc <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f003 0303 	and.w	r3, r3, #3
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d005      	beq.n	8001ef8 <HAL_GPIO_Init+0x44>
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f003 0303 	and.w	r3, r3, #3
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d130      	bne.n	8001f5a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	2203      	movs	r2, #3
 8001f04:	fa02 f303 	lsl.w	r3, r2, r3
 8001f08:	43db      	mvns	r3, r3
 8001f0a:	69ba      	ldr	r2, [r7, #24]
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	68da      	ldr	r2, [r3, #12]
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1c:	69ba      	ldr	r2, [r7, #24]
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	69ba      	ldr	r2, [r7, #24]
 8001f26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f2e:	2201      	movs	r2, #1
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	fa02 f303 	lsl.w	r3, r2, r3
 8001f36:	43db      	mvns	r3, r3
 8001f38:	69ba      	ldr	r2, [r7, #24]
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	091b      	lsrs	r3, r3, #4
 8001f44:	f003 0201 	and.w	r2, r3, #1
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4e:	69ba      	ldr	r2, [r7, #24]
 8001f50:	4313      	orrs	r3, r2
 8001f52:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	69ba      	ldr	r2, [r7, #24]
 8001f58:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	f003 0303 	and.w	r3, r3, #3
 8001f62:	2b03      	cmp	r3, #3
 8001f64:	d017      	beq.n	8001f96 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	005b      	lsls	r3, r3, #1
 8001f70:	2203      	movs	r2, #3
 8001f72:	fa02 f303 	lsl.w	r3, r2, r3
 8001f76:	43db      	mvns	r3, r3
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	689a      	ldr	r2, [r3, #8]
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	69ba      	ldr	r2, [r7, #24]
 8001f94:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f003 0303 	and.w	r3, r3, #3
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d123      	bne.n	8001fea <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	08da      	lsrs	r2, r3, #3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	3208      	adds	r2, #8
 8001faa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	f003 0307 	and.w	r3, r3, #7
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	220f      	movs	r2, #15
 8001fba:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbe:	43db      	mvns	r3, r3
 8001fc0:	69ba      	ldr	r2, [r7, #24]
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	691a      	ldr	r2, [r3, #16]
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	f003 0307 	and.w	r3, r3, #7
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd6:	69ba      	ldr	r2, [r7, #24]
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001fdc:	69fb      	ldr	r3, [r7, #28]
 8001fde:	08da      	lsrs	r2, r3, #3
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	3208      	adds	r2, #8
 8001fe4:	69b9      	ldr	r1, [r7, #24]
 8001fe6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001ff0:	69fb      	ldr	r3, [r7, #28]
 8001ff2:	005b      	lsls	r3, r3, #1
 8001ff4:	2203      	movs	r2, #3
 8001ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffa:	43db      	mvns	r3, r3
 8001ffc:	69ba      	ldr	r2, [r7, #24]
 8001ffe:	4013      	ands	r3, r2
 8002000:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	f003 0203 	and.w	r2, r3, #3
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	fa02 f303 	lsl.w	r3, r2, r3
 8002012:	69ba      	ldr	r2, [r7, #24]
 8002014:	4313      	orrs	r3, r2
 8002016:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	69ba      	ldr	r2, [r7, #24]
 800201c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002026:	2b00      	cmp	r3, #0
 8002028:	f000 80d8 	beq.w	80021dc <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800202c:	4b2c      	ldr	r3, [pc, #176]	@ (80020e0 <HAL_GPIO_Init+0x22c>)
 800202e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002032:	4a2b      	ldr	r2, [pc, #172]	@ (80020e0 <HAL_GPIO_Init+0x22c>)
 8002034:	f043 0302 	orr.w	r3, r3, #2
 8002038:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800203c:	4b28      	ldr	r3, [pc, #160]	@ (80020e0 <HAL_GPIO_Init+0x22c>)
 800203e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002042:	f003 0302 	and.w	r3, r3, #2
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800204a:	4a26      	ldr	r2, [pc, #152]	@ (80020e4 <HAL_GPIO_Init+0x230>)
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	089b      	lsrs	r3, r3, #2
 8002050:	3302      	adds	r3, #2
 8002052:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002056:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002058:	69fb      	ldr	r3, [r7, #28]
 800205a:	f003 0303 	and.w	r3, r3, #3
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	220f      	movs	r2, #15
 8002062:	fa02 f303 	lsl.w	r3, r2, r3
 8002066:	43db      	mvns	r3, r3
 8002068:	69ba      	ldr	r2, [r7, #24]
 800206a:	4013      	ands	r3, r2
 800206c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4a1d      	ldr	r2, [pc, #116]	@ (80020e8 <HAL_GPIO_Init+0x234>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d04a      	beq.n	800210c <HAL_GPIO_Init+0x258>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4a1c      	ldr	r2, [pc, #112]	@ (80020ec <HAL_GPIO_Init+0x238>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d02b      	beq.n	80020d6 <HAL_GPIO_Init+0x222>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4a1b      	ldr	r2, [pc, #108]	@ (80020f0 <HAL_GPIO_Init+0x23c>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d025      	beq.n	80020d2 <HAL_GPIO_Init+0x21e>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4a1a      	ldr	r2, [pc, #104]	@ (80020f4 <HAL_GPIO_Init+0x240>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d01f      	beq.n	80020ce <HAL_GPIO_Init+0x21a>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4a19      	ldr	r2, [pc, #100]	@ (80020f8 <HAL_GPIO_Init+0x244>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d019      	beq.n	80020ca <HAL_GPIO_Init+0x216>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4a18      	ldr	r2, [pc, #96]	@ (80020fc <HAL_GPIO_Init+0x248>)
 800209a:	4293      	cmp	r3, r2
 800209c:	d013      	beq.n	80020c6 <HAL_GPIO_Init+0x212>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a17      	ldr	r2, [pc, #92]	@ (8002100 <HAL_GPIO_Init+0x24c>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d00d      	beq.n	80020c2 <HAL_GPIO_Init+0x20e>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4a16      	ldr	r2, [pc, #88]	@ (8002104 <HAL_GPIO_Init+0x250>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d007      	beq.n	80020be <HAL_GPIO_Init+0x20a>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a15      	ldr	r2, [pc, #84]	@ (8002108 <HAL_GPIO_Init+0x254>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d101      	bne.n	80020ba <HAL_GPIO_Init+0x206>
 80020b6:	2309      	movs	r3, #9
 80020b8:	e029      	b.n	800210e <HAL_GPIO_Init+0x25a>
 80020ba:	230a      	movs	r3, #10
 80020bc:	e027      	b.n	800210e <HAL_GPIO_Init+0x25a>
 80020be:	2307      	movs	r3, #7
 80020c0:	e025      	b.n	800210e <HAL_GPIO_Init+0x25a>
 80020c2:	2306      	movs	r3, #6
 80020c4:	e023      	b.n	800210e <HAL_GPIO_Init+0x25a>
 80020c6:	2305      	movs	r3, #5
 80020c8:	e021      	b.n	800210e <HAL_GPIO_Init+0x25a>
 80020ca:	2304      	movs	r3, #4
 80020cc:	e01f      	b.n	800210e <HAL_GPIO_Init+0x25a>
 80020ce:	2303      	movs	r3, #3
 80020d0:	e01d      	b.n	800210e <HAL_GPIO_Init+0x25a>
 80020d2:	2302      	movs	r3, #2
 80020d4:	e01b      	b.n	800210e <HAL_GPIO_Init+0x25a>
 80020d6:	2301      	movs	r3, #1
 80020d8:	e019      	b.n	800210e <HAL_GPIO_Init+0x25a>
 80020da:	bf00      	nop
 80020dc:	58000080 	.word	0x58000080
 80020e0:	58024400 	.word	0x58024400
 80020e4:	58000400 	.word	0x58000400
 80020e8:	58020000 	.word	0x58020000
 80020ec:	58020400 	.word	0x58020400
 80020f0:	58020800 	.word	0x58020800
 80020f4:	58020c00 	.word	0x58020c00
 80020f8:	58021000 	.word	0x58021000
 80020fc:	58021400 	.word	0x58021400
 8002100:	58021800 	.word	0x58021800
 8002104:	58021c00 	.word	0x58021c00
 8002108:	58022400 	.word	0x58022400
 800210c:	2300      	movs	r3, #0
 800210e:	69fa      	ldr	r2, [r7, #28]
 8002110:	f002 0203 	and.w	r2, r2, #3
 8002114:	0092      	lsls	r2, r2, #2
 8002116:	4093      	lsls	r3, r2
 8002118:	69ba      	ldr	r2, [r7, #24]
 800211a:	4313      	orrs	r3, r2
 800211c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800211e:	4938      	ldr	r1, [pc, #224]	@ (8002200 <HAL_GPIO_Init+0x34c>)
 8002120:	69fb      	ldr	r3, [r7, #28]
 8002122:	089b      	lsrs	r3, r3, #2
 8002124:	3302      	adds	r3, #2
 8002126:	69ba      	ldr	r2, [r7, #24]
 8002128:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800212c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	43db      	mvns	r3, r3
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	4013      	ands	r3, r2
 800213c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d003      	beq.n	8002152 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800214a:	69ba      	ldr	r2, [r7, #24]
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	4313      	orrs	r3, r2
 8002150:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002152:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002156:	69bb      	ldr	r3, [r7, #24]
 8002158:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800215a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	43db      	mvns	r3, r3
 8002166:	69ba      	ldr	r2, [r7, #24]
 8002168:	4013      	ands	r3, r2
 800216a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002174:	2b00      	cmp	r3, #0
 8002176:	d003      	beq.n	8002180 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8002178:	69ba      	ldr	r2, [r7, #24]
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	4313      	orrs	r3, r2
 800217e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002180:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	43db      	mvns	r3, r3
 8002192:	69ba      	ldr	r2, [r7, #24]
 8002194:	4013      	ands	r3, r2
 8002196:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d003      	beq.n	80021ac <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	69ba      	ldr	r2, [r7, #24]
 80021b0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	43db      	mvns	r3, r3
 80021bc:	69ba      	ldr	r2, [r7, #24]
 80021be:	4013      	ands	r3, r2
 80021c0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d003      	beq.n	80021d6 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80021ce:	69ba      	ldr	r2, [r7, #24]
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	69ba      	ldr	r2, [r7, #24]
 80021da:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	3301      	adds	r3, #1
 80021e0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	fa22 f303 	lsr.w	r3, r2, r3
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	f47f ae6b 	bne.w	8001ec8 <HAL_GPIO_Init+0x14>
  }
}
 80021f2:	bf00      	nop
 80021f4:	bf00      	nop
 80021f6:	3724      	adds	r7, #36	@ 0x24
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr
 8002200:	58000400 	.word	0x58000400

08002204 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	460b      	mov	r3, r1
 800220e:	807b      	strh	r3, [r7, #2]
 8002210:	4613      	mov	r3, r2
 8002212:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002214:	787b      	ldrb	r3, [r7, #1]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d003      	beq.n	8002222 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800221a:	887a      	ldrh	r2, [r7, #2]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002220:	e003      	b.n	800222a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002222:	887b      	ldrh	r3, [r7, #2]
 8002224:	041a      	lsls	r2, r3, #16
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	619a      	str	r2, [r3, #24]
}
 800222a:	bf00      	nop
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
	...

08002238 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002240:	4b19      	ldr	r3, [pc, #100]	@ (80022a8 <HAL_PWREx_ConfigSupply+0x70>)
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	f003 0304 	and.w	r3, r3, #4
 8002248:	2b04      	cmp	r3, #4
 800224a:	d00a      	beq.n	8002262 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800224c:	4b16      	ldr	r3, [pc, #88]	@ (80022a8 <HAL_PWREx_ConfigSupply+0x70>)
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	f003 0307 	and.w	r3, r3, #7
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	429a      	cmp	r2, r3
 8002258:	d001      	beq.n	800225e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e01f      	b.n	800229e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800225e:	2300      	movs	r3, #0
 8002260:	e01d      	b.n	800229e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002262:	4b11      	ldr	r3, [pc, #68]	@ (80022a8 <HAL_PWREx_ConfigSupply+0x70>)
 8002264:	68db      	ldr	r3, [r3, #12]
 8002266:	f023 0207 	bic.w	r2, r3, #7
 800226a:	490f      	ldr	r1, [pc, #60]	@ (80022a8 <HAL_PWREx_ConfigSupply+0x70>)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	4313      	orrs	r3, r2
 8002270:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002272:	f7ff fa21 	bl	80016b8 <HAL_GetTick>
 8002276:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002278:	e009      	b.n	800228e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800227a:	f7ff fa1d 	bl	80016b8 <HAL_GetTick>
 800227e:	4602      	mov	r2, r0
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002288:	d901      	bls.n	800228e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e007      	b.n	800229e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800228e:	4b06      	ldr	r3, [pc, #24]	@ (80022a8 <HAL_PWREx_ConfigSupply+0x70>)
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002296:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800229a:	d1ee      	bne.n	800227a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800229c:	2300      	movs	r3, #0
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3710      	adds	r7, #16
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	58024800 	.word	0x58024800

080022ac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b08c      	sub	sp, #48	@ 0x30
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e3c8      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0301 	and.w	r3, r3, #1
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	f000 8087 	beq.w	80023da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022cc:	4b88      	ldr	r3, [pc, #544]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 80022ce:	691b      	ldr	r3, [r3, #16]
 80022d0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80022d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80022d6:	4b86      	ldr	r3, [pc, #536]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 80022d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022da:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80022dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022de:	2b10      	cmp	r3, #16
 80022e0:	d007      	beq.n	80022f2 <HAL_RCC_OscConfig+0x46>
 80022e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022e4:	2b18      	cmp	r3, #24
 80022e6:	d110      	bne.n	800230a <HAL_RCC_OscConfig+0x5e>
 80022e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022ea:	f003 0303 	and.w	r3, r3, #3
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	d10b      	bne.n	800230a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022f2:	4b7f      	ldr	r3, [pc, #508]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d06c      	beq.n	80023d8 <HAL_RCC_OscConfig+0x12c>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d168      	bne.n	80023d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e3a2      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002312:	d106      	bne.n	8002322 <HAL_RCC_OscConfig+0x76>
 8002314:	4b76      	ldr	r3, [pc, #472]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a75      	ldr	r2, [pc, #468]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 800231a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800231e:	6013      	str	r3, [r2, #0]
 8002320:	e02e      	b.n	8002380 <HAL_RCC_OscConfig+0xd4>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d10c      	bne.n	8002344 <HAL_RCC_OscConfig+0x98>
 800232a:	4b71      	ldr	r3, [pc, #452]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a70      	ldr	r2, [pc, #448]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 8002330:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002334:	6013      	str	r3, [r2, #0]
 8002336:	4b6e      	ldr	r3, [pc, #440]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a6d      	ldr	r2, [pc, #436]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 800233c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002340:	6013      	str	r3, [r2, #0]
 8002342:	e01d      	b.n	8002380 <HAL_RCC_OscConfig+0xd4>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800234c:	d10c      	bne.n	8002368 <HAL_RCC_OscConfig+0xbc>
 800234e:	4b68      	ldr	r3, [pc, #416]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a67      	ldr	r2, [pc, #412]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 8002354:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002358:	6013      	str	r3, [r2, #0]
 800235a:	4b65      	ldr	r3, [pc, #404]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a64      	ldr	r2, [pc, #400]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 8002360:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002364:	6013      	str	r3, [r2, #0]
 8002366:	e00b      	b.n	8002380 <HAL_RCC_OscConfig+0xd4>
 8002368:	4b61      	ldr	r3, [pc, #388]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a60      	ldr	r2, [pc, #384]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 800236e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002372:	6013      	str	r3, [r2, #0]
 8002374:	4b5e      	ldr	r3, [pc, #376]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a5d      	ldr	r2, [pc, #372]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 800237a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800237e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d013      	beq.n	80023b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002388:	f7ff f996 	bl	80016b8 <HAL_GetTick>
 800238c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002390:	f7ff f992 	bl	80016b8 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b64      	cmp	r3, #100	@ 0x64
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e356      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80023a2:	4b53      	ldr	r3, [pc, #332]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d0f0      	beq.n	8002390 <HAL_RCC_OscConfig+0xe4>
 80023ae:	e014      	b.n	80023da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023b0:	f7ff f982 	bl	80016b8 <HAL_GetTick>
 80023b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80023b6:	e008      	b.n	80023ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023b8:	f7ff f97e 	bl	80016b8 <HAL_GetTick>
 80023bc:	4602      	mov	r2, r0
 80023be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	2b64      	cmp	r3, #100	@ 0x64
 80023c4:	d901      	bls.n	80023ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80023c6:	2303      	movs	r3, #3
 80023c8:	e342      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80023ca:	4b49      	ldr	r3, [pc, #292]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d1f0      	bne.n	80023b8 <HAL_RCC_OscConfig+0x10c>
 80023d6:	e000      	b.n	80023da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0302 	and.w	r3, r3, #2
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	f000 808c 	beq.w	8002500 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023e8:	4b41      	ldr	r3, [pc, #260]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 80023ea:	691b      	ldr	r3, [r3, #16]
 80023ec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80023f0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80023f2:	4b3f      	ldr	r3, [pc, #252]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 80023f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023f6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80023f8:	6a3b      	ldr	r3, [r7, #32]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d007      	beq.n	800240e <HAL_RCC_OscConfig+0x162>
 80023fe:	6a3b      	ldr	r3, [r7, #32]
 8002400:	2b18      	cmp	r3, #24
 8002402:	d137      	bne.n	8002474 <HAL_RCC_OscConfig+0x1c8>
 8002404:	69fb      	ldr	r3, [r7, #28]
 8002406:	f003 0303 	and.w	r3, r3, #3
 800240a:	2b00      	cmp	r3, #0
 800240c:	d132      	bne.n	8002474 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800240e:	4b38      	ldr	r3, [pc, #224]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 0304 	and.w	r3, r3, #4
 8002416:	2b00      	cmp	r3, #0
 8002418:	d005      	beq.n	8002426 <HAL_RCC_OscConfig+0x17a>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d101      	bne.n	8002426 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e314      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002426:	4b32      	ldr	r3, [pc, #200]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f023 0219 	bic.w	r2, r3, #25
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	492f      	ldr	r1, [pc, #188]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 8002434:	4313      	orrs	r3, r2
 8002436:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002438:	f7ff f93e 	bl	80016b8 <HAL_GetTick>
 800243c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800243e:	e008      	b.n	8002452 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002440:	f7ff f93a 	bl	80016b8 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b02      	cmp	r3, #2
 800244c:	d901      	bls.n	8002452 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e2fe      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002452:	4b27      	ldr	r3, [pc, #156]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0304 	and.w	r3, r3, #4
 800245a:	2b00      	cmp	r3, #0
 800245c:	d0f0      	beq.n	8002440 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800245e:	4b24      	ldr	r3, [pc, #144]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	691b      	ldr	r3, [r3, #16]
 800246a:	061b      	lsls	r3, r3, #24
 800246c:	4920      	ldr	r1, [pc, #128]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 800246e:	4313      	orrs	r3, r2
 8002470:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002472:	e045      	b.n	8002500 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d026      	beq.n	80024ca <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800247c:	4b1c      	ldr	r3, [pc, #112]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f023 0219 	bic.w	r2, r3, #25
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	4919      	ldr	r1, [pc, #100]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 800248a:	4313      	orrs	r3, r2
 800248c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800248e:	f7ff f913 	bl	80016b8 <HAL_GetTick>
 8002492:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002494:	e008      	b.n	80024a8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002496:	f7ff f90f 	bl	80016b8 <HAL_GetTick>
 800249a:	4602      	mov	r2, r0
 800249c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d901      	bls.n	80024a8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80024a4:	2303      	movs	r3, #3
 80024a6:	e2d3      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024a8:	4b11      	ldr	r3, [pc, #68]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 0304 	and.w	r3, r3, #4
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d0f0      	beq.n	8002496 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024b4:	4b0e      	ldr	r3, [pc, #56]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	691b      	ldr	r3, [r3, #16]
 80024c0:	061b      	lsls	r3, r3, #24
 80024c2:	490b      	ldr	r1, [pc, #44]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 80024c4:	4313      	orrs	r3, r2
 80024c6:	604b      	str	r3, [r1, #4]
 80024c8:	e01a      	b.n	8002500 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024ca:	4b09      	ldr	r3, [pc, #36]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a08      	ldr	r2, [pc, #32]	@ (80024f0 <HAL_RCC_OscConfig+0x244>)
 80024d0:	f023 0301 	bic.w	r3, r3, #1
 80024d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024d6:	f7ff f8ef 	bl	80016b8 <HAL_GetTick>
 80024da:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80024dc:	e00a      	b.n	80024f4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024de:	f7ff f8eb 	bl	80016b8 <HAL_GetTick>
 80024e2:	4602      	mov	r2, r0
 80024e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d903      	bls.n	80024f4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80024ec:	2303      	movs	r3, #3
 80024ee:	e2af      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
 80024f0:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80024f4:	4b96      	ldr	r3, [pc, #600]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0304 	and.w	r3, r3, #4
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d1ee      	bne.n	80024de <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 0310 	and.w	r3, r3, #16
 8002508:	2b00      	cmp	r3, #0
 800250a:	d06a      	beq.n	80025e2 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800250c:	4b90      	ldr	r3, [pc, #576]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 800250e:	691b      	ldr	r3, [r3, #16]
 8002510:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002514:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002516:	4b8e      	ldr	r3, [pc, #568]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 8002518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800251a:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800251c:	69bb      	ldr	r3, [r7, #24]
 800251e:	2b08      	cmp	r3, #8
 8002520:	d007      	beq.n	8002532 <HAL_RCC_OscConfig+0x286>
 8002522:	69bb      	ldr	r3, [r7, #24]
 8002524:	2b18      	cmp	r3, #24
 8002526:	d11b      	bne.n	8002560 <HAL_RCC_OscConfig+0x2b4>
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	f003 0303 	and.w	r3, r3, #3
 800252e:	2b01      	cmp	r3, #1
 8002530:	d116      	bne.n	8002560 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002532:	4b87      	ldr	r3, [pc, #540]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800253a:	2b00      	cmp	r3, #0
 800253c:	d005      	beq.n	800254a <HAL_RCC_OscConfig+0x29e>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	69db      	ldr	r3, [r3, #28]
 8002542:	2b80      	cmp	r3, #128	@ 0x80
 8002544:	d001      	beq.n	800254a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e282      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800254a:	4b81      	ldr	r3, [pc, #516]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6a1b      	ldr	r3, [r3, #32]
 8002556:	061b      	lsls	r3, r3, #24
 8002558:	497d      	ldr	r1, [pc, #500]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 800255a:	4313      	orrs	r3, r2
 800255c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800255e:	e040      	b.n	80025e2 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	69db      	ldr	r3, [r3, #28]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d023      	beq.n	80025b0 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002568:	4b79      	ldr	r3, [pc, #484]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a78      	ldr	r2, [pc, #480]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 800256e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002572:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002574:	f7ff f8a0 	bl	80016b8 <HAL_GetTick>
 8002578:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800257a:	e008      	b.n	800258e <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800257c:	f7ff f89c 	bl	80016b8 <HAL_GetTick>
 8002580:	4602      	mov	r2, r0
 8002582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	2b02      	cmp	r3, #2
 8002588:	d901      	bls.n	800258e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e260      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800258e:	4b70      	ldr	r3, [pc, #448]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002596:	2b00      	cmp	r3, #0
 8002598:	d0f0      	beq.n	800257c <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800259a:	4b6d      	ldr	r3, [pc, #436]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6a1b      	ldr	r3, [r3, #32]
 80025a6:	061b      	lsls	r3, r3, #24
 80025a8:	4969      	ldr	r1, [pc, #420]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 80025aa:	4313      	orrs	r3, r2
 80025ac:	60cb      	str	r3, [r1, #12]
 80025ae:	e018      	b.n	80025e2 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80025b0:	4b67      	ldr	r3, [pc, #412]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a66      	ldr	r2, [pc, #408]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 80025b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80025ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025bc:	f7ff f87c 	bl	80016b8 <HAL_GetTick>
 80025c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80025c2:	e008      	b.n	80025d6 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80025c4:	f7ff f878 	bl	80016b8 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e23c      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80025d6:	4b5e      	ldr	r3, [pc, #376]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1f0      	bne.n	80025c4 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0308 	and.w	r3, r3, #8
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d036      	beq.n	800265c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d019      	beq.n	800262a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025f6:	4b56      	ldr	r3, [pc, #344]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 80025f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025fa:	4a55      	ldr	r2, [pc, #340]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 80025fc:	f043 0301 	orr.w	r3, r3, #1
 8002600:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002602:	f7ff f859 	bl	80016b8 <HAL_GetTick>
 8002606:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002608:	e008      	b.n	800261c <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800260a:	f7ff f855 	bl	80016b8 <HAL_GetTick>
 800260e:	4602      	mov	r2, r0
 8002610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002612:	1ad3      	subs	r3, r2, r3
 8002614:	2b02      	cmp	r3, #2
 8002616:	d901      	bls.n	800261c <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8002618:	2303      	movs	r3, #3
 800261a:	e219      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800261c:	4b4c      	ldr	r3, [pc, #304]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 800261e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	2b00      	cmp	r3, #0
 8002626:	d0f0      	beq.n	800260a <HAL_RCC_OscConfig+0x35e>
 8002628:	e018      	b.n	800265c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800262a:	4b49      	ldr	r3, [pc, #292]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 800262c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800262e:	4a48      	ldr	r2, [pc, #288]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 8002630:	f023 0301 	bic.w	r3, r3, #1
 8002634:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002636:	f7ff f83f 	bl	80016b8 <HAL_GetTick>
 800263a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800263c:	e008      	b.n	8002650 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800263e:	f7ff f83b 	bl	80016b8 <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	2b02      	cmp	r3, #2
 800264a:	d901      	bls.n	8002650 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e1ff      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002650:	4b3f      	ldr	r3, [pc, #252]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 8002652:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002654:	f003 0302 	and.w	r3, r3, #2
 8002658:	2b00      	cmp	r3, #0
 800265a:	d1f0      	bne.n	800263e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 0320 	and.w	r3, r3, #32
 8002664:	2b00      	cmp	r3, #0
 8002666:	d036      	beq.n	80026d6 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	699b      	ldr	r3, [r3, #24]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d019      	beq.n	80026a4 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002670:	4b37      	ldr	r3, [pc, #220]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a36      	ldr	r2, [pc, #216]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 8002676:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800267a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800267c:	f7ff f81c 	bl	80016b8 <HAL_GetTick>
 8002680:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002682:	e008      	b.n	8002696 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002684:	f7ff f818 	bl	80016b8 <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	2b02      	cmp	r3, #2
 8002690:	d901      	bls.n	8002696 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	e1dc      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002696:	4b2e      	ldr	r3, [pc, #184]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d0f0      	beq.n	8002684 <HAL_RCC_OscConfig+0x3d8>
 80026a2:	e018      	b.n	80026d6 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80026a4:	4b2a      	ldr	r3, [pc, #168]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a29      	ldr	r2, [pc, #164]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 80026aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80026ae:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80026b0:	f7ff f802 	bl	80016b8 <HAL_GetTick>
 80026b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80026b6:	e008      	b.n	80026ca <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026b8:	f7fe fffe 	bl	80016b8 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d901      	bls.n	80026ca <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e1c2      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80026ca:	4b21      	ldr	r3, [pc, #132]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d1f0      	bne.n	80026b8 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 0304 	and.w	r3, r3, #4
 80026de:	2b00      	cmp	r3, #0
 80026e0:	f000 8086 	beq.w	80027f0 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80026e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002754 <HAL_RCC_OscConfig+0x4a8>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a1a      	ldr	r2, [pc, #104]	@ (8002754 <HAL_RCC_OscConfig+0x4a8>)
 80026ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80026f0:	f7fe ffe2 	bl	80016b8 <HAL_GetTick>
 80026f4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80026f6:	e008      	b.n	800270a <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026f8:	f7fe ffde 	bl	80016b8 <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	2b64      	cmp	r3, #100	@ 0x64
 8002704:	d901      	bls.n	800270a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e1a2      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800270a:	4b12      	ldr	r3, [pc, #72]	@ (8002754 <HAL_RCC_OscConfig+0x4a8>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002712:	2b00      	cmp	r3, #0
 8002714:	d0f0      	beq.n	80026f8 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	2b01      	cmp	r3, #1
 800271c:	d106      	bne.n	800272c <HAL_RCC_OscConfig+0x480>
 800271e:	4b0c      	ldr	r3, [pc, #48]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 8002720:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002722:	4a0b      	ldr	r2, [pc, #44]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 8002724:	f043 0301 	orr.w	r3, r3, #1
 8002728:	6713      	str	r3, [r2, #112]	@ 0x70
 800272a:	e032      	b.n	8002792 <HAL_RCC_OscConfig+0x4e6>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d111      	bne.n	8002758 <HAL_RCC_OscConfig+0x4ac>
 8002734:	4b06      	ldr	r3, [pc, #24]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 8002736:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002738:	4a05      	ldr	r2, [pc, #20]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 800273a:	f023 0301 	bic.w	r3, r3, #1
 800273e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002740:	4b03      	ldr	r3, [pc, #12]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 8002742:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002744:	4a02      	ldr	r2, [pc, #8]	@ (8002750 <HAL_RCC_OscConfig+0x4a4>)
 8002746:	f023 0304 	bic.w	r3, r3, #4
 800274a:	6713      	str	r3, [r2, #112]	@ 0x70
 800274c:	e021      	b.n	8002792 <HAL_RCC_OscConfig+0x4e6>
 800274e:	bf00      	nop
 8002750:	58024400 	.word	0x58024400
 8002754:	58024800 	.word	0x58024800
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	2b05      	cmp	r3, #5
 800275e:	d10c      	bne.n	800277a <HAL_RCC_OscConfig+0x4ce>
 8002760:	4b83      	ldr	r3, [pc, #524]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 8002762:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002764:	4a82      	ldr	r2, [pc, #520]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 8002766:	f043 0304 	orr.w	r3, r3, #4
 800276a:	6713      	str	r3, [r2, #112]	@ 0x70
 800276c:	4b80      	ldr	r3, [pc, #512]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 800276e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002770:	4a7f      	ldr	r2, [pc, #508]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 8002772:	f043 0301 	orr.w	r3, r3, #1
 8002776:	6713      	str	r3, [r2, #112]	@ 0x70
 8002778:	e00b      	b.n	8002792 <HAL_RCC_OscConfig+0x4e6>
 800277a:	4b7d      	ldr	r3, [pc, #500]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 800277c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800277e:	4a7c      	ldr	r2, [pc, #496]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 8002780:	f023 0301 	bic.w	r3, r3, #1
 8002784:	6713      	str	r3, [r2, #112]	@ 0x70
 8002786:	4b7a      	ldr	r3, [pc, #488]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 8002788:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800278a:	4a79      	ldr	r2, [pc, #484]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 800278c:	f023 0304 	bic.w	r3, r3, #4
 8002790:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d015      	beq.n	80027c6 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800279a:	f7fe ff8d 	bl	80016b8 <HAL_GetTick>
 800279e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80027a0:	e00a      	b.n	80027b8 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027a2:	f7fe ff89 	bl	80016b8 <HAL_GetTick>
 80027a6:	4602      	mov	r2, r0
 80027a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027aa:	1ad3      	subs	r3, r2, r3
 80027ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d901      	bls.n	80027b8 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80027b4:	2303      	movs	r3, #3
 80027b6:	e14b      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80027b8:	4b6d      	ldr	r3, [pc, #436]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 80027ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027bc:	f003 0302 	and.w	r3, r3, #2
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d0ee      	beq.n	80027a2 <HAL_RCC_OscConfig+0x4f6>
 80027c4:	e014      	b.n	80027f0 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027c6:	f7fe ff77 	bl	80016b8 <HAL_GetTick>
 80027ca:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80027cc:	e00a      	b.n	80027e4 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ce:	f7fe ff73 	bl	80016b8 <HAL_GetTick>
 80027d2:	4602      	mov	r2, r0
 80027d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027dc:	4293      	cmp	r3, r2
 80027de:	d901      	bls.n	80027e4 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80027e0:	2303      	movs	r3, #3
 80027e2:	e135      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80027e4:	4b62      	ldr	r3, [pc, #392]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 80027e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027e8:	f003 0302 	and.w	r3, r3, #2
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d1ee      	bne.n	80027ce <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	f000 812a 	beq.w	8002a4e <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80027fa:	4b5d      	ldr	r3, [pc, #372]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 80027fc:	691b      	ldr	r3, [r3, #16]
 80027fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002802:	2b18      	cmp	r3, #24
 8002804:	f000 80ba 	beq.w	800297c <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800280c:	2b02      	cmp	r3, #2
 800280e:	f040 8095 	bne.w	800293c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002812:	4b57      	ldr	r3, [pc, #348]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a56      	ldr	r2, [pc, #344]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 8002818:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800281c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800281e:	f7fe ff4b 	bl	80016b8 <HAL_GetTick>
 8002822:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002824:	e008      	b.n	8002838 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002826:	f7fe ff47 	bl	80016b8 <HAL_GetTick>
 800282a:	4602      	mov	r2, r0
 800282c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	2b02      	cmp	r3, #2
 8002832:	d901      	bls.n	8002838 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8002834:	2303      	movs	r3, #3
 8002836:	e10b      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002838:	4b4d      	ldr	r3, [pc, #308]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002840:	2b00      	cmp	r3, #0
 8002842:	d1f0      	bne.n	8002826 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002844:	4b4a      	ldr	r3, [pc, #296]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 8002846:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002848:	4b4a      	ldr	r3, [pc, #296]	@ (8002974 <HAL_RCC_OscConfig+0x6c8>)
 800284a:	4013      	ands	r3, r2
 800284c:	687a      	ldr	r2, [r7, #4]
 800284e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002854:	0112      	lsls	r2, r2, #4
 8002856:	430a      	orrs	r2, r1
 8002858:	4945      	ldr	r1, [pc, #276]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 800285a:	4313      	orrs	r3, r2
 800285c:	628b      	str	r3, [r1, #40]	@ 0x28
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002862:	3b01      	subs	r3, #1
 8002864:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800286c:	3b01      	subs	r3, #1
 800286e:	025b      	lsls	r3, r3, #9
 8002870:	b29b      	uxth	r3, r3
 8002872:	431a      	orrs	r2, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002878:	3b01      	subs	r3, #1
 800287a:	041b      	lsls	r3, r3, #16
 800287c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002880:	431a      	orrs	r2, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002886:	3b01      	subs	r3, #1
 8002888:	061b      	lsls	r3, r3, #24
 800288a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800288e:	4938      	ldr	r1, [pc, #224]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 8002890:	4313      	orrs	r3, r2
 8002892:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002894:	4b36      	ldr	r3, [pc, #216]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 8002896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002898:	4a35      	ldr	r2, [pc, #212]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 800289a:	f023 0301 	bic.w	r3, r3, #1
 800289e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80028a0:	4b33      	ldr	r3, [pc, #204]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 80028a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028a4:	4b34      	ldr	r3, [pc, #208]	@ (8002978 <HAL_RCC_OscConfig+0x6cc>)
 80028a6:	4013      	ands	r3, r2
 80028a8:	687a      	ldr	r2, [r7, #4]
 80028aa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80028ac:	00d2      	lsls	r2, r2, #3
 80028ae:	4930      	ldr	r1, [pc, #192]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 80028b0:	4313      	orrs	r3, r2
 80028b2:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80028b4:	4b2e      	ldr	r3, [pc, #184]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 80028b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028b8:	f023 020c 	bic.w	r2, r3, #12
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c0:	492b      	ldr	r1, [pc, #172]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 80028c2:	4313      	orrs	r3, r2
 80028c4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80028c6:	4b2a      	ldr	r3, [pc, #168]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 80028c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ca:	f023 0202 	bic.w	r2, r3, #2
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028d2:	4927      	ldr	r1, [pc, #156]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 80028d4:	4313      	orrs	r3, r2
 80028d6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80028d8:	4b25      	ldr	r3, [pc, #148]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 80028da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028dc:	4a24      	ldr	r2, [pc, #144]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 80028de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80028e4:	4b22      	ldr	r3, [pc, #136]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 80028e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028e8:	4a21      	ldr	r2, [pc, #132]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 80028ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80028f0:	4b1f      	ldr	r3, [pc, #124]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 80028f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028f4:	4a1e      	ldr	r2, [pc, #120]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 80028f6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80028fc:	4b1c      	ldr	r3, [pc, #112]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 80028fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002900:	4a1b      	ldr	r2, [pc, #108]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 8002902:	f043 0301 	orr.w	r3, r3, #1
 8002906:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002908:	4b19      	ldr	r3, [pc, #100]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a18      	ldr	r2, [pc, #96]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 800290e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002912:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002914:	f7fe fed0 	bl	80016b8 <HAL_GetTick>
 8002918:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800291a:	e008      	b.n	800292e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800291c:	f7fe fecc 	bl	80016b8 <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	2b02      	cmp	r3, #2
 8002928:	d901      	bls.n	800292e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e090      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800292e:	4b10      	ldr	r3, [pc, #64]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d0f0      	beq.n	800291c <HAL_RCC_OscConfig+0x670>
 800293a:	e088      	b.n	8002a4e <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800293c:	4b0c      	ldr	r3, [pc, #48]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a0b      	ldr	r2, [pc, #44]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 8002942:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002946:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002948:	f7fe feb6 	bl	80016b8 <HAL_GetTick>
 800294c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800294e:	e008      	b.n	8002962 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002950:	f7fe feb2 	bl	80016b8 <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b02      	cmp	r3, #2
 800295c:	d901      	bls.n	8002962 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e076      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002962:	4b03      	ldr	r3, [pc, #12]	@ (8002970 <HAL_RCC_OscConfig+0x6c4>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d1f0      	bne.n	8002950 <HAL_RCC_OscConfig+0x6a4>
 800296e:	e06e      	b.n	8002a4e <HAL_RCC_OscConfig+0x7a2>
 8002970:	58024400 	.word	0x58024400
 8002974:	fffffc0c 	.word	0xfffffc0c
 8002978:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800297c:	4b36      	ldr	r3, [pc, #216]	@ (8002a58 <HAL_RCC_OscConfig+0x7ac>)
 800297e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002980:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002982:	4b35      	ldr	r3, [pc, #212]	@ (8002a58 <HAL_RCC_OscConfig+0x7ac>)
 8002984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002986:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800298c:	2b01      	cmp	r3, #1
 800298e:	d031      	beq.n	80029f4 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	f003 0203 	and.w	r2, r3, #3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800299a:	429a      	cmp	r2, r3
 800299c:	d12a      	bne.n	80029f4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	091b      	lsrs	r3, r3, #4
 80029a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029aa:	429a      	cmp	r2, r3
 80029ac:	d122      	bne.n	80029f4 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d11a      	bne.n	80029f4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	0a5b      	lsrs	r3, r3, #9
 80029c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029ca:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d111      	bne.n	80029f4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	0c1b      	lsrs	r3, r3, #16
 80029d4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029dc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80029de:	429a      	cmp	r2, r3
 80029e0:	d108      	bne.n	80029f4 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	0e1b      	lsrs	r3, r3, #24
 80029e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029ee:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d001      	beq.n	80029f8 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e02b      	b.n	8002a50 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80029f8:	4b17      	ldr	r3, [pc, #92]	@ (8002a58 <HAL_RCC_OscConfig+0x7ac>)
 80029fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029fc:	08db      	lsrs	r3, r3, #3
 80029fe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002a02:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a08:	693a      	ldr	r2, [r7, #16]
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d01f      	beq.n	8002a4e <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002a0e:	4b12      	ldr	r3, [pc, #72]	@ (8002a58 <HAL_RCC_OscConfig+0x7ac>)
 8002a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a12:	4a11      	ldr	r2, [pc, #68]	@ (8002a58 <HAL_RCC_OscConfig+0x7ac>)
 8002a14:	f023 0301 	bic.w	r3, r3, #1
 8002a18:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a1a:	f7fe fe4d 	bl	80016b8 <HAL_GetTick>
 8002a1e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002a20:	bf00      	nop
 8002a22:	f7fe fe49 	bl	80016b8 <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d0f9      	beq.n	8002a22 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002a2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a58 <HAL_RCC_OscConfig+0x7ac>)
 8002a30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a32:	4b0a      	ldr	r3, [pc, #40]	@ (8002a5c <HAL_RCC_OscConfig+0x7b0>)
 8002a34:	4013      	ands	r3, r2
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002a3a:	00d2      	lsls	r2, r2, #3
 8002a3c:	4906      	ldr	r1, [pc, #24]	@ (8002a58 <HAL_RCC_OscConfig+0x7ac>)
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002a42:	4b05      	ldr	r3, [pc, #20]	@ (8002a58 <HAL_RCC_OscConfig+0x7ac>)
 8002a44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a46:	4a04      	ldr	r2, [pc, #16]	@ (8002a58 <HAL_RCC_OscConfig+0x7ac>)
 8002a48:	f043 0301 	orr.w	r3, r3, #1
 8002a4c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002a4e:	2300      	movs	r3, #0
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3730      	adds	r7, #48	@ 0x30
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	58024400 	.word	0x58024400
 8002a5c:	ffff0007 	.word	0xffff0007

08002a60 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b086      	sub	sp, #24
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
 8002a68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d101      	bne.n	8002a74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e19c      	b.n	8002dae <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a74:	4b8a      	ldr	r3, [pc, #552]	@ (8002ca0 <HAL_RCC_ClockConfig+0x240>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 030f 	and.w	r3, r3, #15
 8002a7c:	683a      	ldr	r2, [r7, #0]
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	d910      	bls.n	8002aa4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a82:	4b87      	ldr	r3, [pc, #540]	@ (8002ca0 <HAL_RCC_ClockConfig+0x240>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f023 020f 	bic.w	r2, r3, #15
 8002a8a:	4985      	ldr	r1, [pc, #532]	@ (8002ca0 <HAL_RCC_ClockConfig+0x240>)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a92:	4b83      	ldr	r3, [pc, #524]	@ (8002ca0 <HAL_RCC_ClockConfig+0x240>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 030f 	and.w	r3, r3, #15
 8002a9a:	683a      	ldr	r2, [r7, #0]
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d001      	beq.n	8002aa4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e184      	b.n	8002dae <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 0304 	and.w	r3, r3, #4
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d010      	beq.n	8002ad2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	691a      	ldr	r2, [r3, #16]
 8002ab4:	4b7b      	ldr	r3, [pc, #492]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d908      	bls.n	8002ad2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002ac0:	4b78      	ldr	r3, [pc, #480]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	691b      	ldr	r3, [r3, #16]
 8002acc:	4975      	ldr	r1, [pc, #468]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0308 	and.w	r3, r3, #8
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d010      	beq.n	8002b00 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	695a      	ldr	r2, [r3, #20]
 8002ae2:	4b70      	ldr	r3, [pc, #448]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002ae4:	69db      	ldr	r3, [r3, #28]
 8002ae6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d908      	bls.n	8002b00 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002aee:	4b6d      	ldr	r3, [pc, #436]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002af0:	69db      	ldr	r3, [r3, #28]
 8002af2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	695b      	ldr	r3, [r3, #20]
 8002afa:	496a      	ldr	r1, [pc, #424]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002afc:	4313      	orrs	r3, r2
 8002afe:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0310 	and.w	r3, r3, #16
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d010      	beq.n	8002b2e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	699a      	ldr	r2, [r3, #24]
 8002b10:	4b64      	ldr	r3, [pc, #400]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002b12:	69db      	ldr	r3, [r3, #28]
 8002b14:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d908      	bls.n	8002b2e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002b1c:	4b61      	ldr	r3, [pc, #388]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002b1e:	69db      	ldr	r3, [r3, #28]
 8002b20:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	699b      	ldr	r3, [r3, #24]
 8002b28:	495e      	ldr	r1, [pc, #376]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0320 	and.w	r3, r3, #32
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d010      	beq.n	8002b5c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	69da      	ldr	r2, [r3, #28]
 8002b3e:	4b59      	ldr	r3, [pc, #356]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002b40:	6a1b      	ldr	r3, [r3, #32]
 8002b42:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d908      	bls.n	8002b5c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002b4a:	4b56      	ldr	r3, [pc, #344]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002b4c:	6a1b      	ldr	r3, [r3, #32]
 8002b4e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	69db      	ldr	r3, [r3, #28]
 8002b56:	4953      	ldr	r1, [pc, #332]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d010      	beq.n	8002b8a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	68da      	ldr	r2, [r3, #12]
 8002b6c:	4b4d      	ldr	r3, [pc, #308]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002b6e:	699b      	ldr	r3, [r3, #24]
 8002b70:	f003 030f 	and.w	r3, r3, #15
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d908      	bls.n	8002b8a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b78:	4b4a      	ldr	r3, [pc, #296]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002b7a:	699b      	ldr	r3, [r3, #24]
 8002b7c:	f023 020f 	bic.w	r2, r3, #15
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	4947      	ldr	r1, [pc, #284]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002b86:	4313      	orrs	r3, r2
 8002b88:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0301 	and.w	r3, r3, #1
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d055      	beq.n	8002c42 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002b96:	4b43      	ldr	r3, [pc, #268]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	4940      	ldr	r1, [pc, #256]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d107      	bne.n	8002bc0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002bb0:	4b3c      	ldr	r3, [pc, #240]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d121      	bne.n	8002c00 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e0f6      	b.n	8002dae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	2b03      	cmp	r3, #3
 8002bc6:	d107      	bne.n	8002bd8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002bc8:	4b36      	ldr	r3, [pc, #216]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d115      	bne.n	8002c00 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e0ea      	b.n	8002dae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d107      	bne.n	8002bf0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002be0:	4b30      	ldr	r3, [pc, #192]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d109      	bne.n	8002c00 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e0de      	b.n	8002dae <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002bf0:	4b2c      	ldr	r3, [pc, #176]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0304 	and.w	r3, r3, #4
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d101      	bne.n	8002c00 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e0d6      	b.n	8002dae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c00:	4b28      	ldr	r3, [pc, #160]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002c02:	691b      	ldr	r3, [r3, #16]
 8002c04:	f023 0207 	bic.w	r2, r3, #7
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	4925      	ldr	r1, [pc, #148]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c12:	f7fe fd51 	bl	80016b8 <HAL_GetTick>
 8002c16:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c18:	e00a      	b.n	8002c30 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c1a:	f7fe fd4d 	bl	80016b8 <HAL_GetTick>
 8002c1e:	4602      	mov	r2, r0
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d901      	bls.n	8002c30 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	e0be      	b.n	8002dae <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c30:	4b1c      	ldr	r3, [pc, #112]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002c32:	691b      	ldr	r3, [r3, #16]
 8002c34:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	00db      	lsls	r3, r3, #3
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d1eb      	bne.n	8002c1a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0302 	and.w	r3, r3, #2
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d010      	beq.n	8002c70 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	68da      	ldr	r2, [r3, #12]
 8002c52:	4b14      	ldr	r3, [pc, #80]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002c54:	699b      	ldr	r3, [r3, #24]
 8002c56:	f003 030f 	and.w	r3, r3, #15
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d208      	bcs.n	8002c70 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c5e:	4b11      	ldr	r3, [pc, #68]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002c60:	699b      	ldr	r3, [r3, #24]
 8002c62:	f023 020f 	bic.w	r2, r3, #15
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	68db      	ldr	r3, [r3, #12]
 8002c6a:	490e      	ldr	r1, [pc, #56]	@ (8002ca4 <HAL_RCC_ClockConfig+0x244>)
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c70:	4b0b      	ldr	r3, [pc, #44]	@ (8002ca0 <HAL_RCC_ClockConfig+0x240>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 030f 	and.w	r3, r3, #15
 8002c78:	683a      	ldr	r2, [r7, #0]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d214      	bcs.n	8002ca8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c7e:	4b08      	ldr	r3, [pc, #32]	@ (8002ca0 <HAL_RCC_ClockConfig+0x240>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f023 020f 	bic.w	r2, r3, #15
 8002c86:	4906      	ldr	r1, [pc, #24]	@ (8002ca0 <HAL_RCC_ClockConfig+0x240>)
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c8e:	4b04      	ldr	r3, [pc, #16]	@ (8002ca0 <HAL_RCC_ClockConfig+0x240>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 030f 	and.w	r3, r3, #15
 8002c96:	683a      	ldr	r2, [r7, #0]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d005      	beq.n	8002ca8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e086      	b.n	8002dae <HAL_RCC_ClockConfig+0x34e>
 8002ca0:	52002000 	.word	0x52002000
 8002ca4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0304 	and.w	r3, r3, #4
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d010      	beq.n	8002cd6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	691a      	ldr	r2, [r3, #16]
 8002cb8:	4b3f      	ldr	r3, [pc, #252]	@ (8002db8 <HAL_RCC_ClockConfig+0x358>)
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d208      	bcs.n	8002cd6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002cc4:	4b3c      	ldr	r3, [pc, #240]	@ (8002db8 <HAL_RCC_ClockConfig+0x358>)
 8002cc6:	699b      	ldr	r3, [r3, #24]
 8002cc8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	691b      	ldr	r3, [r3, #16]
 8002cd0:	4939      	ldr	r1, [pc, #228]	@ (8002db8 <HAL_RCC_ClockConfig+0x358>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0308 	and.w	r3, r3, #8
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d010      	beq.n	8002d04 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	695a      	ldr	r2, [r3, #20]
 8002ce6:	4b34      	ldr	r3, [pc, #208]	@ (8002db8 <HAL_RCC_ClockConfig+0x358>)
 8002ce8:	69db      	ldr	r3, [r3, #28]
 8002cea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d208      	bcs.n	8002d04 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002cf2:	4b31      	ldr	r3, [pc, #196]	@ (8002db8 <HAL_RCC_ClockConfig+0x358>)
 8002cf4:	69db      	ldr	r3, [r3, #28]
 8002cf6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	695b      	ldr	r3, [r3, #20]
 8002cfe:	492e      	ldr	r1, [pc, #184]	@ (8002db8 <HAL_RCC_ClockConfig+0x358>)
 8002d00:	4313      	orrs	r3, r2
 8002d02:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0310 	and.w	r3, r3, #16
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d010      	beq.n	8002d32 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	699a      	ldr	r2, [r3, #24]
 8002d14:	4b28      	ldr	r3, [pc, #160]	@ (8002db8 <HAL_RCC_ClockConfig+0x358>)
 8002d16:	69db      	ldr	r3, [r3, #28]
 8002d18:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d208      	bcs.n	8002d32 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002d20:	4b25      	ldr	r3, [pc, #148]	@ (8002db8 <HAL_RCC_ClockConfig+0x358>)
 8002d22:	69db      	ldr	r3, [r3, #28]
 8002d24:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	4922      	ldr	r1, [pc, #136]	@ (8002db8 <HAL_RCC_ClockConfig+0x358>)
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0320 	and.w	r3, r3, #32
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d010      	beq.n	8002d60 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	69da      	ldr	r2, [r3, #28]
 8002d42:	4b1d      	ldr	r3, [pc, #116]	@ (8002db8 <HAL_RCC_ClockConfig+0x358>)
 8002d44:	6a1b      	ldr	r3, [r3, #32]
 8002d46:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d208      	bcs.n	8002d60 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002d4e:	4b1a      	ldr	r3, [pc, #104]	@ (8002db8 <HAL_RCC_ClockConfig+0x358>)
 8002d50:	6a1b      	ldr	r3, [r3, #32]
 8002d52:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	69db      	ldr	r3, [r3, #28]
 8002d5a:	4917      	ldr	r1, [pc, #92]	@ (8002db8 <HAL_RCC_ClockConfig+0x358>)
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002d60:	f000 f834 	bl	8002dcc <HAL_RCC_GetSysClockFreq>
 8002d64:	4602      	mov	r2, r0
 8002d66:	4b14      	ldr	r3, [pc, #80]	@ (8002db8 <HAL_RCC_ClockConfig+0x358>)
 8002d68:	699b      	ldr	r3, [r3, #24]
 8002d6a:	0a1b      	lsrs	r3, r3, #8
 8002d6c:	f003 030f 	and.w	r3, r3, #15
 8002d70:	4912      	ldr	r1, [pc, #72]	@ (8002dbc <HAL_RCC_ClockConfig+0x35c>)
 8002d72:	5ccb      	ldrb	r3, [r1, r3]
 8002d74:	f003 031f 	and.w	r3, r3, #31
 8002d78:	fa22 f303 	lsr.w	r3, r2, r3
 8002d7c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8002db8 <HAL_RCC_ClockConfig+0x358>)
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	f003 030f 	and.w	r3, r3, #15
 8002d86:	4a0d      	ldr	r2, [pc, #52]	@ (8002dbc <HAL_RCC_ClockConfig+0x35c>)
 8002d88:	5cd3      	ldrb	r3, [r2, r3]
 8002d8a:	f003 031f 	and.w	r3, r3, #31
 8002d8e:	693a      	ldr	r2, [r7, #16]
 8002d90:	fa22 f303 	lsr.w	r3, r2, r3
 8002d94:	4a0a      	ldr	r2, [pc, #40]	@ (8002dc0 <HAL_RCC_ClockConfig+0x360>)
 8002d96:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002d98:	4a0a      	ldr	r2, [pc, #40]	@ (8002dc4 <HAL_RCC_ClockConfig+0x364>)
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002d9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002dc8 <HAL_RCC_ClockConfig+0x368>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7fe fc3e 	bl	8001624 <HAL_InitTick>
 8002da8:	4603      	mov	r3, r0
 8002daa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002dac:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3718      	adds	r7, #24
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	58024400 	.word	0x58024400
 8002dbc:	080062f4 	.word	0x080062f4
 8002dc0:	24000004 	.word	0x24000004
 8002dc4:	24000000 	.word	0x24000000
 8002dc8:	24000008 	.word	0x24000008

08002dcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b089      	sub	sp, #36	@ 0x24
 8002dd0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002dd2:	4bb3      	ldr	r3, [pc, #716]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002dd4:	691b      	ldr	r3, [r3, #16]
 8002dd6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002dda:	2b18      	cmp	r3, #24
 8002ddc:	f200 8155 	bhi.w	800308a <HAL_RCC_GetSysClockFreq+0x2be>
 8002de0:	a201      	add	r2, pc, #4	@ (adr r2, 8002de8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002de6:	bf00      	nop
 8002de8:	08002e4d 	.word	0x08002e4d
 8002dec:	0800308b 	.word	0x0800308b
 8002df0:	0800308b 	.word	0x0800308b
 8002df4:	0800308b 	.word	0x0800308b
 8002df8:	0800308b 	.word	0x0800308b
 8002dfc:	0800308b 	.word	0x0800308b
 8002e00:	0800308b 	.word	0x0800308b
 8002e04:	0800308b 	.word	0x0800308b
 8002e08:	08002e73 	.word	0x08002e73
 8002e0c:	0800308b 	.word	0x0800308b
 8002e10:	0800308b 	.word	0x0800308b
 8002e14:	0800308b 	.word	0x0800308b
 8002e18:	0800308b 	.word	0x0800308b
 8002e1c:	0800308b 	.word	0x0800308b
 8002e20:	0800308b 	.word	0x0800308b
 8002e24:	0800308b 	.word	0x0800308b
 8002e28:	08002e79 	.word	0x08002e79
 8002e2c:	0800308b 	.word	0x0800308b
 8002e30:	0800308b 	.word	0x0800308b
 8002e34:	0800308b 	.word	0x0800308b
 8002e38:	0800308b 	.word	0x0800308b
 8002e3c:	0800308b 	.word	0x0800308b
 8002e40:	0800308b 	.word	0x0800308b
 8002e44:	0800308b 	.word	0x0800308b
 8002e48:	08002e7f 	.word	0x08002e7f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002e4c:	4b94      	ldr	r3, [pc, #592]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0320 	and.w	r3, r3, #32
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d009      	beq.n	8002e6c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002e58:	4b91      	ldr	r3, [pc, #580]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	08db      	lsrs	r3, r3, #3
 8002e5e:	f003 0303 	and.w	r3, r3, #3
 8002e62:	4a90      	ldr	r2, [pc, #576]	@ (80030a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002e64:	fa22 f303 	lsr.w	r3, r2, r3
 8002e68:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002e6a:	e111      	b.n	8003090 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002e6c:	4b8d      	ldr	r3, [pc, #564]	@ (80030a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002e6e:	61bb      	str	r3, [r7, #24]
      break;
 8002e70:	e10e      	b.n	8003090 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002e72:	4b8d      	ldr	r3, [pc, #564]	@ (80030a8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002e74:	61bb      	str	r3, [r7, #24]
      break;
 8002e76:	e10b      	b.n	8003090 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002e78:	4b8c      	ldr	r3, [pc, #560]	@ (80030ac <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002e7a:	61bb      	str	r3, [r7, #24]
      break;
 8002e7c:	e108      	b.n	8003090 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002e7e:	4b88      	ldr	r3, [pc, #544]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e82:	f003 0303 	and.w	r3, r3, #3
 8002e86:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002e88:	4b85      	ldr	r3, [pc, #532]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e8c:	091b      	lsrs	r3, r3, #4
 8002e8e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e92:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002e94:	4b82      	ldr	r3, [pc, #520]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e98:	f003 0301 	and.w	r3, r3, #1
 8002e9c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002e9e:	4b80      	ldr	r3, [pc, #512]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ea0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ea2:	08db      	lsrs	r3, r3, #3
 8002ea4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002ea8:	68fa      	ldr	r2, [r7, #12]
 8002eaa:	fb02 f303 	mul.w	r3, r2, r3
 8002eae:	ee07 3a90 	vmov	s15, r3
 8002eb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002eb6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	f000 80e1 	beq.w	8003084 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	f000 8083 	beq.w	8002fd0 <HAL_RCC_GetSysClockFreq+0x204>
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	f200 80a1 	bhi.w	8003014 <HAL_RCC_GetSysClockFreq+0x248>
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d003      	beq.n	8002ee0 <HAL_RCC_GetSysClockFreq+0x114>
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d056      	beq.n	8002f8c <HAL_RCC_GetSysClockFreq+0x1c0>
 8002ede:	e099      	b.n	8003014 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002ee0:	4b6f      	ldr	r3, [pc, #444]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0320 	and.w	r3, r3, #32
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d02d      	beq.n	8002f48 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002eec:	4b6c      	ldr	r3, [pc, #432]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	08db      	lsrs	r3, r3, #3
 8002ef2:	f003 0303 	and.w	r3, r3, #3
 8002ef6:	4a6b      	ldr	r2, [pc, #428]	@ (80030a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002ef8:	fa22 f303 	lsr.w	r3, r2, r3
 8002efc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	ee07 3a90 	vmov	s15, r3
 8002f04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	ee07 3a90 	vmov	s15, r3
 8002f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f16:	4b62      	ldr	r3, [pc, #392]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f1e:	ee07 3a90 	vmov	s15, r3
 8002f22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f26:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f2a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80030b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002f2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f42:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002f46:	e087      	b.n	8003058 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	ee07 3a90 	vmov	s15, r3
 8002f4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f52:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80030b4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002f56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f5a:	4b51      	ldr	r3, [pc, #324]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f62:	ee07 3a90 	vmov	s15, r3
 8002f66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f6a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f6e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80030b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002f72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f86:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002f8a:	e065      	b.n	8003058 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	ee07 3a90 	vmov	s15, r3
 8002f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f96:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80030b8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002f9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f9e:	4b40      	ldr	r3, [pc, #256]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fa6:	ee07 3a90 	vmov	s15, r3
 8002faa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fae:	ed97 6a02 	vldr	s12, [r7, #8]
 8002fb2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80030b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002fb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002fba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002fbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002fce:	e043      	b.n	8003058 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	ee07 3a90 	vmov	s15, r3
 8002fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fda:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80030bc <HAL_RCC_GetSysClockFreq+0x2f0>
 8002fde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002fe2:	4b2f      	ldr	r3, [pc, #188]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fea:	ee07 3a90 	vmov	s15, r3
 8002fee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ff2:	ed97 6a02 	vldr	s12, [r7, #8]
 8002ff6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80030b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002ffa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ffe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003002:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003006:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800300a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800300e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003012:	e021      	b.n	8003058 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	ee07 3a90 	vmov	s15, r3
 800301a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800301e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80030b8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003022:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003026:	4b1e      	ldr	r3, [pc, #120]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800302e:	ee07 3a90 	vmov	s15, r3
 8003032:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003036:	ed97 6a02 	vldr	s12, [r7, #8]
 800303a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80030b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800303e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003042:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003046:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800304a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800304e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003052:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003056:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003058:	4b11      	ldr	r3, [pc, #68]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800305a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800305c:	0a5b      	lsrs	r3, r3, #9
 800305e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003062:	3301      	adds	r3, #1
 8003064:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	ee07 3a90 	vmov	s15, r3
 800306c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003070:	edd7 6a07 	vldr	s13, [r7, #28]
 8003074:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003078:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800307c:	ee17 3a90 	vmov	r3, s15
 8003080:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003082:	e005      	b.n	8003090 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003084:	2300      	movs	r3, #0
 8003086:	61bb      	str	r3, [r7, #24]
      break;
 8003088:	e002      	b.n	8003090 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800308a:	4b07      	ldr	r3, [pc, #28]	@ (80030a8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800308c:	61bb      	str	r3, [r7, #24]
      break;
 800308e:	bf00      	nop
  }

  return sysclockfreq;
 8003090:	69bb      	ldr	r3, [r7, #24]
}
 8003092:	4618      	mov	r0, r3
 8003094:	3724      	adds	r7, #36	@ 0x24
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop
 80030a0:	58024400 	.word	0x58024400
 80030a4:	03d09000 	.word	0x03d09000
 80030a8:	003d0900 	.word	0x003d0900
 80030ac:	017d7840 	.word	0x017d7840
 80030b0:	46000000 	.word	0x46000000
 80030b4:	4c742400 	.word	0x4c742400
 80030b8:	4a742400 	.word	0x4a742400
 80030bc:	4bbebc20 	.word	0x4bbebc20

080030c0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80030c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030c4:	b0c6      	sub	sp, #280	@ 0x118
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80030cc:	2300      	movs	r3, #0
 80030ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80030d2:	2300      	movs	r3, #0
 80030d4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80030d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030e0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80030e4:	2500      	movs	r5, #0
 80030e6:	ea54 0305 	orrs.w	r3, r4, r5
 80030ea:	d049      	beq.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80030ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80030f2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80030f6:	d02f      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80030f8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80030fc:	d828      	bhi.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80030fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003102:	d01a      	beq.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003104:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003108:	d822      	bhi.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800310a:	2b00      	cmp	r3, #0
 800310c:	d003      	beq.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800310e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003112:	d007      	beq.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003114:	e01c      	b.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003116:	4bab      	ldr	r3, [pc, #684]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800311a:	4aaa      	ldr	r2, [pc, #680]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800311c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003120:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003122:	e01a      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003124:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003128:	3308      	adds	r3, #8
 800312a:	2102      	movs	r1, #2
 800312c:	4618      	mov	r0, r3
 800312e:	f001 f967 	bl	8004400 <RCCEx_PLL2_Config>
 8003132:	4603      	mov	r3, r0
 8003134:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003138:	e00f      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800313a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800313e:	3328      	adds	r3, #40	@ 0x28
 8003140:	2102      	movs	r1, #2
 8003142:	4618      	mov	r0, r3
 8003144:	f001 fa0e 	bl	8004564 <RCCEx_PLL3_Config>
 8003148:	4603      	mov	r3, r0
 800314a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800314e:	e004      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003156:	e000      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003158:	bf00      	nop
    }

    if (ret == HAL_OK)
 800315a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800315e:	2b00      	cmp	r3, #0
 8003160:	d10a      	bne.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003162:	4b98      	ldr	r3, [pc, #608]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003164:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003166:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800316a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800316e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003170:	4a94      	ldr	r2, [pc, #592]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003172:	430b      	orrs	r3, r1
 8003174:	6513      	str	r3, [r2, #80]	@ 0x50
 8003176:	e003      	b.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003178:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800317c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003180:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003188:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800318c:	f04f 0900 	mov.w	r9, #0
 8003190:	ea58 0309 	orrs.w	r3, r8, r9
 8003194:	d047      	beq.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003196:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800319a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800319c:	2b04      	cmp	r3, #4
 800319e:	d82a      	bhi.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80031a0:	a201      	add	r2, pc, #4	@ (adr r2, 80031a8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80031a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031a6:	bf00      	nop
 80031a8:	080031bd 	.word	0x080031bd
 80031ac:	080031cb 	.word	0x080031cb
 80031b0:	080031e1 	.word	0x080031e1
 80031b4:	080031ff 	.word	0x080031ff
 80031b8:	080031ff 	.word	0x080031ff
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80031bc:	4b81      	ldr	r3, [pc, #516]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80031be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031c0:	4a80      	ldr	r2, [pc, #512]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80031c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80031c8:	e01a      	b.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80031ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031ce:	3308      	adds	r3, #8
 80031d0:	2100      	movs	r1, #0
 80031d2:	4618      	mov	r0, r3
 80031d4:	f001 f914 	bl	8004400 <RCCEx_PLL2_Config>
 80031d8:	4603      	mov	r3, r0
 80031da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80031de:	e00f      	b.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80031e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031e4:	3328      	adds	r3, #40	@ 0x28
 80031e6:	2100      	movs	r1, #0
 80031e8:	4618      	mov	r0, r3
 80031ea:	f001 f9bb 	bl	8004564 <RCCEx_PLL3_Config>
 80031ee:	4603      	mov	r3, r0
 80031f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80031f4:	e004      	b.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80031fc:	e000      	b.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80031fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003200:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003204:	2b00      	cmp	r3, #0
 8003206:	d10a      	bne.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003208:	4b6e      	ldr	r3, [pc, #440]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800320a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800320c:	f023 0107 	bic.w	r1, r3, #7
 8003210:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003216:	4a6b      	ldr	r2, [pc, #428]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003218:	430b      	orrs	r3, r1
 800321a:	6513      	str	r3, [r2, #80]	@ 0x50
 800321c:	e003      	b.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800321e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003222:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003226:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800322a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800322e:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8003232:	f04f 0b00 	mov.w	fp, #0
 8003236:	ea5a 030b 	orrs.w	r3, sl, fp
 800323a:	d05b      	beq.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800323c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003240:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003244:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8003248:	d03b      	beq.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800324a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800324e:	d834      	bhi.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003250:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003254:	d037      	beq.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8003256:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800325a:	d82e      	bhi.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800325c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003260:	d033      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003262:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003266:	d828      	bhi.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003268:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800326c:	d01a      	beq.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800326e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003272:	d822      	bhi.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003274:	2b00      	cmp	r3, #0
 8003276:	d003      	beq.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8003278:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800327c:	d007      	beq.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800327e:	e01c      	b.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003280:	4b50      	ldr	r3, [pc, #320]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003284:	4a4f      	ldr	r2, [pc, #316]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003286:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800328a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800328c:	e01e      	b.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800328e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003292:	3308      	adds	r3, #8
 8003294:	2100      	movs	r1, #0
 8003296:	4618      	mov	r0, r3
 8003298:	f001 f8b2 	bl	8004400 <RCCEx_PLL2_Config>
 800329c:	4603      	mov	r3, r0
 800329e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80032a2:	e013      	b.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80032a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032a8:	3328      	adds	r3, #40	@ 0x28
 80032aa:	2100      	movs	r1, #0
 80032ac:	4618      	mov	r0, r3
 80032ae:	f001 f959 	bl	8004564 <RCCEx_PLL3_Config>
 80032b2:	4603      	mov	r3, r0
 80032b4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80032b8:	e008      	b.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80032c0:	e004      	b.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80032c2:	bf00      	nop
 80032c4:	e002      	b.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80032c6:	bf00      	nop
 80032c8:	e000      	b.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80032ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d10b      	bne.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80032d4:	4b3b      	ldr	r3, [pc, #236]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80032d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d8:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80032dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032e0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80032e4:	4a37      	ldr	r2, [pc, #220]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80032e6:	430b      	orrs	r3, r1
 80032e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80032ea:	e003      	b.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80032f0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80032f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032fc:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003300:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003304:	2300      	movs	r3, #0
 8003306:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800330a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800330e:	460b      	mov	r3, r1
 8003310:	4313      	orrs	r3, r2
 8003312:	d05d      	beq.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003314:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003318:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800331c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003320:	d03b      	beq.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8003322:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003326:	d834      	bhi.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003328:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800332c:	d037      	beq.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800332e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003332:	d82e      	bhi.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003334:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003338:	d033      	beq.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800333a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800333e:	d828      	bhi.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003340:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003344:	d01a      	beq.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8003346:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800334a:	d822      	bhi.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800334c:	2b00      	cmp	r3, #0
 800334e:	d003      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8003350:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003354:	d007      	beq.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8003356:	e01c      	b.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003358:	4b1a      	ldr	r3, [pc, #104]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800335a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800335c:	4a19      	ldr	r2, [pc, #100]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800335e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003362:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003364:	e01e      	b.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003366:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800336a:	3308      	adds	r3, #8
 800336c:	2100      	movs	r1, #0
 800336e:	4618      	mov	r0, r3
 8003370:	f001 f846 	bl	8004400 <RCCEx_PLL2_Config>
 8003374:	4603      	mov	r3, r0
 8003376:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800337a:	e013      	b.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800337c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003380:	3328      	adds	r3, #40	@ 0x28
 8003382:	2100      	movs	r1, #0
 8003384:	4618      	mov	r0, r3
 8003386:	f001 f8ed 	bl	8004564 <RCCEx_PLL3_Config>
 800338a:	4603      	mov	r3, r0
 800338c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003390:	e008      	b.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003398:	e004      	b.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800339a:	bf00      	nop
 800339c:	e002      	b.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800339e:	bf00      	nop
 80033a0:	e000      	b.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80033a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d10d      	bne.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80033ac:	4b05      	ldr	r3, [pc, #20]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80033ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033b0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80033b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033b8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80033bc:	4a01      	ldr	r2, [pc, #4]	@ (80033c4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80033be:	430b      	orrs	r3, r1
 80033c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80033c2:	e005      	b.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80033c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80033cc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80033d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033d8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80033dc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80033e0:	2300      	movs	r3, #0
 80033e2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80033e6:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80033ea:	460b      	mov	r3, r1
 80033ec:	4313      	orrs	r3, r2
 80033ee:	d03a      	beq.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80033f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033f6:	2b30      	cmp	r3, #48	@ 0x30
 80033f8:	d01f      	beq.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80033fa:	2b30      	cmp	r3, #48	@ 0x30
 80033fc:	d819      	bhi.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80033fe:	2b20      	cmp	r3, #32
 8003400:	d00c      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003402:	2b20      	cmp	r3, #32
 8003404:	d815      	bhi.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8003406:	2b00      	cmp	r3, #0
 8003408:	d019      	beq.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800340a:	2b10      	cmp	r3, #16
 800340c:	d111      	bne.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800340e:	4baa      	ldr	r3, [pc, #680]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003412:	4aa9      	ldr	r2, [pc, #676]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003414:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003418:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800341a:	e011      	b.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800341c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003420:	3308      	adds	r3, #8
 8003422:	2102      	movs	r1, #2
 8003424:	4618      	mov	r0, r3
 8003426:	f000 ffeb 	bl	8004400 <RCCEx_PLL2_Config>
 800342a:	4603      	mov	r3, r0
 800342c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003430:	e006      	b.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003438:	e002      	b.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800343a:	bf00      	nop
 800343c:	e000      	b.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800343e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003440:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003444:	2b00      	cmp	r3, #0
 8003446:	d10a      	bne.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003448:	4b9b      	ldr	r3, [pc, #620]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800344a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800344c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003450:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003456:	4a98      	ldr	r2, [pc, #608]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003458:	430b      	orrs	r3, r1
 800345a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800345c:	e003      	b.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800345e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003462:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003466:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800346a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800346e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003472:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003476:	2300      	movs	r3, #0
 8003478:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800347c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003480:	460b      	mov	r3, r1
 8003482:	4313      	orrs	r3, r2
 8003484:	d051      	beq.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003486:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800348a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800348c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003490:	d035      	beq.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8003492:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003496:	d82e      	bhi.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8003498:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800349c:	d031      	beq.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800349e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80034a2:	d828      	bhi.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80034a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034a8:	d01a      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80034aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034ae:	d822      	bhi.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d003      	beq.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80034b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034b8:	d007      	beq.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x40a>
 80034ba:	e01c      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034bc:	4b7e      	ldr	r3, [pc, #504]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80034be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c0:	4a7d      	ldr	r2, [pc, #500]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80034c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80034c8:	e01c      	b.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80034ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034ce:	3308      	adds	r3, #8
 80034d0:	2100      	movs	r1, #0
 80034d2:	4618      	mov	r0, r3
 80034d4:	f000 ff94 	bl	8004400 <RCCEx_PLL2_Config>
 80034d8:	4603      	mov	r3, r0
 80034da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80034de:	e011      	b.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80034e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034e4:	3328      	adds	r3, #40	@ 0x28
 80034e6:	2100      	movs	r1, #0
 80034e8:	4618      	mov	r0, r3
 80034ea:	f001 f83b 	bl	8004564 <RCCEx_PLL3_Config>
 80034ee:	4603      	mov	r3, r0
 80034f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80034f4:	e006      	b.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80034fc:	e002      	b.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80034fe:	bf00      	nop
 8003500:	e000      	b.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8003502:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003504:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003508:	2b00      	cmp	r3, #0
 800350a:	d10a      	bne.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800350c:	4b6a      	ldr	r3, [pc, #424]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800350e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003510:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003514:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003518:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800351a:	4a67      	ldr	r2, [pc, #412]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800351c:	430b      	orrs	r3, r1
 800351e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003520:	e003      	b.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003522:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003526:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800352a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800352e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003532:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003536:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800353a:	2300      	movs	r3, #0
 800353c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003540:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003544:	460b      	mov	r3, r1
 8003546:	4313      	orrs	r3, r2
 8003548:	d053      	beq.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800354a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800354e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003550:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003554:	d033      	beq.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8003556:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800355a:	d82c      	bhi.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800355c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003560:	d02f      	beq.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8003562:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003566:	d826      	bhi.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003568:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800356c:	d02b      	beq.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800356e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003572:	d820      	bhi.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003574:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003578:	d012      	beq.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800357a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800357e:	d81a      	bhi.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003580:	2b00      	cmp	r3, #0
 8003582:	d022      	beq.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8003584:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003588:	d115      	bne.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800358a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800358e:	3308      	adds	r3, #8
 8003590:	2101      	movs	r1, #1
 8003592:	4618      	mov	r0, r3
 8003594:	f000 ff34 	bl	8004400 <RCCEx_PLL2_Config>
 8003598:	4603      	mov	r3, r0
 800359a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800359e:	e015      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80035a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035a4:	3328      	adds	r3, #40	@ 0x28
 80035a6:	2101      	movs	r1, #1
 80035a8:	4618      	mov	r0, r3
 80035aa:	f000 ffdb 	bl	8004564 <RCCEx_PLL3_Config>
 80035ae:	4603      	mov	r3, r0
 80035b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80035b4:	e00a      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80035bc:	e006      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80035be:	bf00      	nop
 80035c0:	e004      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80035c2:	bf00      	nop
 80035c4:	e002      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80035c6:	bf00      	nop
 80035c8:	e000      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80035ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d10a      	bne.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80035d4:	4b38      	ldr	r3, [pc, #224]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80035d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035d8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80035dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035e2:	4a35      	ldr	r2, [pc, #212]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80035e4:	430b      	orrs	r3, r1
 80035e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80035e8:	e003      	b.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035ea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80035ee:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80035f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035fa:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80035fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003602:	2300      	movs	r3, #0
 8003604:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003608:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800360c:	460b      	mov	r3, r1
 800360e:	4313      	orrs	r3, r2
 8003610:	d058      	beq.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003612:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003616:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800361a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800361e:	d033      	beq.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8003620:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003624:	d82c      	bhi.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003626:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800362a:	d02f      	beq.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800362c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003630:	d826      	bhi.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003632:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003636:	d02b      	beq.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8003638:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800363c:	d820      	bhi.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800363e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003642:	d012      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8003644:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003648:	d81a      	bhi.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800364a:	2b00      	cmp	r3, #0
 800364c:	d022      	beq.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800364e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003652:	d115      	bne.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003654:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003658:	3308      	adds	r3, #8
 800365a:	2101      	movs	r1, #1
 800365c:	4618      	mov	r0, r3
 800365e:	f000 fecf 	bl	8004400 <RCCEx_PLL2_Config>
 8003662:	4603      	mov	r3, r0
 8003664:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003668:	e015      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800366a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800366e:	3328      	adds	r3, #40	@ 0x28
 8003670:	2101      	movs	r1, #1
 8003672:	4618      	mov	r0, r3
 8003674:	f000 ff76 	bl	8004564 <RCCEx_PLL3_Config>
 8003678:	4603      	mov	r3, r0
 800367a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800367e:	e00a      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003686:	e006      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003688:	bf00      	nop
 800368a:	e004      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800368c:	bf00      	nop
 800368e:	e002      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003690:	bf00      	nop
 8003692:	e000      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003694:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003696:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800369a:	2b00      	cmp	r3, #0
 800369c:	d10e      	bne.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800369e:	4b06      	ldr	r3, [pc, #24]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80036a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036a2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80036a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036aa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80036ae:	4a02      	ldr	r2, [pc, #8]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80036b0:	430b      	orrs	r3, r1
 80036b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80036b4:	e006      	b.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80036b6:	bf00      	nop
 80036b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80036c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80036c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036cc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80036d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80036d4:	2300      	movs	r3, #0
 80036d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80036da:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80036de:	460b      	mov	r3, r1
 80036e0:	4313      	orrs	r3, r2
 80036e2:	d037      	beq.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80036e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80036ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80036ee:	d00e      	beq.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80036f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80036f4:	d816      	bhi.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d018      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80036fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80036fe:	d111      	bne.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003700:	4bc4      	ldr	r3, [pc, #784]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003704:	4ac3      	ldr	r2, [pc, #780]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003706:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800370a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800370c:	e00f      	b.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800370e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003712:	3308      	adds	r3, #8
 8003714:	2101      	movs	r1, #1
 8003716:	4618      	mov	r0, r3
 8003718:	f000 fe72 	bl	8004400 <RCCEx_PLL2_Config>
 800371c:	4603      	mov	r3, r0
 800371e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003722:	e004      	b.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800372a:	e000      	b.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800372c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800372e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003732:	2b00      	cmp	r3, #0
 8003734:	d10a      	bne.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003736:	4bb7      	ldr	r3, [pc, #732]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003738:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800373a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800373e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003742:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003744:	4ab3      	ldr	r2, [pc, #716]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003746:	430b      	orrs	r3, r1
 8003748:	6513      	str	r3, [r2, #80]	@ 0x50
 800374a:	e003      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800374c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003750:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003754:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800375c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003760:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003764:	2300      	movs	r3, #0
 8003766:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800376a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800376e:	460b      	mov	r3, r1
 8003770:	4313      	orrs	r3, r2
 8003772:	d039      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003774:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003778:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800377a:	2b03      	cmp	r3, #3
 800377c:	d81c      	bhi.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800377e:	a201      	add	r2, pc, #4	@ (adr r2, 8003784 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8003780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003784:	080037c1 	.word	0x080037c1
 8003788:	08003795 	.word	0x08003795
 800378c:	080037a3 	.word	0x080037a3
 8003790:	080037c1 	.word	0x080037c1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003794:	4b9f      	ldr	r3, [pc, #636]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003798:	4a9e      	ldr	r2, [pc, #632]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800379a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800379e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80037a0:	e00f      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80037a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037a6:	3308      	adds	r3, #8
 80037a8:	2102      	movs	r1, #2
 80037aa:	4618      	mov	r0, r3
 80037ac:	f000 fe28 	bl	8004400 <RCCEx_PLL2_Config>
 80037b0:	4603      	mov	r3, r0
 80037b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 80037b6:	e004      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80037be:	e000      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80037c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d10a      	bne.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80037ca:	4b92      	ldr	r3, [pc, #584]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80037cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ce:	f023 0103 	bic.w	r1, r3, #3
 80037d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037d8:	4a8e      	ldr	r2, [pc, #568]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80037da:	430b      	orrs	r3, r1
 80037dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037de:	e003      	b.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80037e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80037f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80037f8:	2300      	movs	r3, #0
 80037fa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80037fe:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003802:	460b      	mov	r3, r1
 8003804:	4313      	orrs	r3, r2
 8003806:	f000 8099 	beq.w	800393c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800380a:	4b83      	ldr	r3, [pc, #524]	@ (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a82      	ldr	r2, [pc, #520]	@ (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003810:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003814:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003816:	f7fd ff4f 	bl	80016b8 <HAL_GetTick>
 800381a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800381e:	e00b      	b.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003820:	f7fd ff4a 	bl	80016b8 <HAL_GetTick>
 8003824:	4602      	mov	r2, r0
 8003826:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800382a:	1ad3      	subs	r3, r2, r3
 800382c:	2b64      	cmp	r3, #100	@ 0x64
 800382e:	d903      	bls.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8003830:	2303      	movs	r3, #3
 8003832:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003836:	e005      	b.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003838:	4b77      	ldr	r3, [pc, #476]	@ (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003840:	2b00      	cmp	r3, #0
 8003842:	d0ed      	beq.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8003844:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003848:	2b00      	cmp	r3, #0
 800384a:	d173      	bne.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800384c:	4b71      	ldr	r3, [pc, #452]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800384e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003850:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003854:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003858:	4053      	eors	r3, r2
 800385a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800385e:	2b00      	cmp	r3, #0
 8003860:	d015      	beq.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003862:	4b6c      	ldr	r3, [pc, #432]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003864:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003866:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800386a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800386e:	4b69      	ldr	r3, [pc, #420]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003870:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003872:	4a68      	ldr	r2, [pc, #416]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003874:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003878:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800387a:	4b66      	ldr	r3, [pc, #408]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800387c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800387e:	4a65      	ldr	r2, [pc, #404]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003880:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003884:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003886:	4a63      	ldr	r2, [pc, #396]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003888:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800388c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800388e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003892:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003896:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800389a:	d118      	bne.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800389c:	f7fd ff0c 	bl	80016b8 <HAL_GetTick>
 80038a0:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038a4:	e00d      	b.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038a6:	f7fd ff07 	bl	80016b8 <HAL_GetTick>
 80038aa:	4602      	mov	r2, r0
 80038ac:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80038b0:	1ad2      	subs	r2, r2, r3
 80038b2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d903      	bls.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 80038c0:	e005      	b.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038c2:	4b54      	ldr	r3, [pc, #336]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80038c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038c6:	f003 0302 	and.w	r3, r3, #2
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d0eb      	beq.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80038ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d129      	bne.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038da:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80038de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80038e6:	d10e      	bne.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x846>
 80038e8:	4b4a      	ldr	r3, [pc, #296]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80038ea:	691b      	ldr	r3, [r3, #16]
 80038ec:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80038f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80038f8:	091a      	lsrs	r2, r3, #4
 80038fa:	4b48      	ldr	r3, [pc, #288]	@ (8003a1c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80038fc:	4013      	ands	r3, r2
 80038fe:	4a45      	ldr	r2, [pc, #276]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003900:	430b      	orrs	r3, r1
 8003902:	6113      	str	r3, [r2, #16]
 8003904:	e005      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8003906:	4b43      	ldr	r3, [pc, #268]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003908:	691b      	ldr	r3, [r3, #16]
 800390a:	4a42      	ldr	r2, [pc, #264]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800390c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003910:	6113      	str	r3, [r2, #16]
 8003912:	4b40      	ldr	r3, [pc, #256]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003914:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003916:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800391a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800391e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003922:	4a3c      	ldr	r2, [pc, #240]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003924:	430b      	orrs	r3, r1
 8003926:	6713      	str	r3, [r2, #112]	@ 0x70
 8003928:	e008      	b.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800392a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800392e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8003932:	e003      	b.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003934:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003938:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800393c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003944:	f002 0301 	and.w	r3, r2, #1
 8003948:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800394c:	2300      	movs	r3, #0
 800394e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003952:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003956:	460b      	mov	r3, r1
 8003958:	4313      	orrs	r3, r2
 800395a:	f000 808f 	beq.w	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800395e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003962:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003964:	2b28      	cmp	r3, #40	@ 0x28
 8003966:	d871      	bhi.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8003968:	a201      	add	r2, pc, #4	@ (adr r2, 8003970 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800396a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800396e:	bf00      	nop
 8003970:	08003a55 	.word	0x08003a55
 8003974:	08003a4d 	.word	0x08003a4d
 8003978:	08003a4d 	.word	0x08003a4d
 800397c:	08003a4d 	.word	0x08003a4d
 8003980:	08003a4d 	.word	0x08003a4d
 8003984:	08003a4d 	.word	0x08003a4d
 8003988:	08003a4d 	.word	0x08003a4d
 800398c:	08003a4d 	.word	0x08003a4d
 8003990:	08003a21 	.word	0x08003a21
 8003994:	08003a4d 	.word	0x08003a4d
 8003998:	08003a4d 	.word	0x08003a4d
 800399c:	08003a4d 	.word	0x08003a4d
 80039a0:	08003a4d 	.word	0x08003a4d
 80039a4:	08003a4d 	.word	0x08003a4d
 80039a8:	08003a4d 	.word	0x08003a4d
 80039ac:	08003a4d 	.word	0x08003a4d
 80039b0:	08003a37 	.word	0x08003a37
 80039b4:	08003a4d 	.word	0x08003a4d
 80039b8:	08003a4d 	.word	0x08003a4d
 80039bc:	08003a4d 	.word	0x08003a4d
 80039c0:	08003a4d 	.word	0x08003a4d
 80039c4:	08003a4d 	.word	0x08003a4d
 80039c8:	08003a4d 	.word	0x08003a4d
 80039cc:	08003a4d 	.word	0x08003a4d
 80039d0:	08003a55 	.word	0x08003a55
 80039d4:	08003a4d 	.word	0x08003a4d
 80039d8:	08003a4d 	.word	0x08003a4d
 80039dc:	08003a4d 	.word	0x08003a4d
 80039e0:	08003a4d 	.word	0x08003a4d
 80039e4:	08003a4d 	.word	0x08003a4d
 80039e8:	08003a4d 	.word	0x08003a4d
 80039ec:	08003a4d 	.word	0x08003a4d
 80039f0:	08003a55 	.word	0x08003a55
 80039f4:	08003a4d 	.word	0x08003a4d
 80039f8:	08003a4d 	.word	0x08003a4d
 80039fc:	08003a4d 	.word	0x08003a4d
 8003a00:	08003a4d 	.word	0x08003a4d
 8003a04:	08003a4d 	.word	0x08003a4d
 8003a08:	08003a4d 	.word	0x08003a4d
 8003a0c:	08003a4d 	.word	0x08003a4d
 8003a10:	08003a55 	.word	0x08003a55
 8003a14:	58024400 	.word	0x58024400
 8003a18:	58024800 	.word	0x58024800
 8003a1c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a24:	3308      	adds	r3, #8
 8003a26:	2101      	movs	r1, #1
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f000 fce9 	bl	8004400 <RCCEx_PLL2_Config>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003a34:	e00f      	b.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a3a:	3328      	adds	r3, #40	@ 0x28
 8003a3c:	2101      	movs	r1, #1
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f000 fd90 	bl	8004564 <RCCEx_PLL3_Config>
 8003a44:	4603      	mov	r3, r0
 8003a46:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003a4a:	e004      	b.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003a52:	e000      	b.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8003a54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a56:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d10a      	bne.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003a5e:	4bbf      	ldr	r3, [pc, #764]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003a60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a62:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003a66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a6a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a6c:	4abb      	ldr	r2, [pc, #748]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003a6e:	430b      	orrs	r3, r1
 8003a70:	6553      	str	r3, [r2, #84]	@ 0x54
 8003a72:	e003      	b.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a74:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003a78:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003a7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a84:	f002 0302 	and.w	r3, r2, #2
 8003a88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a92:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003a96:	460b      	mov	r3, r1
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	d041      	beq.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003a9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003aa0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003aa2:	2b05      	cmp	r3, #5
 8003aa4:	d824      	bhi.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8003aa6:	a201      	add	r2, pc, #4	@ (adr r2, 8003aac <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8003aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aac:	08003af9 	.word	0x08003af9
 8003ab0:	08003ac5 	.word	0x08003ac5
 8003ab4:	08003adb 	.word	0x08003adb
 8003ab8:	08003af9 	.word	0x08003af9
 8003abc:	08003af9 	.word	0x08003af9
 8003ac0:	08003af9 	.word	0x08003af9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ac4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ac8:	3308      	adds	r3, #8
 8003aca:	2101      	movs	r1, #1
 8003acc:	4618      	mov	r0, r3
 8003ace:	f000 fc97 	bl	8004400 <RCCEx_PLL2_Config>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003ad8:	e00f      	b.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ada:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ade:	3328      	adds	r3, #40	@ 0x28
 8003ae0:	2101      	movs	r1, #1
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f000 fd3e 	bl	8004564 <RCCEx_PLL3_Config>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003aee:	e004      	b.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003af6:	e000      	b.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8003af8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003afa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d10a      	bne.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003b02:	4b96      	ldr	r3, [pc, #600]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003b04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b06:	f023 0107 	bic.w	r1, r3, #7
 8003b0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b10:	4a92      	ldr	r2, [pc, #584]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003b12:	430b      	orrs	r3, r1
 8003b14:	6553      	str	r3, [r2, #84]	@ 0x54
 8003b16:	e003      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b18:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b1c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b28:	f002 0304 	and.w	r3, r2, #4
 8003b2c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003b30:	2300      	movs	r3, #0
 8003b32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003b36:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003b3a:	460b      	mov	r3, r1
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	d044      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003b40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b48:	2b05      	cmp	r3, #5
 8003b4a:	d825      	bhi.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8003b4c:	a201      	add	r2, pc, #4	@ (adr r2, 8003b54 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8003b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b52:	bf00      	nop
 8003b54:	08003ba1 	.word	0x08003ba1
 8003b58:	08003b6d 	.word	0x08003b6d
 8003b5c:	08003b83 	.word	0x08003b83
 8003b60:	08003ba1 	.word	0x08003ba1
 8003b64:	08003ba1 	.word	0x08003ba1
 8003b68:	08003ba1 	.word	0x08003ba1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b70:	3308      	adds	r3, #8
 8003b72:	2101      	movs	r1, #1
 8003b74:	4618      	mov	r0, r3
 8003b76:	f000 fc43 	bl	8004400 <RCCEx_PLL2_Config>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003b80:	e00f      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b86:	3328      	adds	r3, #40	@ 0x28
 8003b88:	2101      	movs	r1, #1
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f000 fcea 	bl	8004564 <RCCEx_PLL3_Config>
 8003b90:	4603      	mov	r3, r0
 8003b92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003b96:	e004      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003b9e:	e000      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8003ba0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ba2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d10b      	bne.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003baa:	4b6c      	ldr	r3, [pc, #432]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003bac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bae:	f023 0107 	bic.w	r1, r3, #7
 8003bb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bba:	4a68      	ldr	r2, [pc, #416]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003bbc:	430b      	orrs	r3, r1
 8003bbe:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bc0:	e003      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bc2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003bc6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003bca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd2:	f002 0320 	and.w	r3, r2, #32
 8003bd6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003bda:	2300      	movs	r3, #0
 8003bdc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003be0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003be4:	460b      	mov	r3, r1
 8003be6:	4313      	orrs	r3, r2
 8003be8:	d055      	beq.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003bea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003bf2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003bf6:	d033      	beq.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8003bf8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003bfc:	d82c      	bhi.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003bfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c02:	d02f      	beq.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8003c04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c08:	d826      	bhi.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003c0a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003c0e:	d02b      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8003c10:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003c14:	d820      	bhi.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003c16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c1a:	d012      	beq.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8003c1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c20:	d81a      	bhi.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d022      	beq.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8003c26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c2a:	d115      	bne.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c30:	3308      	adds	r3, #8
 8003c32:	2100      	movs	r1, #0
 8003c34:	4618      	mov	r0, r3
 8003c36:	f000 fbe3 	bl	8004400 <RCCEx_PLL2_Config>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003c40:	e015      	b.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003c42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c46:	3328      	adds	r3, #40	@ 0x28
 8003c48:	2102      	movs	r1, #2
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f000 fc8a 	bl	8004564 <RCCEx_PLL3_Config>
 8003c50:	4603      	mov	r3, r0
 8003c52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003c56:	e00a      	b.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003c5e:	e006      	b.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003c60:	bf00      	nop
 8003c62:	e004      	b.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003c64:	bf00      	nop
 8003c66:	e002      	b.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003c68:	bf00      	nop
 8003c6a:	e000      	b.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003c6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c6e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d10b      	bne.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c76:	4b39      	ldr	r3, [pc, #228]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003c78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c7a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003c7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c82:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003c86:	4a35      	ldr	r2, [pc, #212]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003c88:	430b      	orrs	r3, r1
 8003c8a:	6553      	str	r3, [r2, #84]	@ 0x54
 8003c8c:	e003      	b.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c8e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c92:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003c96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c9e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003ca2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003cac:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003cb0:	460b      	mov	r3, r1
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	d058      	beq.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003cb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003cbe:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003cc2:	d033      	beq.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8003cc4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003cc8:	d82c      	bhi.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003cca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cce:	d02f      	beq.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8003cd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cd4:	d826      	bhi.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003cd6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003cda:	d02b      	beq.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8003cdc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003ce0:	d820      	bhi.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003ce2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ce6:	d012      	beq.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8003ce8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003cec:	d81a      	bhi.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d022      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8003cf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cf6:	d115      	bne.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003cf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cfc:	3308      	adds	r3, #8
 8003cfe:	2100      	movs	r1, #0
 8003d00:	4618      	mov	r0, r3
 8003d02:	f000 fb7d 	bl	8004400 <RCCEx_PLL2_Config>
 8003d06:	4603      	mov	r3, r0
 8003d08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003d0c:	e015      	b.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003d0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d12:	3328      	adds	r3, #40	@ 0x28
 8003d14:	2102      	movs	r1, #2
 8003d16:	4618      	mov	r0, r3
 8003d18:	f000 fc24 	bl	8004564 <RCCEx_PLL3_Config>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003d22:	e00a      	b.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003d2a:	e006      	b.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003d2c:	bf00      	nop
 8003d2e:	e004      	b.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003d30:	bf00      	nop
 8003d32:	e002      	b.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003d34:	bf00      	nop
 8003d36:	e000      	b.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8003d38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d3a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d10e      	bne.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003d42:	4b06      	ldr	r3, [pc, #24]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003d44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d46:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003d4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d52:	4a02      	ldr	r2, [pc, #8]	@ (8003d5c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003d54:	430b      	orrs	r3, r1
 8003d56:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d58:	e006      	b.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8003d5a:	bf00      	nop
 8003d5c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d64:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003d68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d70:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003d74:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003d78:	2300      	movs	r3, #0
 8003d7a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003d7e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003d82:	460b      	mov	r3, r1
 8003d84:	4313      	orrs	r3, r2
 8003d86:	d055      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003d88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d8c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d90:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003d94:	d033      	beq.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8003d96:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003d9a:	d82c      	bhi.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003d9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003da0:	d02f      	beq.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8003da2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003da6:	d826      	bhi.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003da8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003dac:	d02b      	beq.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8003dae:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003db2:	d820      	bhi.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003db4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003db8:	d012      	beq.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8003dba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003dbe:	d81a      	bhi.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d022      	beq.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8003dc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003dc8:	d115      	bne.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003dca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003dce:	3308      	adds	r3, #8
 8003dd0:	2100      	movs	r1, #0
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f000 fb14 	bl	8004400 <RCCEx_PLL2_Config>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003dde:	e015      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003de0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003de4:	3328      	adds	r3, #40	@ 0x28
 8003de6:	2102      	movs	r1, #2
 8003de8:	4618      	mov	r0, r3
 8003dea:	f000 fbbb 	bl	8004564 <RCCEx_PLL3_Config>
 8003dee:	4603      	mov	r3, r0
 8003df0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003df4:	e00a      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003dfc:	e006      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003dfe:	bf00      	nop
 8003e00:	e004      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003e02:	bf00      	nop
 8003e04:	e002      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003e06:	bf00      	nop
 8003e08:	e000      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003e0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d10b      	bne.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003e14:	4ba0      	ldr	r3, [pc, #640]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003e16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e18:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003e1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e20:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e24:	4a9c      	ldr	r2, [pc, #624]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003e26:	430b      	orrs	r3, r1
 8003e28:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e2a:	e003      	b.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e30:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8003e34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e3c:	f002 0308 	and.w	r3, r2, #8
 8003e40:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003e44:	2300      	movs	r3, #0
 8003e46:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003e4a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003e4e:	460b      	mov	r3, r1
 8003e50:	4313      	orrs	r3, r2
 8003e52:	d01e      	beq.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8003e54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e60:	d10c      	bne.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003e62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e66:	3328      	adds	r3, #40	@ 0x28
 8003e68:	2102      	movs	r1, #2
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f000 fb7a 	bl	8004564 <RCCEx_PLL3_Config>
 8003e70:	4603      	mov	r3, r0
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d002      	beq.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8003e7c:	4b86      	ldr	r3, [pc, #536]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003e7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e80:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003e84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e8c:	4a82      	ldr	r2, [pc, #520]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003e8e:	430b      	orrs	r3, r1
 8003e90:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003e92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e9a:	f002 0310 	and.w	r3, r2, #16
 8003e9e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003ea8:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003eac:	460b      	mov	r3, r1
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	d01e      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003eb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003eb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003eba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ebe:	d10c      	bne.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003ec0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ec4:	3328      	adds	r3, #40	@ 0x28
 8003ec6:	2102      	movs	r1, #2
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f000 fb4b 	bl	8004564 <RCCEx_PLL3_Config>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d002      	beq.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003eda:	4b6f      	ldr	r3, [pc, #444]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003edc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ede:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003ee2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ee6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003eea:	4a6b      	ldr	r2, [pc, #428]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003eec:	430b      	orrs	r3, r1
 8003eee:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ef0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ef8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003efc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003efe:	2300      	movs	r3, #0
 8003f00:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003f02:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003f06:	460b      	mov	r3, r1
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	d03e      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003f0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f10:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003f14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f18:	d022      	beq.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8003f1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f1e:	d81b      	bhi.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d003      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8003f24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f28:	d00b      	beq.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8003f2a:	e015      	b.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f30:	3308      	adds	r3, #8
 8003f32:	2100      	movs	r1, #0
 8003f34:	4618      	mov	r0, r3
 8003f36:	f000 fa63 	bl	8004400 <RCCEx_PLL2_Config>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003f40:	e00f      	b.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f46:	3328      	adds	r3, #40	@ 0x28
 8003f48:	2102      	movs	r1, #2
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f000 fb0a 	bl	8004564 <RCCEx_PLL3_Config>
 8003f50:	4603      	mov	r3, r0
 8003f52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003f56:	e004      	b.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003f5e:	e000      	b.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8003f60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f62:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d10b      	bne.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f6a:	4b4b      	ldr	r3, [pc, #300]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f6e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003f72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f76:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003f7a:	4a47      	ldr	r2, [pc, #284]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003f7c:	430b      	orrs	r3, r1
 8003f7e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f80:	e003      	b.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f82:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f86:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003f8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f92:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003f96:	673b      	str	r3, [r7, #112]	@ 0x70
 8003f98:	2300      	movs	r3, #0
 8003f9a:	677b      	str	r3, [r7, #116]	@ 0x74
 8003f9c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	d03b      	beq.n	800401e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003fa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003faa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003fae:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003fb2:	d01f      	beq.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8003fb4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003fb8:	d818      	bhi.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8003fba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003fbe:	d003      	beq.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8003fc0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003fc4:	d007      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8003fc6:	e011      	b.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fc8:	4b33      	ldr	r3, [pc, #204]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fcc:	4a32      	ldr	r2, [pc, #200]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003fce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fd2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003fd4:	e00f      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003fd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003fda:	3328      	adds	r3, #40	@ 0x28
 8003fdc:	2101      	movs	r1, #1
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f000 fac0 	bl	8004564 <RCCEx_PLL3_Config>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8003fea:	e004      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003ff2:	e000      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8003ff4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ff6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d10b      	bne.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ffe:	4b26      	ldr	r3, [pc, #152]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004000:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004002:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004006:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800400a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800400e:	4a22      	ldr	r2, [pc, #136]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004010:	430b      	orrs	r3, r1
 8004012:	6553      	str	r3, [r2, #84]	@ 0x54
 8004014:	e003      	b.n	800401e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004016:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800401a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800401e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004026:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800402a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800402c:	2300      	movs	r3, #0
 800402e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004030:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004034:	460b      	mov	r3, r1
 8004036:	4313      	orrs	r3, r2
 8004038:	d034      	beq.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800403a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800403e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004040:	2b00      	cmp	r3, #0
 8004042:	d003      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8004044:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004048:	d007      	beq.n	800405a <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800404a:	e011      	b.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800404c:	4b12      	ldr	r3, [pc, #72]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800404e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004050:	4a11      	ldr	r2, [pc, #68]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004052:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004056:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004058:	e00e      	b.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800405a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800405e:	3308      	adds	r3, #8
 8004060:	2102      	movs	r1, #2
 8004062:	4618      	mov	r0, r3
 8004064:	f000 f9cc 	bl	8004400 <RCCEx_PLL2_Config>
 8004068:	4603      	mov	r3, r0
 800406a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800406e:	e003      	b.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004076:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004078:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800407c:	2b00      	cmp	r3, #0
 800407e:	d10d      	bne.n	800409c <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004080:	4b05      	ldr	r3, [pc, #20]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004082:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004084:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004088:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800408c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800408e:	4a02      	ldr	r2, [pc, #8]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004090:	430b      	orrs	r3, r1
 8004092:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004094:	e006      	b.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8004096:	bf00      	nop
 8004098:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800409c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80040a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80040a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ac:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80040b0:	663b      	str	r3, [r7, #96]	@ 0x60
 80040b2:	2300      	movs	r3, #0
 80040b4:	667b      	str	r3, [r7, #100]	@ 0x64
 80040b6:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80040ba:	460b      	mov	r3, r1
 80040bc:	4313      	orrs	r3, r2
 80040be:	d00c      	beq.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80040c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040c4:	3328      	adds	r3, #40	@ 0x28
 80040c6:	2102      	movs	r1, #2
 80040c8:	4618      	mov	r0, r3
 80040ca:	f000 fa4b 	bl	8004564 <RCCEx_PLL3_Config>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d002      	beq.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80040da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040e2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80040e6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80040e8:	2300      	movs	r3, #0
 80040ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80040ec:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80040f0:	460b      	mov	r3, r1
 80040f2:	4313      	orrs	r3, r2
 80040f4:	d036      	beq.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80040f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80040fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004100:	d018      	beq.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8004102:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004106:	d811      	bhi.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8004108:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800410c:	d014      	beq.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800410e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004112:	d80b      	bhi.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8004114:	2b00      	cmp	r3, #0
 8004116:	d011      	beq.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8004118:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800411c:	d106      	bne.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800411e:	4bb7      	ldr	r3, [pc, #732]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004122:	4ab6      	ldr	r2, [pc, #728]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004124:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004128:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800412a:	e008      	b.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004132:	e004      	b.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004134:	bf00      	nop
 8004136:	e002      	b.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004138:	bf00      	nop
 800413a:	e000      	b.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800413c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800413e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004142:	2b00      	cmp	r3, #0
 8004144:	d10a      	bne.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004146:	4bad      	ldr	r3, [pc, #692]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004148:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800414a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800414e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004152:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004154:	4aa9      	ldr	r2, [pc, #676]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004156:	430b      	orrs	r3, r1
 8004158:	6553      	str	r3, [r2, #84]	@ 0x54
 800415a:	e003      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800415c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004160:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004164:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800416c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004170:	653b      	str	r3, [r7, #80]	@ 0x50
 8004172:	2300      	movs	r3, #0
 8004174:	657b      	str	r3, [r7, #84]	@ 0x54
 8004176:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800417a:	460b      	mov	r3, r1
 800417c:	4313      	orrs	r3, r2
 800417e:	d009      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004180:	4b9e      	ldr	r3, [pc, #632]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004182:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004184:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004188:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800418c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800418e:	4a9b      	ldr	r2, [pc, #620]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004190:	430b      	orrs	r3, r1
 8004192:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004194:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800419c:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80041a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80041a2:	2300      	movs	r3, #0
 80041a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041a6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80041aa:	460b      	mov	r3, r1
 80041ac:	4313      	orrs	r3, r2
 80041ae:	d009      	beq.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80041b0:	4b92      	ldr	r3, [pc, #584]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80041b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041b4:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80041b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041be:	4a8f      	ldr	r2, [pc, #572]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80041c0:	430b      	orrs	r3, r1
 80041c2:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80041c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041cc:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80041d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80041d2:	2300      	movs	r3, #0
 80041d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80041d6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80041da:	460b      	mov	r3, r1
 80041dc:	4313      	orrs	r3, r2
 80041de:	d00e      	beq.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80041e0:	4b86      	ldr	r3, [pc, #536]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80041e2:	691b      	ldr	r3, [r3, #16]
 80041e4:	4a85      	ldr	r2, [pc, #532]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80041e6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80041ea:	6113      	str	r3, [r2, #16]
 80041ec:	4b83      	ldr	r3, [pc, #524]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80041ee:	6919      	ldr	r1, [r3, #16]
 80041f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041f4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80041f8:	4a80      	ldr	r2, [pc, #512]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80041fa:	430b      	orrs	r3, r1
 80041fc:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80041fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004206:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800420a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800420c:	2300      	movs	r3, #0
 800420e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004210:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004214:	460b      	mov	r3, r1
 8004216:	4313      	orrs	r3, r2
 8004218:	d009      	beq.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800421a:	4b78      	ldr	r3, [pc, #480]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800421c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800421e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004222:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004226:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004228:	4a74      	ldr	r2, [pc, #464]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800422a:	430b      	orrs	r3, r1
 800422c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800422e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004236:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800423a:	633b      	str	r3, [r7, #48]	@ 0x30
 800423c:	2300      	movs	r3, #0
 800423e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004240:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004244:	460b      	mov	r3, r1
 8004246:	4313      	orrs	r3, r2
 8004248:	d00a      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800424a:	4b6c      	ldr	r3, [pc, #432]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800424c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800424e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004252:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800425a:	4a68      	ldr	r2, [pc, #416]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800425c:	430b      	orrs	r3, r1
 800425e:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004260:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004268:	2100      	movs	r1, #0
 800426a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800426c:	f003 0301 	and.w	r3, r3, #1
 8004270:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004272:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004276:	460b      	mov	r3, r1
 8004278:	4313      	orrs	r3, r2
 800427a:	d011      	beq.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800427c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004280:	3308      	adds	r3, #8
 8004282:	2100      	movs	r1, #0
 8004284:	4618      	mov	r0, r3
 8004286:	f000 f8bb 	bl	8004400 <RCCEx_PLL2_Config>
 800428a:	4603      	mov	r3, r0
 800428c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004290:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004294:	2b00      	cmp	r3, #0
 8004296:	d003      	beq.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004298:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800429c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80042a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a8:	2100      	movs	r1, #0
 80042aa:	6239      	str	r1, [r7, #32]
 80042ac:	f003 0302 	and.w	r3, r3, #2
 80042b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80042b2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80042b6:	460b      	mov	r3, r1
 80042b8:	4313      	orrs	r3, r2
 80042ba:	d011      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80042bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042c0:	3308      	adds	r3, #8
 80042c2:	2101      	movs	r1, #1
 80042c4:	4618      	mov	r0, r3
 80042c6:	f000 f89b 	bl	8004400 <RCCEx_PLL2_Config>
 80042ca:	4603      	mov	r3, r0
 80042cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80042d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d003      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80042dc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80042e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e8:	2100      	movs	r1, #0
 80042ea:	61b9      	str	r1, [r7, #24]
 80042ec:	f003 0304 	and.w	r3, r3, #4
 80042f0:	61fb      	str	r3, [r7, #28]
 80042f2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80042f6:	460b      	mov	r3, r1
 80042f8:	4313      	orrs	r3, r2
 80042fa:	d011      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80042fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004300:	3308      	adds	r3, #8
 8004302:	2102      	movs	r1, #2
 8004304:	4618      	mov	r0, r3
 8004306:	f000 f87b 	bl	8004400 <RCCEx_PLL2_Config>
 800430a:	4603      	mov	r3, r0
 800430c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004310:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004314:	2b00      	cmp	r3, #0
 8004316:	d003      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004318:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800431c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004320:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004328:	2100      	movs	r1, #0
 800432a:	6139      	str	r1, [r7, #16]
 800432c:	f003 0308 	and.w	r3, r3, #8
 8004330:	617b      	str	r3, [r7, #20]
 8004332:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004336:	460b      	mov	r3, r1
 8004338:	4313      	orrs	r3, r2
 800433a:	d011      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800433c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004340:	3328      	adds	r3, #40	@ 0x28
 8004342:	2100      	movs	r1, #0
 8004344:	4618      	mov	r0, r3
 8004346:	f000 f90d 	bl	8004564 <RCCEx_PLL3_Config>
 800434a:	4603      	mov	r3, r0
 800434c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8004350:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004354:	2b00      	cmp	r3, #0
 8004356:	d003      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004358:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800435c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004360:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004368:	2100      	movs	r1, #0
 800436a:	60b9      	str	r1, [r7, #8]
 800436c:	f003 0310 	and.w	r3, r3, #16
 8004370:	60fb      	str	r3, [r7, #12]
 8004372:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004376:	460b      	mov	r3, r1
 8004378:	4313      	orrs	r3, r2
 800437a:	d011      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800437c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004380:	3328      	adds	r3, #40	@ 0x28
 8004382:	2101      	movs	r1, #1
 8004384:	4618      	mov	r0, r3
 8004386:	f000 f8ed 	bl	8004564 <RCCEx_PLL3_Config>
 800438a:	4603      	mov	r3, r0
 800438c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004390:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004394:	2b00      	cmp	r3, #0
 8004396:	d003      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004398:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800439c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80043a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043a8:	2100      	movs	r1, #0
 80043aa:	6039      	str	r1, [r7, #0]
 80043ac:	f003 0320 	and.w	r3, r3, #32
 80043b0:	607b      	str	r3, [r7, #4]
 80043b2:	e9d7 1200 	ldrd	r1, r2, [r7]
 80043b6:	460b      	mov	r3, r1
 80043b8:	4313      	orrs	r3, r2
 80043ba:	d011      	beq.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80043bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043c0:	3328      	adds	r3, #40	@ 0x28
 80043c2:	2102      	movs	r1, #2
 80043c4:	4618      	mov	r0, r3
 80043c6:	f000 f8cd 	bl	8004564 <RCCEx_PLL3_Config>
 80043ca:	4603      	mov	r3, r0
 80043cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80043d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d003      	beq.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80043dc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 80043e0:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d101      	bne.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80043e8:	2300      	movs	r3, #0
 80043ea:	e000      	b.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80043f4:	46bd      	mov	sp, r7
 80043f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043fa:	bf00      	nop
 80043fc:	58024400 	.word	0x58024400

08004400 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800440a:	2300      	movs	r3, #0
 800440c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800440e:	4b53      	ldr	r3, [pc, #332]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 8004410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004412:	f003 0303 	and.w	r3, r3, #3
 8004416:	2b03      	cmp	r3, #3
 8004418:	d101      	bne.n	800441e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	e099      	b.n	8004552 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800441e:	4b4f      	ldr	r3, [pc, #316]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a4e      	ldr	r2, [pc, #312]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 8004424:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004428:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800442a:	f7fd f945 	bl	80016b8 <HAL_GetTick>
 800442e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004430:	e008      	b.n	8004444 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004432:	f7fd f941 	bl	80016b8 <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d901      	bls.n	8004444 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e086      	b.n	8004552 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004444:	4b45      	ldr	r3, [pc, #276]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800444c:	2b00      	cmp	r3, #0
 800444e:	d1f0      	bne.n	8004432 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004450:	4b42      	ldr	r3, [pc, #264]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 8004452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004454:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	031b      	lsls	r3, r3, #12
 800445e:	493f      	ldr	r1, [pc, #252]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 8004460:	4313      	orrs	r3, r2
 8004462:	628b      	str	r3, [r1, #40]	@ 0x28
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	3b01      	subs	r3, #1
 800446a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	3b01      	subs	r3, #1
 8004474:	025b      	lsls	r3, r3, #9
 8004476:	b29b      	uxth	r3, r3
 8004478:	431a      	orrs	r2, r3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	3b01      	subs	r3, #1
 8004480:	041b      	lsls	r3, r3, #16
 8004482:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004486:	431a      	orrs	r2, r3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	691b      	ldr	r3, [r3, #16]
 800448c:	3b01      	subs	r3, #1
 800448e:	061b      	lsls	r3, r3, #24
 8004490:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004494:	4931      	ldr	r1, [pc, #196]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 8004496:	4313      	orrs	r3, r2
 8004498:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800449a:	4b30      	ldr	r3, [pc, #192]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 800449c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800449e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	695b      	ldr	r3, [r3, #20]
 80044a6:	492d      	ldr	r1, [pc, #180]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80044ac:	4b2b      	ldr	r3, [pc, #172]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 80044ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b0:	f023 0220 	bic.w	r2, r3, #32
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	4928      	ldr	r1, [pc, #160]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 80044ba:	4313      	orrs	r3, r2
 80044bc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80044be:	4b27      	ldr	r3, [pc, #156]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 80044c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c2:	4a26      	ldr	r2, [pc, #152]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 80044c4:	f023 0310 	bic.w	r3, r3, #16
 80044c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80044ca:	4b24      	ldr	r3, [pc, #144]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 80044cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044ce:	4b24      	ldr	r3, [pc, #144]	@ (8004560 <RCCEx_PLL2_Config+0x160>)
 80044d0:	4013      	ands	r3, r2
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	69d2      	ldr	r2, [r2, #28]
 80044d6:	00d2      	lsls	r2, r2, #3
 80044d8:	4920      	ldr	r1, [pc, #128]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 80044da:	4313      	orrs	r3, r2
 80044dc:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80044de:	4b1f      	ldr	r3, [pc, #124]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 80044e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e2:	4a1e      	ldr	r2, [pc, #120]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 80044e4:	f043 0310 	orr.w	r3, r3, #16
 80044e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d106      	bne.n	80044fe <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80044f0:	4b1a      	ldr	r3, [pc, #104]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 80044f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044f4:	4a19      	ldr	r2, [pc, #100]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 80044f6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80044fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80044fc:	e00f      	b.n	800451e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	2b01      	cmp	r3, #1
 8004502:	d106      	bne.n	8004512 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004504:	4b15      	ldr	r3, [pc, #84]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 8004506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004508:	4a14      	ldr	r2, [pc, #80]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 800450a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800450e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004510:	e005      	b.n	800451e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004512:	4b12      	ldr	r3, [pc, #72]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 8004514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004516:	4a11      	ldr	r2, [pc, #68]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 8004518:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800451c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800451e:	4b0f      	ldr	r3, [pc, #60]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a0e      	ldr	r2, [pc, #56]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 8004524:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004528:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800452a:	f7fd f8c5 	bl	80016b8 <HAL_GetTick>
 800452e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004530:	e008      	b.n	8004544 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004532:	f7fd f8c1 	bl	80016b8 <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	2b02      	cmp	r3, #2
 800453e:	d901      	bls.n	8004544 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004540:	2303      	movs	r3, #3
 8004542:	e006      	b.n	8004552 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004544:	4b05      	ldr	r3, [pc, #20]	@ (800455c <RCCEx_PLL2_Config+0x15c>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800454c:	2b00      	cmp	r3, #0
 800454e:	d0f0      	beq.n	8004532 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004550:	7bfb      	ldrb	r3, [r7, #15]
}
 8004552:	4618      	mov	r0, r3
 8004554:	3710      	adds	r7, #16
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	58024400 	.word	0x58024400
 8004560:	ffff0007 	.word	0xffff0007

08004564 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b084      	sub	sp, #16
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
 800456c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800456e:	2300      	movs	r3, #0
 8004570:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004572:	4b53      	ldr	r3, [pc, #332]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004576:	f003 0303 	and.w	r3, r3, #3
 800457a:	2b03      	cmp	r3, #3
 800457c:	d101      	bne.n	8004582 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e099      	b.n	80046b6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004582:	4b4f      	ldr	r3, [pc, #316]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a4e      	ldr	r2, [pc, #312]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004588:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800458c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800458e:	f7fd f893 	bl	80016b8 <HAL_GetTick>
 8004592:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004594:	e008      	b.n	80045a8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004596:	f7fd f88f 	bl	80016b8 <HAL_GetTick>
 800459a:	4602      	mov	r2, r0
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	1ad3      	subs	r3, r2, r3
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d901      	bls.n	80045a8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	e086      	b.n	80046b6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80045a8:	4b45      	ldr	r3, [pc, #276]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d1f0      	bne.n	8004596 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80045b4:	4b42      	ldr	r3, [pc, #264]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 80045b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045b8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	051b      	lsls	r3, r3, #20
 80045c2:	493f      	ldr	r1, [pc, #252]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 80045c4:	4313      	orrs	r3, r2
 80045c6:	628b      	str	r3, [r1, #40]	@ 0x28
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	3b01      	subs	r3, #1
 80045ce:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	3b01      	subs	r3, #1
 80045d8:	025b      	lsls	r3, r3, #9
 80045da:	b29b      	uxth	r3, r3
 80045dc:	431a      	orrs	r2, r3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	3b01      	subs	r3, #1
 80045e4:	041b      	lsls	r3, r3, #16
 80045e6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80045ea:	431a      	orrs	r2, r3
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	691b      	ldr	r3, [r3, #16]
 80045f0:	3b01      	subs	r3, #1
 80045f2:	061b      	lsls	r3, r3, #24
 80045f4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80045f8:	4931      	ldr	r1, [pc, #196]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 80045fa:	4313      	orrs	r3, r2
 80045fc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80045fe:	4b30      	ldr	r3, [pc, #192]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004602:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	695b      	ldr	r3, [r3, #20]
 800460a:	492d      	ldr	r1, [pc, #180]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 800460c:	4313      	orrs	r3, r2
 800460e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004610:	4b2b      	ldr	r3, [pc, #172]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004614:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	699b      	ldr	r3, [r3, #24]
 800461c:	4928      	ldr	r1, [pc, #160]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 800461e:	4313      	orrs	r3, r2
 8004620:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004622:	4b27      	ldr	r3, [pc, #156]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004626:	4a26      	ldr	r2, [pc, #152]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004628:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800462c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800462e:	4b24      	ldr	r3, [pc, #144]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004630:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004632:	4b24      	ldr	r3, [pc, #144]	@ (80046c4 <RCCEx_PLL3_Config+0x160>)
 8004634:	4013      	ands	r3, r2
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	69d2      	ldr	r2, [r2, #28]
 800463a:	00d2      	lsls	r2, r2, #3
 800463c:	4920      	ldr	r1, [pc, #128]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 800463e:	4313      	orrs	r3, r2
 8004640:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004642:	4b1f      	ldr	r3, [pc, #124]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004646:	4a1e      	ldr	r2, [pc, #120]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004648:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800464c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d106      	bne.n	8004662 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004654:	4b1a      	ldr	r3, [pc, #104]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004658:	4a19      	ldr	r2, [pc, #100]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 800465a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800465e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004660:	e00f      	b.n	8004682 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	2b01      	cmp	r3, #1
 8004666:	d106      	bne.n	8004676 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004668:	4b15      	ldr	r3, [pc, #84]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 800466a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800466c:	4a14      	ldr	r2, [pc, #80]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 800466e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004672:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004674:	e005      	b.n	8004682 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004676:	4b12      	ldr	r3, [pc, #72]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800467a:	4a11      	ldr	r2, [pc, #68]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 800467c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004680:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004682:	4b0f      	ldr	r3, [pc, #60]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a0e      	ldr	r2, [pc, #56]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 8004688:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800468c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800468e:	f7fd f813 	bl	80016b8 <HAL_GetTick>
 8004692:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004694:	e008      	b.n	80046a8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004696:	f7fd f80f 	bl	80016b8 <HAL_GetTick>
 800469a:	4602      	mov	r2, r0
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	1ad3      	subs	r3, r2, r3
 80046a0:	2b02      	cmp	r3, #2
 80046a2:	d901      	bls.n	80046a8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80046a4:	2303      	movs	r3, #3
 80046a6:	e006      	b.n	80046b6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80046a8:	4b05      	ldr	r3, [pc, #20]	@ (80046c0 <RCCEx_PLL3_Config+0x15c>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d0f0      	beq.n	8004696 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80046b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3710      	adds	r7, #16
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	58024400 	.word	0x58024400
 80046c4:	ffff0007 	.word	0xffff0007

080046c8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d101      	bne.n	80046da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	e10f      	b.n	80048fa <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a87      	ldr	r2, [pc, #540]	@ (8004904 <HAL_SPI_Init+0x23c>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d00f      	beq.n	800470a <HAL_SPI_Init+0x42>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a86      	ldr	r2, [pc, #536]	@ (8004908 <HAL_SPI_Init+0x240>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d00a      	beq.n	800470a <HAL_SPI_Init+0x42>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a84      	ldr	r2, [pc, #528]	@ (800490c <HAL_SPI_Init+0x244>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d005      	beq.n	800470a <HAL_SPI_Init+0x42>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	2b0f      	cmp	r3, #15
 8004704:	d901      	bls.n	800470a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e0f7      	b.n	80048fa <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f001 fd9e 	bl	800624c <SPI_GetPacketSize>
 8004710:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a7b      	ldr	r2, [pc, #492]	@ (8004904 <HAL_SPI_Init+0x23c>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d00c      	beq.n	8004736 <HAL_SPI_Init+0x6e>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a79      	ldr	r2, [pc, #484]	@ (8004908 <HAL_SPI_Init+0x240>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d007      	beq.n	8004736 <HAL_SPI_Init+0x6e>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a78      	ldr	r2, [pc, #480]	@ (800490c <HAL_SPI_Init+0x244>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d002      	beq.n	8004736 <HAL_SPI_Init+0x6e>
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2b08      	cmp	r3, #8
 8004734:	d811      	bhi.n	800475a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800473a:	4a72      	ldr	r2, [pc, #456]	@ (8004904 <HAL_SPI_Init+0x23c>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d009      	beq.n	8004754 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a70      	ldr	r2, [pc, #448]	@ (8004908 <HAL_SPI_Init+0x240>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d004      	beq.n	8004754 <HAL_SPI_Init+0x8c>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a6f      	ldr	r2, [pc, #444]	@ (800490c <HAL_SPI_Init+0x244>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d104      	bne.n	800475e <HAL_SPI_Init+0x96>
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2b10      	cmp	r3, #16
 8004758:	d901      	bls.n	800475e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e0cd      	b.n	80048fa <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004764:	b2db      	uxtb	r3, r3
 8004766:	2b00      	cmp	r3, #0
 8004768:	d106      	bne.n	8004778 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f7fc fcb2 	bl	80010dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2202      	movs	r2, #2
 800477c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f022 0201 	bic.w	r2, r2, #1
 800478e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800479a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	699b      	ldr	r3, [r3, #24]
 80047a0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80047a4:	d119      	bne.n	80047da <HAL_SPI_Init+0x112>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047ae:	d103      	bne.n	80047b8 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d008      	beq.n	80047ca <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d10c      	bne.n	80047da <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80047c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80047c8:	d107      	bne.n	80047da <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80047d8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d00f      	beq.n	8004806 <HAL_SPI_Init+0x13e>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	2b06      	cmp	r3, #6
 80047ec:	d90b      	bls.n	8004806 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	430a      	orrs	r2, r1
 8004802:	601a      	str	r2, [r3, #0]
 8004804:	e007      	b.n	8004816 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004814:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	69da      	ldr	r2, [r3, #28]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800481e:	431a      	orrs	r2, r3
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	431a      	orrs	r2, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004828:	ea42 0103 	orr.w	r1, r2, r3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	68da      	ldr	r2, [r3, #12]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	430a      	orrs	r2, r1
 8004836:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004840:	431a      	orrs	r2, r3
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004846:	431a      	orrs	r2, r3
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	699b      	ldr	r3, [r3, #24]
 800484c:	431a      	orrs	r2, r3
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	431a      	orrs	r2, r3
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	695b      	ldr	r3, [r3, #20]
 8004858:	431a      	orrs	r2, r3
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a1b      	ldr	r3, [r3, #32]
 800485e:	431a      	orrs	r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	431a      	orrs	r2, r3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800486a:	431a      	orrs	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	431a      	orrs	r2, r3
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004876:	ea42 0103 	orr.w	r1, r2, r3
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	430a      	orrs	r2, r1
 8004884:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d113      	bne.n	80048b6 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048a0:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80048b4:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f022 0201 	bic.w	r2, r2, #1
 80048c4:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d00a      	beq.n	80048e8 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	430a      	orrs	r2, r1
 80048e6:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80048f8:	2300      	movs	r3, #0
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3710      	adds	r7, #16
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	40013000 	.word	0x40013000
 8004908:	40003800 	.word	0x40003800
 800490c:	40003c00 	.word	0x40003c00

08004910 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b088      	sub	sp, #32
 8004914:	af02      	add	r7, sp, #8
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	603b      	str	r3, [r7, #0]
 800491c:	4613      	mov	r3, r2
 800491e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	3320      	adds	r3, #32
 8004926:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004928:	f7fc fec6 	bl	80016b8 <HAL_GetTick>
 800492c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004934:	b2db      	uxtb	r3, r3
 8004936:	2b01      	cmp	r3, #1
 8004938:	d001      	beq.n	800493e <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800493a:	2302      	movs	r3, #2
 800493c:	e1d1      	b.n	8004ce2 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d002      	beq.n	800494a <HAL_SPI_Transmit+0x3a>
 8004944:	88fb      	ldrh	r3, [r7, #6]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d101      	bne.n	800494e <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e1c9      	b.n	8004ce2 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004954:	2b01      	cmp	r3, #1
 8004956:	d101      	bne.n	800495c <HAL_SPI_Transmit+0x4c>
 8004958:	2302      	movs	r3, #2
 800495a:	e1c2      	b.n	8004ce2 <HAL_SPI_Transmit+0x3d2>
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2203      	movs	r2, #3
 8004968:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2200      	movs	r2, #0
 8004970:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	68ba      	ldr	r2, [r7, #8]
 8004978:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	88fa      	ldrh	r2, [r7, #6]
 800497e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	88fa      	ldrh	r2, [r7, #6]
 8004986:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2200      	movs	r2, #0
 800498e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2200      	movs	r2, #0
 8004994:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2200      	movs	r2, #0
 800499c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2200      	movs	r2, #0
 80049a4:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2200      	movs	r2, #0
 80049aa:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80049b4:	d108      	bne.n	80049c8 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80049c4:	601a      	str	r2, [r3, #0]
 80049c6:	e009      	b.n	80049dc <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80049da:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	685a      	ldr	r2, [r3, #4]
 80049e2:	4b96      	ldr	r3, [pc, #600]	@ (8004c3c <HAL_SPI_Transmit+0x32c>)
 80049e4:	4013      	ands	r3, r2
 80049e6:	88f9      	ldrh	r1, [r7, #6]
 80049e8:	68fa      	ldr	r2, [r7, #12]
 80049ea:	6812      	ldr	r2, [r2, #0]
 80049ec:	430b      	orrs	r3, r1
 80049ee:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f042 0201 	orr.w	r2, r2, #1
 80049fe:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a08:	d107      	bne.n	8004a1a <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a18:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	2b0f      	cmp	r3, #15
 8004a20:	d947      	bls.n	8004ab2 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8004a22:	e03f      	b.n	8004aa4 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	695b      	ldr	r3, [r3, #20]
 8004a2a:	f003 0302 	and.w	r3, r3, #2
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d114      	bne.n	8004a5c <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	6812      	ldr	r2, [r2, #0]
 8004a3c:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a42:	1d1a      	adds	r2, r3, #4
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	3b01      	subs	r3, #1
 8004a52:	b29a      	uxth	r2, r3
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004a5a:	e023      	b.n	8004aa4 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a5c:	f7fc fe2c 	bl	80016b8 <HAL_GetTick>
 8004a60:	4602      	mov	r2, r0
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	1ad3      	subs	r3, r2, r3
 8004a66:	683a      	ldr	r2, [r7, #0]
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d803      	bhi.n	8004a74 <HAL_SPI_Transmit+0x164>
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a72:	d102      	bne.n	8004a7a <HAL_SPI_Transmit+0x16a>
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d114      	bne.n	8004aa4 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004a7a:	68f8      	ldr	r0, [r7, #12]
 8004a7c:	f001 fb18 	bl	80060b0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a86:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8004aa0:	2303      	movs	r3, #3
 8004aa2:	e11e      	b.n	8004ce2 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d1b9      	bne.n	8004a24 <HAL_SPI_Transmit+0x114>
 8004ab0:	e0f1      	b.n	8004c96 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	68db      	ldr	r3, [r3, #12]
 8004ab6:	2b07      	cmp	r3, #7
 8004ab8:	f240 80e6 	bls.w	8004c88 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8004abc:	e05d      	b.n	8004b7a <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	695b      	ldr	r3, [r3, #20]
 8004ac4:	f003 0302 	and.w	r3, r3, #2
 8004ac8:	2b02      	cmp	r3, #2
 8004aca:	d132      	bne.n	8004b32 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	d918      	bls.n	8004b0a <HAL_SPI_Transmit+0x1fa>
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d014      	beq.n	8004b0a <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	6812      	ldr	r2, [r2, #0]
 8004aea:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004af0:	1d1a      	adds	r2, r3, #4
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	3b02      	subs	r3, #2
 8004b00:	b29a      	uxth	r2, r3
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004b08:	e037      	b.n	8004b7a <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b0e:	881a      	ldrh	r2, [r3, #0]
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b18:	1c9a      	adds	r2, r3, #2
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	3b01      	subs	r3, #1
 8004b28:	b29a      	uxth	r2, r3
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004b30:	e023      	b.n	8004b7a <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b32:	f7fc fdc1 	bl	80016b8 <HAL_GetTick>
 8004b36:	4602      	mov	r2, r0
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	1ad3      	subs	r3, r2, r3
 8004b3c:	683a      	ldr	r2, [r7, #0]
 8004b3e:	429a      	cmp	r2, r3
 8004b40:	d803      	bhi.n	8004b4a <HAL_SPI_Transmit+0x23a>
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b48:	d102      	bne.n	8004b50 <HAL_SPI_Transmit+0x240>
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d114      	bne.n	8004b7a <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004b50:	68f8      	ldr	r0, [r7, #12]
 8004b52:	f001 faad 	bl	80060b0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b5c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2201      	movs	r2, #1
 8004b6a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8004b76:	2303      	movs	r3, #3
 8004b78:	e0b3      	b.n	8004ce2 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d19b      	bne.n	8004abe <HAL_SPI_Transmit+0x1ae>
 8004b86:	e086      	b.n	8004c96 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	695b      	ldr	r3, [r3, #20]
 8004b8e:	f003 0302 	and.w	r3, r3, #2
 8004b92:	2b02      	cmp	r3, #2
 8004b94:	d154      	bne.n	8004c40 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	2b03      	cmp	r3, #3
 8004ba0:	d918      	bls.n	8004bd4 <HAL_SPI_Transmit+0x2c4>
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ba6:	2b40      	cmp	r3, #64	@ 0x40
 8004ba8:	d914      	bls.n	8004bd4 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	6812      	ldr	r2, [r2, #0]
 8004bb4:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bba:	1d1a      	adds	r2, r3, #4
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004bc6:	b29b      	uxth	r3, r3
 8004bc8:	3b04      	subs	r3, #4
 8004bca:	b29a      	uxth	r2, r3
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004bd2:	e059      	b.n	8004c88 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004bda:	b29b      	uxth	r3, r3
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d917      	bls.n	8004c10 <HAL_SPI_Transmit+0x300>
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d013      	beq.n	8004c10 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bec:	881a      	ldrh	r2, [r3, #0]
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bf6:	1c9a      	adds	r2, r3, #2
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004c02:	b29b      	uxth	r3, r3
 8004c04:	3b02      	subs	r3, #2
 8004c06:	b29a      	uxth	r2, r3
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004c0e:	e03b      	b.n	8004c88 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	3320      	adds	r3, #32
 8004c1a:	7812      	ldrb	r2, [r2, #0]
 8004c1c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c22:	1c5a      	adds	r2, r3, #1
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004c2e:	b29b      	uxth	r3, r3
 8004c30:	3b01      	subs	r3, #1
 8004c32:	b29a      	uxth	r2, r3
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8004c3a:	e025      	b.n	8004c88 <HAL_SPI_Transmit+0x378>
 8004c3c:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c40:	f7fc fd3a 	bl	80016b8 <HAL_GetTick>
 8004c44:	4602      	mov	r2, r0
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	683a      	ldr	r2, [r7, #0]
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d803      	bhi.n	8004c58 <HAL_SPI_Transmit+0x348>
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c56:	d102      	bne.n	8004c5e <HAL_SPI_Transmit+0x34e>
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d114      	bne.n	8004c88 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004c5e:	68f8      	ldr	r0, [r7, #12]
 8004c60:	f001 fa26 	bl	80060b0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c6a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2201      	movs	r2, #1
 8004c78:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8004c84:	2303      	movs	r3, #3
 8004c86:	e02c      	b.n	8004ce2 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	f47f af79 	bne.w	8004b88 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	9300      	str	r3, [sp, #0]
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	2108      	movs	r1, #8
 8004ca0:	68f8      	ldr	r0, [r7, #12]
 8004ca2:	f001 faa5 	bl	80061f0 <SPI_WaitOnFlagUntilTimeout>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d007      	beq.n	8004cbc <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cb2:	f043 0220 	orr.w	r2, r3, #32
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8004cbc:	68f8      	ldr	r0, [r7, #12]
 8004cbe:	f001 f9f7 	bl	80060b0 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d001      	beq.n	8004ce0 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8004cdc:	2301      	movs	r3, #1
 8004cde:	e000      	b.n	8004ce2 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8004ce0:	2300      	movs	r3, #0
  }
}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	3718      	adds	r7, #24
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop

08004cec <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b088      	sub	sp, #32
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	60f8      	str	r0, [r7, #12]
 8004cf4:	60b9      	str	r1, [r7, #8]
 8004cf6:	603b      	str	r3, [r7, #0]
 8004cf8:	4613      	mov	r3, r2
 8004cfa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d00:	095b      	lsrs	r3, r3, #5
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	3301      	adds	r3, #1
 8004d06:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	3330      	adds	r3, #48	@ 0x30
 8004d0e:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d10:	f7fc fcd2 	bl	80016b8 <HAL_GetTick>
 8004d14:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	2b01      	cmp	r3, #1
 8004d20:	d001      	beq.n	8004d26 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 8004d22:	2302      	movs	r3, #2
 8004d24:	e250      	b.n	80051c8 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d002      	beq.n	8004d32 <HAL_SPI_Receive+0x46>
 8004d2c:	88fb      	ldrh	r3, [r7, #6]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d101      	bne.n	8004d36 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e248      	b.n	80051c8 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d101      	bne.n	8004d44 <HAL_SPI_Receive+0x58>
 8004d40:	2302      	movs	r3, #2
 8004d42:	e241      	b.n	80051c8 <HAL_SPI_Receive+0x4dc>
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2204      	movs	r2, #4
 8004d50:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2200      	movs	r2, #0
 8004d58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	68ba      	ldr	r2, [r7, #8]
 8004d60:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	88fa      	ldrh	r2, [r7, #6]
 8004d66:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	88fa      	ldrh	r2, [r7, #6]
 8004d6e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2200      	movs	r2, #0
 8004d76:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2200      	movs	r2, #0
 8004d92:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8004d9c:	d108      	bne.n	8004db0 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004dac:	601a      	str	r2, [r3, #0]
 8004dae:	e009      	b.n	8004dc4 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	68db      	ldr	r3, [r3, #12]
 8004db6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004dc2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	685a      	ldr	r2, [r3, #4]
 8004dca:	4b95      	ldr	r3, [pc, #596]	@ (8005020 <HAL_SPI_Receive+0x334>)
 8004dcc:	4013      	ands	r3, r2
 8004dce:	88f9      	ldrh	r1, [r7, #6]
 8004dd0:	68fa      	ldr	r2, [r7, #12]
 8004dd2:	6812      	ldr	r2, [r2, #0]
 8004dd4:	430b      	orrs	r3, r1
 8004dd6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f042 0201 	orr.w	r2, r2, #1
 8004de6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004df0:	d107      	bne.n	8004e02 <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e00:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	2b0f      	cmp	r3, #15
 8004e08:	d96c      	bls.n	8004ee4 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8004e0a:	e064      	b.n	8004ed6 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	695b      	ldr	r3, [r3, #20]
 8004e12:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	695b      	ldr	r3, [r3, #20]
 8004e1a:	f003 0301 	and.w	r3, r3, #1
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d114      	bne.n	8004e4c <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e2a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004e2c:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e32:	1d1a      	adds	r2, r3, #4
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	3b01      	subs	r3, #1
 8004e42:	b29a      	uxth	r2, r3
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004e4a:	e044      	b.n	8004ed6 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	8bfa      	ldrh	r2, [r7, #30]
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d919      	bls.n	8004e8e <HAL_SPI_Receive+0x1a2>
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d014      	beq.n	8004e8e <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681a      	ldr	r2, [r3, #0]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e6c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004e6e:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e74:	1d1a      	adds	r2, r3, #4
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	3b01      	subs	r3, #1
 8004e84:	b29a      	uxth	r2, r3
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004e8c:	e023      	b.n	8004ed6 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e8e:	f7fc fc13 	bl	80016b8 <HAL_GetTick>
 8004e92:	4602      	mov	r2, r0
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	1ad3      	subs	r3, r2, r3
 8004e98:	683a      	ldr	r2, [r7, #0]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d803      	bhi.n	8004ea6 <HAL_SPI_Receive+0x1ba>
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ea4:	d102      	bne.n	8004eac <HAL_SPI_Receive+0x1c0>
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d114      	bne.n	8004ed6 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004eac:	68f8      	ldr	r0, [r7, #12]
 8004eae:	f001 f8ff 	bl	80060b0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004eb8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e178      	b.n	80051c8 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d194      	bne.n	8004e0c <HAL_SPI_Receive+0x120>
 8004ee2:	e15e      	b.n	80051a2 <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	2b07      	cmp	r3, #7
 8004eea:	f240 8153 	bls.w	8005194 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8004eee:	e08f      	b.n	8005010 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	695b      	ldr	r3, [r3, #20]
 8004ef6:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	695b      	ldr	r3, [r3, #20]
 8004efe:	f003 0301 	and.w	r3, r3, #1
 8004f02:	2b01      	cmp	r3, #1
 8004f04:	d114      	bne.n	8004f30 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f0a:	69ba      	ldr	r2, [r7, #24]
 8004f0c:	8812      	ldrh	r2, [r2, #0]
 8004f0e:	b292      	uxth	r2, r2
 8004f10:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f16:	1c9a      	adds	r2, r3, #2
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	3b01      	subs	r3, #1
 8004f26:	b29a      	uxth	r2, r3
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004f2e:	e06f      	b.n	8005010 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	8bfa      	ldrh	r2, [r7, #30]
 8004f3a:	429a      	cmp	r2, r3
 8004f3c:	d924      	bls.n	8004f88 <HAL_SPI_Receive+0x29c>
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d01f      	beq.n	8004f88 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f4c:	69ba      	ldr	r2, [r7, #24]
 8004f4e:	8812      	ldrh	r2, [r2, #0]
 8004f50:	b292      	uxth	r2, r2
 8004f52:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f58:	1c9a      	adds	r2, r3, #2
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f62:	69ba      	ldr	r2, [r7, #24]
 8004f64:	8812      	ldrh	r2, [r2, #0]
 8004f66:	b292      	uxth	r2, r2
 8004f68:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f6e:	1c9a      	adds	r2, r3, #2
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004f7a:	b29b      	uxth	r3, r3
 8004f7c:	3b02      	subs	r3, #2
 8004f7e:	b29a      	uxth	r2, r3
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004f86:	e043      	b.n	8005010 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d119      	bne.n	8004fc8 <HAL_SPI_Receive+0x2dc>
 8004f94:	693b      	ldr	r3, [r7, #16]
 8004f96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d014      	beq.n	8004fc8 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004fa2:	69ba      	ldr	r2, [r7, #24]
 8004fa4:	8812      	ldrh	r2, [r2, #0]
 8004fa6:	b292      	uxth	r2, r2
 8004fa8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004fae:	1c9a      	adds	r2, r3, #2
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004fba:	b29b      	uxth	r3, r3
 8004fbc:	3b01      	subs	r3, #1
 8004fbe:	b29a      	uxth	r2, r3
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004fc6:	e023      	b.n	8005010 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004fc8:	f7fc fb76 	bl	80016b8 <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	683a      	ldr	r2, [r7, #0]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d803      	bhi.n	8004fe0 <HAL_SPI_Receive+0x2f4>
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fde:	d102      	bne.n	8004fe6 <HAL_SPI_Receive+0x2fa>
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d114      	bne.n	8005010 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004fe6:	68f8      	ldr	r0, [r7, #12]
 8004fe8:	f001 f862 	bl	80060b0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ff2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2201      	movs	r2, #1
 8005000:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2200      	movs	r2, #0
 8005008:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800500c:	2303      	movs	r3, #3
 800500e:	e0db      	b.n	80051c8 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005016:	b29b      	uxth	r3, r3
 8005018:	2b00      	cmp	r3, #0
 800501a:	f47f af69 	bne.w	8004ef0 <HAL_SPI_Receive+0x204>
 800501e:	e0c0      	b.n	80051a2 <HAL_SPI_Receive+0x4b6>
 8005020:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	695b      	ldr	r3, [r3, #20]
 800502a:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	695b      	ldr	r3, [r3, #20]
 8005032:	f003 0301 	and.w	r3, r3, #1
 8005036:	2b01      	cmp	r3, #1
 8005038:	d117      	bne.n	800506a <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005046:	7812      	ldrb	r2, [r2, #0]
 8005048:	b2d2      	uxtb	r2, r2
 800504a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005050:	1c5a      	adds	r2, r3, #1
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800505c:	b29b      	uxth	r3, r3
 800505e:	3b01      	subs	r3, #1
 8005060:	b29a      	uxth	r2, r3
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005068:	e094      	b.n	8005194 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005070:	b29b      	uxth	r3, r3
 8005072:	8bfa      	ldrh	r2, [r7, #30]
 8005074:	429a      	cmp	r2, r3
 8005076:	d946      	bls.n	8005106 <HAL_SPI_Receive+0x41a>
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800507e:	2b00      	cmp	r3, #0
 8005080:	d041      	beq.n	8005106 <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800508e:	7812      	ldrb	r2, [r2, #0]
 8005090:	b2d2      	uxtb	r2, r2
 8005092:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005098:	1c5a      	adds	r2, r3, #1
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050aa:	7812      	ldrb	r2, [r2, #0]
 80050ac:	b2d2      	uxtb	r2, r2
 80050ae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050b4:	1c5a      	adds	r2, r3, #1
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050c6:	7812      	ldrb	r2, [r2, #0]
 80050c8:	b2d2      	uxtb	r2, r2
 80050ca:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050d0:	1c5a      	adds	r2, r3, #1
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050e2:	7812      	ldrb	r2, [r2, #0]
 80050e4:	b2d2      	uxtb	r2, r2
 80050e6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050ec:	1c5a      	adds	r2, r3, #1
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	3b04      	subs	r3, #4
 80050fc:	b29a      	uxth	r2, r3
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8005104:	e046      	b.n	8005194 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800510c:	b29b      	uxth	r3, r3
 800510e:	2b03      	cmp	r3, #3
 8005110:	d81c      	bhi.n	800514c <HAL_SPI_Receive+0x460>
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8005118:	2b00      	cmp	r3, #0
 800511a:	d017      	beq.n	800514c <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005128:	7812      	ldrb	r2, [r2, #0]
 800512a:	b2d2      	uxtb	r2, r2
 800512c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005132:	1c5a      	adds	r2, r3, #1
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800513e:	b29b      	uxth	r3, r3
 8005140:	3b01      	subs	r3, #1
 8005142:	b29a      	uxth	r2, r3
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800514a:	e023      	b.n	8005194 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800514c:	f7fc fab4 	bl	80016b8 <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	683a      	ldr	r2, [r7, #0]
 8005158:	429a      	cmp	r2, r3
 800515a:	d803      	bhi.n	8005164 <HAL_SPI_Receive+0x478>
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005162:	d102      	bne.n	800516a <HAL_SPI_Receive+0x47e>
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d114      	bne.n	8005194 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800516a:	68f8      	ldr	r0, [r7, #12]
 800516c:	f000 ffa0 	bl	80060b0 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005176:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2200      	movs	r2, #0
 800518c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8005190:	2303      	movs	r3, #3
 8005192:	e019      	b.n	80051c8 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800519a:	b29b      	uxth	r3, r3
 800519c:	2b00      	cmp	r3, #0
 800519e:	f47f af41 	bne.w	8005024 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80051a2:	68f8      	ldr	r0, [r7, #12]
 80051a4:	f000 ff84 	bl	80060b0 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	2200      	movs	r2, #0
 80051b4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d001      	beq.n	80051c6 <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e000      	b.n	80051c8 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 80051c6:	2300      	movs	r3, #0
  }
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	3720      	adds	r7, #32
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}

080051d0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b08e      	sub	sp, #56	@ 0x38
 80051d4:	af02      	add	r7, sp, #8
 80051d6:	60f8      	str	r0, [r7, #12]
 80051d8:	60b9      	str	r1, [r7, #8]
 80051da:	607a      	str	r2, [r7, #4]
 80051dc:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	3320      	adds	r3, #32
 80051e4:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	3330      	adds	r3, #48	@ 0x30
 80051ec:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051f2:	095b      	lsrs	r3, r3, #5
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	3301      	adds	r3, #1
 80051f8:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051fa:	f7fc fa5d 	bl	80016b8 <HAL_GetTick>
 80051fe:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8005200:	887b      	ldrh	r3, [r7, #2]
 8005202:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8005204:	887b      	ldrh	r3, [r7, #2]
 8005206:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800520e:	b2db      	uxtb	r3, r3
 8005210:	2b01      	cmp	r3, #1
 8005212:	d001      	beq.n	8005218 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8005214:	2302      	movs	r3, #2
 8005216:	e310      	b.n	800583a <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d005      	beq.n	800522a <HAL_SPI_TransmitReceive+0x5a>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d002      	beq.n	800522a <HAL_SPI_TransmitReceive+0x5a>
 8005224:	887b      	ldrh	r3, [r7, #2]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d101      	bne.n	800522e <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e305      	b.n	800583a <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005234:	2b01      	cmp	r3, #1
 8005236:	d101      	bne.n	800523c <HAL_SPI_TransmitReceive+0x6c>
 8005238:	2302      	movs	r3, #2
 800523a:	e2fe      	b.n	800583a <HAL_SPI_TransmitReceive+0x66a>
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2201      	movs	r2, #1
 8005240:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2205      	movs	r2, #5
 8005248:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2200      	movs	r2, #0
 8005250:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	687a      	ldr	r2, [r7, #4]
 8005258:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	887a      	ldrh	r2, [r7, #2]
 800525e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	887a      	ldrh	r2, [r7, #2]
 8005266:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	68ba      	ldr	r2, [r7, #8]
 800526e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	887a      	ldrh	r2, [r7, #2]
 8005274:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	887a      	ldrh	r2, [r7, #2]
 800527c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2200      	movs	r2, #0
 8005284:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2200      	movs	r2, #0
 800528a:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	68da      	ldr	r2, [r3, #12]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800529a:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a70      	ldr	r2, [pc, #448]	@ (8005464 <HAL_SPI_TransmitReceive+0x294>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d009      	beq.n	80052ba <HAL_SPI_TransmitReceive+0xea>
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a6f      	ldr	r2, [pc, #444]	@ (8005468 <HAL_SPI_TransmitReceive+0x298>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d004      	beq.n	80052ba <HAL_SPI_TransmitReceive+0xea>
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a6d      	ldr	r2, [pc, #436]	@ (800546c <HAL_SPI_TransmitReceive+0x29c>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d102      	bne.n	80052c0 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 80052ba:	2310      	movs	r3, #16
 80052bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052be:	e001      	b.n	80052c4 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 80052c0:	2308      	movs	r3, #8
 80052c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	685a      	ldr	r2, [r3, #4]
 80052ca:	4b69      	ldr	r3, [pc, #420]	@ (8005470 <HAL_SPI_TransmitReceive+0x2a0>)
 80052cc:	4013      	ands	r3, r2
 80052ce:	8879      	ldrh	r1, [r7, #2]
 80052d0:	68fa      	ldr	r2, [r7, #12]
 80052d2:	6812      	ldr	r2, [r2, #0]
 80052d4:	430b      	orrs	r3, r1
 80052d6:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f042 0201 	orr.w	r2, r2, #1
 80052e6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80052f0:	d107      	bne.n	8005302 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005300:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	68db      	ldr	r3, [r3, #12]
 8005306:	2b0f      	cmp	r3, #15
 8005308:	f240 80a2 	bls.w	8005450 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800530c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800530e:	089b      	lsrs	r3, r3, #2
 8005310:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005312:	e094      	b.n	800543e <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	695b      	ldr	r3, [r3, #20]
 800531a:	f003 0302 	and.w	r3, r3, #2
 800531e:	2b02      	cmp	r3, #2
 8005320:	d120      	bne.n	8005364 <HAL_SPI_TransmitReceive+0x194>
 8005322:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005324:	2b00      	cmp	r3, #0
 8005326:	d01d      	beq.n	8005364 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8005328:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800532a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800532c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800532e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005330:	429a      	cmp	r2, r3
 8005332:	d217      	bcs.n	8005364 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	6812      	ldr	r2, [r2, #0]
 800533e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005344:	1d1a      	adds	r2, r3, #4
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005350:	b29b      	uxth	r3, r3
 8005352:	3b01      	subs	r3, #1
 8005354:	b29a      	uxth	r2, r3
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005362:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	695b      	ldr	r3, [r3, #20]
 800536a:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800536c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800536e:	2b00      	cmp	r3, #0
 8005370:	d065      	beq.n	800543e <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	695b      	ldr	r3, [r3, #20]
 8005378:	f003 0301 	and.w	r3, r3, #1
 800537c:	2b01      	cmp	r3, #1
 800537e:	d118      	bne.n	80053b2 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005388:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800538a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005390:	1d1a      	adds	r2, r3, #4
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800539c:	b29b      	uxth	r3, r3
 800539e:	3b01      	subs	r3, #1
 80053a0:	b29a      	uxth	r2, r3
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80053ae:	853b      	strh	r3, [r7, #40]	@ 0x28
 80053b0:	e045      	b.n	800543e <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80053b2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80053b4:	8bfb      	ldrh	r3, [r7, #30]
 80053b6:	429a      	cmp	r2, r3
 80053b8:	d21d      	bcs.n	80053f6 <HAL_SPI_TransmitReceive+0x226>
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d018      	beq.n	80053f6 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053cc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80053ce:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053d4:	1d1a      	adds	r2, r3, #4
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80053e0:	b29b      	uxth	r3, r3
 80053e2:	3b01      	subs	r3, #1
 80053e4:	b29a      	uxth	r2, r3
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80053f2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80053f4:	e023      	b.n	800543e <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053f6:	f7fc f95f 	bl	80016b8 <HAL_GetTick>
 80053fa:	4602      	mov	r2, r0
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	1ad3      	subs	r3, r2, r3
 8005400:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005402:	429a      	cmp	r2, r3
 8005404:	d803      	bhi.n	800540e <HAL_SPI_TransmitReceive+0x23e>
 8005406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800540c:	d102      	bne.n	8005414 <HAL_SPI_TransmitReceive+0x244>
 800540e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005410:	2b00      	cmp	r3, #0
 8005412:	d114      	bne.n	800543e <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8005414:	68f8      	ldr	r0, [r7, #12]
 8005416:	f000 fe4b 	bl	80060b0 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005420:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2201      	movs	r2, #1
 800542e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800543a:	2303      	movs	r3, #3
 800543c:	e1fd      	b.n	800583a <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800543e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005440:	2b00      	cmp	r3, #0
 8005442:	f47f af67 	bne.w	8005314 <HAL_SPI_TransmitReceive+0x144>
 8005446:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005448:	2b00      	cmp	r3, #0
 800544a:	f47f af63 	bne.w	8005314 <HAL_SPI_TransmitReceive+0x144>
 800544e:	e1ce      	b.n	80057ee <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	2b07      	cmp	r3, #7
 8005456:	f240 81c2 	bls.w	80057de <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800545a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800545c:	085b      	lsrs	r3, r3, #1
 800545e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005460:	e0c9      	b.n	80055f6 <HAL_SPI_TransmitReceive+0x426>
 8005462:	bf00      	nop
 8005464:	40013000 	.word	0x40013000
 8005468:	40003800 	.word	0x40003800
 800546c:	40003c00 	.word	0x40003c00
 8005470:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	695b      	ldr	r3, [r3, #20]
 800547a:	f003 0302 	and.w	r3, r3, #2
 800547e:	2b02      	cmp	r3, #2
 8005480:	d11f      	bne.n	80054c2 <HAL_SPI_TransmitReceive+0x2f2>
 8005482:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005484:	2b00      	cmp	r3, #0
 8005486:	d01c      	beq.n	80054c2 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8005488:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800548a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800548c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800548e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005490:	429a      	cmp	r2, r3
 8005492:	d216      	bcs.n	80054c2 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005498:	881a      	ldrh	r2, [r3, #0]
 800549a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800549c:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054a2:	1c9a      	adds	r2, r3, #2
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80054ae:	b29b      	uxth	r3, r3
 80054b0:	3b01      	subs	r3, #1
 80054b2:	b29a      	uxth	r2, r3
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80054c0:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	695b      	ldr	r3, [r3, #20]
 80054c8:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80054ca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	f000 8092 	beq.w	80055f6 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	695b      	ldr	r3, [r3, #20]
 80054d8:	f003 0301 	and.w	r3, r3, #1
 80054dc:	2b01      	cmp	r3, #1
 80054de:	d118      	bne.n	8005512 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80054e4:	6a3a      	ldr	r2, [r7, #32]
 80054e6:	8812      	ldrh	r2, [r2, #0]
 80054e8:	b292      	uxth	r2, r2
 80054ea:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80054f0:	1c9a      	adds	r2, r3, #2
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80054fc:	b29b      	uxth	r3, r3
 80054fe:	3b01      	subs	r3, #1
 8005500:	b29a      	uxth	r2, r3
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800550e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005510:	e071      	b.n	80055f6 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8005512:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005514:	8bfb      	ldrh	r3, [r7, #30]
 8005516:	429a      	cmp	r2, r3
 8005518:	d228      	bcs.n	800556c <HAL_SPI_TransmitReceive+0x39c>
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005520:	2b00      	cmp	r3, #0
 8005522:	d023      	beq.n	800556c <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005528:	6a3a      	ldr	r2, [r7, #32]
 800552a:	8812      	ldrh	r2, [r2, #0]
 800552c:	b292      	uxth	r2, r2
 800552e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005534:	1c9a      	adds	r2, r3, #2
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800553e:	6a3a      	ldr	r2, [r7, #32]
 8005540:	8812      	ldrh	r2, [r2, #0]
 8005542:	b292      	uxth	r2, r2
 8005544:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800554a:	1c9a      	adds	r2, r3, #2
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005556:	b29b      	uxth	r3, r3
 8005558:	3b02      	subs	r3, #2
 800555a:	b29a      	uxth	r2, r3
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005568:	853b      	strh	r3, [r7, #40]	@ 0x28
 800556a:	e044      	b.n	80055f6 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800556c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800556e:	2b01      	cmp	r3, #1
 8005570:	d11d      	bne.n	80055ae <HAL_SPI_TransmitReceive+0x3de>
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005578:	2b00      	cmp	r3, #0
 800557a:	d018      	beq.n	80055ae <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005580:	6a3a      	ldr	r2, [r7, #32]
 8005582:	8812      	ldrh	r2, [r2, #0]
 8005584:	b292      	uxth	r2, r2
 8005586:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800558c:	1c9a      	adds	r2, r3, #2
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005598:	b29b      	uxth	r3, r3
 800559a:	3b01      	subs	r3, #1
 800559c:	b29a      	uxth	r2, r3
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80055aa:	853b      	strh	r3, [r7, #40]	@ 0x28
 80055ac:	e023      	b.n	80055f6 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055ae:	f7fc f883 	bl	80016b8 <HAL_GetTick>
 80055b2:	4602      	mov	r2, r0
 80055b4:	69bb      	ldr	r3, [r7, #24]
 80055b6:	1ad3      	subs	r3, r2, r3
 80055b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80055ba:	429a      	cmp	r2, r3
 80055bc:	d803      	bhi.n	80055c6 <HAL_SPI_TransmitReceive+0x3f6>
 80055be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055c4:	d102      	bne.n	80055cc <HAL_SPI_TransmitReceive+0x3fc>
 80055c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d114      	bne.n	80055f6 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80055cc:	68f8      	ldr	r0, [r7, #12]
 80055ce:	f000 fd6f 	bl	80060b0 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055d8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2201      	movs	r2, #1
 80055e6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2200      	movs	r2, #0
 80055ee:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e121      	b.n	800583a <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80055f6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	f47f af3b 	bne.w	8005474 <HAL_SPI_TransmitReceive+0x2a4>
 80055fe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005600:	2b00      	cmp	r3, #0
 8005602:	f47f af37 	bne.w	8005474 <HAL_SPI_TransmitReceive+0x2a4>
 8005606:	e0f2      	b.n	80057ee <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	695b      	ldr	r3, [r3, #20]
 800560e:	f003 0302 	and.w	r3, r3, #2
 8005612:	2b02      	cmp	r3, #2
 8005614:	d121      	bne.n	800565a <HAL_SPI_TransmitReceive+0x48a>
 8005616:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005618:	2b00      	cmp	r3, #0
 800561a:	d01e      	beq.n	800565a <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800561c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800561e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8005620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005622:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8005624:	429a      	cmp	r2, r3
 8005626:	d218      	bcs.n	800565a <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	3320      	adds	r3, #32
 8005632:	7812      	ldrb	r2, [r2, #0]
 8005634:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800563a:	1c5a      	adds	r2, r3, #1
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005646:	b29b      	uxth	r3, r3
 8005648:	3b01      	subs	r3, #1
 800564a:	b29a      	uxth	r2, r3
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005658:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	695b      	ldr	r3, [r3, #20]
 8005660:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8005662:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005664:	2b00      	cmp	r3, #0
 8005666:	f000 80ba 	beq.w	80057de <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	695b      	ldr	r3, [r3, #20]
 8005670:	f003 0301 	and.w	r3, r3, #1
 8005674:	2b01      	cmp	r3, #1
 8005676:	d11b      	bne.n	80056b0 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005684:	7812      	ldrb	r2, [r2, #0]
 8005686:	b2d2      	uxtb	r2, r2
 8005688:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800568e:	1c5a      	adds	r2, r3, #1
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800569a:	b29b      	uxth	r3, r3
 800569c:	3b01      	subs	r3, #1
 800569e:	b29a      	uxth	r2, r3
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80056ac:	853b      	strh	r3, [r7, #40]	@ 0x28
 80056ae:	e096      	b.n	80057de <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80056b0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80056b2:	8bfb      	ldrh	r3, [r7, #30]
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d24a      	bcs.n	800574e <HAL_SPI_TransmitReceive+0x57e>
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d045      	beq.n	800574e <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056ce:	7812      	ldrb	r2, [r2, #0]
 80056d0:	b2d2      	uxtb	r2, r2
 80056d2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056d8:	1c5a      	adds	r2, r3, #1
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056ea:	7812      	ldrb	r2, [r2, #0]
 80056ec:	b2d2      	uxtb	r2, r2
 80056ee:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056f4:	1c5a      	adds	r2, r3, #1
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005706:	7812      	ldrb	r2, [r2, #0]
 8005708:	b2d2      	uxtb	r2, r2
 800570a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005710:	1c5a      	adds	r2, r3, #1
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005722:	7812      	ldrb	r2, [r2, #0]
 8005724:	b2d2      	uxtb	r2, r2
 8005726:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800572c:	1c5a      	adds	r2, r3, #1
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005738:	b29b      	uxth	r3, r3
 800573a:	3b04      	subs	r3, #4
 800573c:	b29a      	uxth	r2, r3
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800574a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800574c:	e047      	b.n	80057de <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800574e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005750:	2b03      	cmp	r3, #3
 8005752:	d820      	bhi.n	8005796 <HAL_SPI_TransmitReceive+0x5c6>
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800575a:	2b00      	cmp	r3, #0
 800575c:	d01b      	beq.n	8005796 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800576a:	7812      	ldrb	r2, [r2, #0]
 800576c:	b2d2      	uxtb	r2, r2
 800576e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005774:	1c5a      	adds	r2, r3, #1
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005780:	b29b      	uxth	r3, r3
 8005782:	3b01      	subs	r3, #1
 8005784:	b29a      	uxth	r2, r3
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005792:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005794:	e023      	b.n	80057de <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005796:	f7fb ff8f 	bl	80016b8 <HAL_GetTick>
 800579a:	4602      	mov	r2, r0
 800579c:	69bb      	ldr	r3, [r7, #24]
 800579e:	1ad3      	subs	r3, r2, r3
 80057a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d803      	bhi.n	80057ae <HAL_SPI_TransmitReceive+0x5de>
 80057a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ac:	d102      	bne.n	80057b4 <HAL_SPI_TransmitReceive+0x5e4>
 80057ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d114      	bne.n	80057de <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80057b4:	68f8      	ldr	r0, [r7, #12]
 80057b6:	f000 fc7b 	bl	80060b0 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057c0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2201      	movs	r2, #1
 80057ce:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2200      	movs	r2, #0
 80057d6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80057da:	2303      	movs	r3, #3
 80057dc:	e02d      	b.n	800583a <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80057de:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	f47f af11 	bne.w	8005608 <HAL_SPI_TransmitReceive+0x438>
 80057e6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	f47f af0d 	bne.w	8005608 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80057ee:	69bb      	ldr	r3, [r7, #24]
 80057f0:	9300      	str	r3, [sp, #0]
 80057f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057f4:	2200      	movs	r2, #0
 80057f6:	2108      	movs	r1, #8
 80057f8:	68f8      	ldr	r0, [r7, #12]
 80057fa:	f000 fcf9 	bl	80061f0 <SPI_WaitOnFlagUntilTimeout>
 80057fe:	4603      	mov	r3, r0
 8005800:	2b00      	cmp	r3, #0
 8005802:	d007      	beq.n	8005814 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800580a:	f043 0220 	orr.w	r2, r3, #32
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8005814:	68f8      	ldr	r0, [r7, #12]
 8005816:	f000 fc4b 	bl	80060b0 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2201      	movs	r2, #1
 800581e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2200      	movs	r2, #0
 8005826:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005830:	2b00      	cmp	r3, #0
 8005832:	d001      	beq.n	8005838 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	e000      	b.n	800583a <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 8005838:	2300      	movs	r3, #0
  }
}
 800583a:	4618      	mov	r0, r3
 800583c:	3730      	adds	r7, #48	@ 0x30
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}
 8005842:	bf00      	nop

08005844 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size   : amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8005844:	b480      	push	{r7}
 8005846:	b087      	sub	sp, #28
 8005848:	af00      	add	r7, sp, #0
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	607a      	str	r2, [r7, #4]
 8005850:	807b      	strh	r3, [r7, #2]
  uint32_t tmp_TxXferCount;
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	3320      	adds	r3, #32
 8005858:	613b      	str	r3, [r7, #16]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005860:	b2db      	uxtb	r3, r3
 8005862:	2b01      	cmp	r3, #1
 8005864:	d001      	beq.n	800586a <HAL_SPI_TransmitReceive_IT+0x26>
  {
    return HAL_BUSY;
 8005866:	2302      	movs	r3, #2
 8005868:	e0e9      	b.n	8005a3e <HAL_SPI_TransmitReceive_IT+0x1fa>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d005      	beq.n	800587c <HAL_SPI_TransmitReceive_IT+0x38>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d002      	beq.n	800587c <HAL_SPI_TransmitReceive_IT+0x38>
 8005876:	887b      	ldrh	r3, [r7, #2]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d101      	bne.n	8005880 <HAL_SPI_TransmitReceive_IT+0x3c>
  {
    return HAL_ERROR;
 800587c:	2301      	movs	r3, #1
 800587e:	e0de      	b.n	8005a3e <HAL_SPI_TransmitReceive_IT+0x1fa>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005886:	2b01      	cmp	r3, #1
 8005888:	d101      	bne.n	800588e <HAL_SPI_TransmitReceive_IT+0x4a>
 800588a:	2302      	movs	r3, #2
 800588c:	e0d7      	b.n	8005a3e <HAL_SPI_TransmitReceive_IT+0x1fa>
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2201      	movs	r2, #1
 8005892:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2205      	movs	r2, #5
 800589a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2200      	movs	r2, #0
 80058a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	68ba      	ldr	r2, [r7, #8]
 80058aa:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	887a      	ldrh	r2, [r7, #2]
 80058b0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	887a      	ldrh	r2, [r7, #2]
 80058b8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	687a      	ldr	r2, [r7, #4]
 80058c0:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	887a      	ldrh	r2, [r7, #2]
 80058c6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	887a      	ldrh	r2, [r7, #2]
 80058ce:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  tmp_TxXferCount   = hspi->TxXferCount;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80058d8:	b29b      	uxth	r3, r3
 80058da:	617b      	str	r3, [r7, #20]
  hspi->Reload.pTxBuffPtr  = NULL;
  hspi->Reload.TxXferSize  = NULL;
#endif /* USE_SPI_RELOAD_TRANSFER */

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	2b0f      	cmp	r3, #15
 80058e2:	d906      	bls.n	80058f2 <HAL_SPI_TransmitReceive_IT+0xae>
  {
    hspi->TxISR     = SPI_TxISR_32BIT;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	4a59      	ldr	r2, [pc, #356]	@ (8005a4c <HAL_SPI_TransmitReceive_IT+0x208>)
 80058e8:	675a      	str	r2, [r3, #116]	@ 0x74
    hspi->RxISR     = SPI_RxISR_32BIT;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	4a58      	ldr	r2, [pc, #352]	@ (8005a50 <HAL_SPI_TransmitReceive_IT+0x20c>)
 80058ee:	671a      	str	r2, [r3, #112]	@ 0x70
 80058f0:	e010      	b.n	8005914 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	68db      	ldr	r3, [r3, #12]
 80058f6:	2b07      	cmp	r3, #7
 80058f8:	d906      	bls.n	8005908 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_RxISR_16BIT;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	4a55      	ldr	r2, [pc, #340]	@ (8005a54 <HAL_SPI_TransmitReceive_IT+0x210>)
 80058fe:	671a      	str	r2, [r3, #112]	@ 0x70
    hspi->TxISR     = SPI_TxISR_16BIT;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	4a55      	ldr	r2, [pc, #340]	@ (8005a58 <HAL_SPI_TransmitReceive_IT+0x214>)
 8005904:	675a      	str	r2, [r3, #116]	@ 0x74
 8005906:	e005      	b.n	8005914 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_RxISR_8BIT;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	4a54      	ldr	r2, [pc, #336]	@ (8005a5c <HAL_SPI_TransmitReceive_IT+0x218>)
 800590c:	671a      	str	r2, [r3, #112]	@ 0x70
    hspi->TxISR     = SPI_TxISR_8BIT;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	4a53      	ldr	r2, [pc, #332]	@ (8005a60 <HAL_SPI_TransmitReceive_IT+0x21c>)
 8005912:	675a      	str	r2, [r3, #116]	@ 0x74
  }

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	68da      	ldr	r2, [r3, #12]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8005922:	60da      	str	r2, [r3, #12]

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	685a      	ldr	r2, [r3, #4]
 800592a:	4b4e      	ldr	r3, [pc, #312]	@ (8005a64 <HAL_SPI_TransmitReceive_IT+0x220>)
 800592c:	4013      	ands	r3, r2
 800592e:	8879      	ldrh	r1, [r7, #2]
 8005930:	68fa      	ldr	r2, [r7, #12]
 8005932:	6812      	ldr	r2, [r2, #0]
 8005934:	430b      	orrs	r3, r1
 8005936:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f042 0201 	orr.w	r2, r2, #1
 8005946:	601a      	str	r2, [r3, #0]

  /* Fill in the TxFIFO */
  while ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (tmp_TxXferCount != 0UL))
 8005948:	e054      	b.n	80059f4 <HAL_SPI_TransmitReceive_IT+0x1b0>
  {
    /* Transmit data in 32 Bit mode */
    if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	68db      	ldr	r3, [r3, #12]
 800594e:	2b0f      	cmp	r3, #15
 8005950:	d919      	bls.n	8005986 <HAL_SPI_TransmitReceive_IT+0x142>
    {
      *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	6812      	ldr	r2, [r2, #0]
 800595c:	621a      	str	r2, [r3, #32]
      hspi->pTxBuffPtr += sizeof(uint32_t);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005962:	1d1a      	adds	r2, r3, #4
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	65da      	str	r2, [r3, #92]	@ 0x5c
      hspi->TxXferCount--;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800596e:	b29b      	uxth	r3, r3
 8005970:	3b01      	subs	r3, #1
 8005972:	b29a      	uxth	r2, r3
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005980:	b29b      	uxth	r3, r3
 8005982:	617b      	str	r3, [r7, #20]
 8005984:	e036      	b.n	80059f4 <HAL_SPI_TransmitReceive_IT+0x1b0>
    }
    /* Transmit data in 16 Bit mode */
    else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	68db      	ldr	r3, [r3, #12]
 800598a:	2b07      	cmp	r3, #7
 800598c:	d918      	bls.n	80059c0 <HAL_SPI_TransmitReceive_IT+0x17c>
    {
#if defined (__GNUC__)
      *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005992:	881a      	ldrh	r2, [r3, #0]
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	801a      	strh	r2, [r3, #0]
#else
      *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800599c:	1c9a      	adds	r2, r3, #2
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	65da      	str	r2, [r3, #92]	@ 0x5c
      hspi->TxXferCount--;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80059a8:	b29b      	uxth	r3, r3
 80059aa:	3b01      	subs	r3, #1
 80059ac:	b29a      	uxth	r2, r3
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80059ba:	b29b      	uxth	r3, r3
 80059bc:	617b      	str	r3, [r7, #20]
 80059be:	e019      	b.n	80059f4 <HAL_SPI_TransmitReceive_IT+0x1b0>
    }
    /* Transmit data in 8 Bit mode */
    else
    {
      *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	3320      	adds	r3, #32
 80059ca:	7812      	ldrb	r2, [r2, #0]
 80059cc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059d2:	1c5a      	adds	r2, r3, #1
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	65da      	str	r2, [r3, #92]	@ 0x5c
      hspi->TxXferCount--;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80059de:	b29b      	uxth	r3, r3
 80059e0:	3b01      	subs	r3, #1
 80059e2:	b29a      	uxth	r2, r3
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (tmp_TxXferCount != 0UL))
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	695b      	ldr	r3, [r3, #20]
 80059fa:	f003 0302 	and.w	r3, r3, #2
 80059fe:	2b02      	cmp	r3, #2
 8005a00:	d102      	bne.n	8005a08 <HAL_SPI_TransmitReceive_IT+0x1c4>
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d1a0      	bne.n	800594a <HAL_SPI_TransmitReceive_IT+0x106>
    }
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Enable EOT, DXP, UDR, OVR, FRE, MODF and TSERF interrupts */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR |
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	6919      	ldr	r1, [r3, #16]
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	f240 736c 	movw	r3, #1900	@ 0x76c
 8005a1e:	430b      	orrs	r3, r1
 8005a20:	6113      	str	r3, [r2, #16]
                             SPI_IT_FRE | SPI_IT_MODF | SPI_IT_TSERF));

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a2a:	d107      	bne.n	8005a3c <HAL_SPI_TransmitReceive_IT+0x1f8>
  {
    /* Start Master transfer */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a3a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005a3c:	2300      	movs	r3, #0
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	371c      	adds	r7, #28
 8005a42:	46bd      	mov	sp, r7
 8005a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a48:	4770      	bx	lr
 8005a4a:	bf00      	nop
 8005a4c:	08006057 	.word	0x08006057
 8005a50:	08005f47 	.word	0x08005f47
 8005a54:	08005ee7 	.word	0x08005ee7
 8005a58:	08005ff9 	.word	0x08005ff9
 8005a5c:	08005e89 	.word	0x08005e89
 8005a60:	08005f9f 	.word	0x08005f9f
 8005a64:	ffff0000 	.word	0xffff0000

08005a68 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b08a      	sub	sp, #40	@ 0x28
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	691b      	ldr	r3, [r3, #16]
 8005a76:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	695b      	ldr	r3, [r3, #20]
 8005a7e:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8005a80:	6a3a      	ldr	r2, [r7, #32]
 8005a82:	69fb      	ldr	r3, [r7, #28]
 8005a84:	4013      	ands	r3, r2
 8005a86:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8005a90:	2300      	movs	r3, #0
 8005a92:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005a9a:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	3330      	adds	r3, #48	@ 0x30
 8005aa2:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8005aa4:	69fb      	ldr	r3, [r7, #28]
 8005aa6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d010      	beq.n	8005ad0 <HAL_SPI_IRQHandler+0x68>
 8005aae:	6a3b      	ldr	r3, [r7, #32]
 8005ab0:	f003 0308 	and.w	r3, r3, #8
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d00b      	beq.n	8005ad0 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	699a      	ldr	r2, [r3, #24]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ac6:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f000 f9b9 	bl	8005e40 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8005ace:	e192      	b.n	8005df6 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d113      	bne.n	8005b02 <HAL_SPI_IRQHandler+0x9a>
 8005ada:	69bb      	ldr	r3, [r7, #24]
 8005adc:	f003 0320 	and.w	r3, r3, #32
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d10e      	bne.n	8005b02 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8005ae4:	69bb      	ldr	r3, [r7, #24]
 8005ae6:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d009      	beq.n	8005b02 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	4798      	blx	r3
    hspi->RxISR(hspi);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	4798      	blx	r3
    handled = 1UL;
 8005afe:	2301      	movs	r3, #1
 8005b00:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d10f      	bne.n	8005b2c <HAL_SPI_IRQHandler+0xc4>
 8005b0c:	69bb      	ldr	r3, [r7, #24]
 8005b0e:	f003 0301 	and.w	r3, r3, #1
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d00a      	beq.n	8005b2c <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8005b16:	69bb      	ldr	r3, [r7, #24]
 8005b18:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d105      	bne.n	8005b2c <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	4798      	blx	r3
    handled = 1UL;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8005b2c:	69bb      	ldr	r3, [r7, #24]
 8005b2e:	f003 0320 	and.w	r3, r3, #32
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d10f      	bne.n	8005b56 <HAL_SPI_IRQHandler+0xee>
 8005b36:	69bb      	ldr	r3, [r7, #24]
 8005b38:	f003 0302 	and.w	r3, r3, #2
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d00a      	beq.n	8005b56 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8005b40:	69bb      	ldr	r3, [r7, #24]
 8005b42:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d105      	bne.n	8005b56 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	4798      	blx	r3
    handled = 1UL;
 8005b52:	2301      	movs	r3, #1
 8005b54:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8005b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	f040 8147 	bne.w	8005dec <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8005b5e:	69bb      	ldr	r3, [r7, #24]
 8005b60:	f003 0308 	and.w	r3, r3, #8
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	f000 808b 	beq.w	8005c80 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	699a      	ldr	r2, [r3, #24]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f042 0208 	orr.w	r2, r2, #8
 8005b78:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	699a      	ldr	r2, [r3, #24]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f042 0210 	orr.w	r2, r2, #16
 8005b88:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	699a      	ldr	r2, [r3, #24]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b98:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	691a      	ldr	r2, [r3, #16]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f022 0208 	bic.w	r2, r2, #8
 8005ba8:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	689b      	ldr	r3, [r3, #8]
 8005bb0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d13d      	bne.n	8005c34 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8005bb8:	e036      	b.n	8005c28 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	68db      	ldr	r3, [r3, #12]
 8005bbe:	2b0f      	cmp	r3, #15
 8005bc0:	d90b      	bls.n	8005bda <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bca:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005bcc:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bd2:	1d1a      	adds	r2, r3, #4
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	665a      	str	r2, [r3, #100]	@ 0x64
 8005bd8:	e01d      	b.n	8005c16 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	68db      	ldr	r3, [r3, #12]
 8005bde:	2b07      	cmp	r3, #7
 8005be0:	d90b      	bls.n	8005bfa <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005be6:	68fa      	ldr	r2, [r7, #12]
 8005be8:	8812      	ldrh	r2, [r2, #0]
 8005bea:	b292      	uxth	r2, r2
 8005bec:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bf2:	1c9a      	adds	r2, r3, #2
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	665a      	str	r2, [r3, #100]	@ 0x64
 8005bf8:	e00d      	b.n	8005c16 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c06:	7812      	ldrb	r2, [r2, #0]
 8005c08:	b2d2      	uxtb	r2, r2
 8005c0a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c10:	1c5a      	adds	r2, r3, #1
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005c1c:	b29b      	uxth	r3, r3
 8005c1e:	3b01      	subs	r3, #1
 8005c20:	b29a      	uxth	r2, r3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d1c2      	bne.n	8005bba <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f000 fa3b 	bl	80060b0 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2201      	movs	r2, #1
 8005c3e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d003      	beq.n	8005c54 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005c4c:	6878      	ldr	r0, [r7, #4]
 8005c4e:	f000 f8ed 	bl	8005e2c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005c52:	e0d0      	b.n	8005df6 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8005c54:	7cfb      	ldrb	r3, [r7, #19]
 8005c56:	2b05      	cmp	r3, #5
 8005c58:	d103      	bne.n	8005c62 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f7fa fcba 	bl	80005d4 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8005c60:	e0c6      	b.n	8005df0 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8005c62:	7cfb      	ldrb	r3, [r7, #19]
 8005c64:	2b04      	cmp	r3, #4
 8005c66:	d103      	bne.n	8005c70 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f000 f8d5 	bl	8005e18 <HAL_SPI_RxCpltCallback>
    return;
 8005c6e:	e0bf      	b.n	8005df0 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8005c70:	7cfb      	ldrb	r3, [r7, #19]
 8005c72:	2b03      	cmp	r3, #3
 8005c74:	f040 80bc 	bne.w	8005df0 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8005c78:	6878      	ldr	r0, [r7, #4]
 8005c7a:	f000 f8c3 	bl	8005e04 <HAL_SPI_TxCpltCallback>
    return;
 8005c7e:	e0b7      	b.n	8005df0 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8005c80:	69bb      	ldr	r3, [r7, #24]
 8005c82:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	f000 80b5 	beq.w	8005df6 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8005c8c:	69bb      	ldr	r3, [r7, #24]
 8005c8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d00f      	beq.n	8005cb6 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c9c:	f043 0204 	orr.w	r2, r3, #4
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	699a      	ldr	r2, [r3, #24]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005cb4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8005cb6:	69bb      	ldr	r3, [r7, #24]
 8005cb8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d00f      	beq.n	8005ce0 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cc6:	f043 0201 	orr.w	r2, r3, #1
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	699a      	ldr	r2, [r3, #24]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005cde:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8005ce0:	69bb      	ldr	r3, [r7, #24]
 8005ce2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d00f      	beq.n	8005d0a <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cf0:	f043 0208 	orr.w	r2, r3, #8
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	699a      	ldr	r2, [r3, #24]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d08:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8005d0a:	69bb      	ldr	r3, [r7, #24]
 8005d0c:	f003 0320 	and.w	r3, r3, #32
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d00f      	beq.n	8005d34 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d1a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	699a      	ldr	r2, [r3, #24]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f042 0220 	orr.w	r2, r2, #32
 8005d32:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d05a      	beq.n	8005df4 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f022 0201 	bic.w	r2, r2, #1
 8005d4c:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	6919      	ldr	r1, [r3, #16]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681a      	ldr	r2, [r3, #0]
 8005d58:	4b28      	ldr	r3, [pc, #160]	@ (8005dfc <HAL_SPI_IRQHandler+0x394>)
 8005d5a:	400b      	ands	r3, r1
 8005d5c:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005d64:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005d68:	d138      	bne.n	8005ddc <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	689a      	ldr	r2, [r3, #8]
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8005d78:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d013      	beq.n	8005daa <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d86:	4a1e      	ldr	r2, [pc, #120]	@ (8005e00 <HAL_SPI_IRQHandler+0x398>)
 8005d88:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f7fb fe4a 	bl	8001a28 <HAL_DMA_Abort_IT>
 8005d94:	4603      	mov	r3, r0
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d007      	beq.n	8005daa <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005da0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d020      	beq.n	8005df4 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005db6:	4a12      	ldr	r2, [pc, #72]	@ (8005e00 <HAL_SPI_IRQHandler+0x398>)
 8005db8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	f7fb fe32 	bl	8001a28 <HAL_DMA_Abort_IT>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d014      	beq.n	8005df4 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005dd0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005dda:	e00b      	b.n	8005df4 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2201      	movs	r2, #1
 8005de0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f000 f821 	bl	8005e2c <HAL_SPI_ErrorCallback>
    return;
 8005dea:	e003      	b.n	8005df4 <HAL_SPI_IRQHandler+0x38c>
    return;
 8005dec:	bf00      	nop
 8005dee:	e002      	b.n	8005df6 <HAL_SPI_IRQHandler+0x38e>
    return;
 8005df0:	bf00      	nop
 8005df2:	e000      	b.n	8005df6 <HAL_SPI_IRQHandler+0x38e>
    return;
 8005df4:	bf00      	nop
  }
}
 8005df6:	3728      	adds	r7, #40	@ 0x28
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}
 8005dfc:	fffffc94 	.word	0xfffffc94
 8005e00:	08005e55 	.word	0x08005e55

08005e04 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005e04:	b480      	push	{r7}
 8005e06:	b083      	sub	sp, #12
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8005e0c:	bf00      	nop
 8005e0e:	370c      	adds	r7, #12
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr

08005e18 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b083      	sub	sp, #12
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8005e20:	bf00      	nop
 8005e22:	370c      	adds	r7, #12
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr

08005e2c <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b083      	sub	sp, #12
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005e34:	bf00      	nop
 8005e36:	370c      	adds	r7, #12
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr

08005e40 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005e40:	b480      	push	{r7}
 8005e42:	b083      	sub	sp, #12
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8005e48:	bf00      	nop
 8005e4a:	370c      	adds	r7, #12
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr

08005e54 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b084      	sub	sp, #16
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e60:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2200      	movs	r2, #0
 8005e66:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2201      	movs	r2, #1
 8005e76:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005e7a:	68f8      	ldr	r0, [r7, #12]
 8005e7c:	f7ff ffd6 	bl	8005e2c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005e80:	bf00      	nop
 8005e82:	3710      	adds	r7, #16
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}

08005e88 <SPI_RxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b083      	sub	sp, #12
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  /* Receive data in 8 Bit mode */
  *((uint8_t *)hspi->pRxBuffPtr) = (*(__IO uint8_t *)&hspi->Instance->RXDR);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e9c:	7812      	ldrb	r2, [r2, #0]
 8005e9e:	b2d2      	uxtb	r2, r2
 8005ea0:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint8_t);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ea6:	1c5a      	adds	r2, r3, #1
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005eb2:	b29b      	uxth	r3, r3
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	b29a      	uxth	r2, r3
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d107      	bne.n	8005eda <SPI_RxISR_8BIT+0x52>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	691a      	ldr	r2, [r3, #16]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f022 0201 	bic.w	r2, r2, #1
 8005ed8:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8005eda:	bf00      	nop
 8005edc:	370c      	adds	r7, #12
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr

08005ee6 <SPI_RxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 8005ee6:	b480      	push	{r7}
 8005ee8:	b085      	sub	sp, #20
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	3330      	adds	r3, #48	@ 0x30
 8005ef4:	60fb      	str	r3, [r7, #12]

  *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005efa:	68fa      	ldr	r2, [r7, #12]
 8005efc:	8812      	ldrh	r2, [r2, #0]
 8005efe:	b292      	uxth	r2, r2
 8005f00:	801a      	strh	r2, [r3, #0]
#else
  *((uint16_t *)hspi->pRxBuffPtr) = (*(__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f06:	1c9a      	adds	r2, r3, #2
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	3b01      	subs	r3, #1
 8005f16:	b29a      	uxth	r2, r3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005f24:	b29b      	uxth	r3, r3
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d107      	bne.n	8005f3a <SPI_RxISR_16BIT+0x54>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	691a      	ldr	r2, [r3, #16]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f022 0201 	bic.w	r2, r2, #1
 8005f38:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8005f3a:	bf00      	nop
 8005f3c:	3714      	adds	r7, #20
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f44:	4770      	bx	lr

08005f46 <SPI_RxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 8005f46:	b480      	push	{r7}
 8005f48:	b083      	sub	sp, #12
 8005f4a:	af00      	add	r7, sp, #0
 8005f4c:	6078      	str	r0, [r7, #4]
  /* Receive data in 32 Bit mode */
  *((uint32_t *)hspi->pRxBuffPtr) = (*(__IO uint32_t *)&hspi->Instance->RXDR);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f56:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005f58:	601a      	str	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint32_t);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f5e:	1d1a      	adds	r2, r3, #4
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005f6a:	b29b      	uxth	r3, r3
 8005f6c:	3b01      	subs	r3, #1
 8005f6e:	b29a      	uxth	r2, r3
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8005f7c:	b29b      	uxth	r3, r3
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d107      	bne.n	8005f92 <SPI_RxISR_32BIT+0x4c>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	691a      	ldr	r2, [r3, #16]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f022 0201 	bic.w	r2, r2, #1
 8005f90:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8005f92:	bf00      	nop
 8005f94:	370c      	adds	r7, #12
 8005f96:	46bd      	mov	sp, r7
 8005f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9c:	4770      	bx	lr

08005f9e <SPI_TxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 8005f9e:	b480      	push	{r7}
 8005fa0:	b083      	sub	sp, #12
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	6078      	str	r0, [r7, #4]
  /* Transmit data in 8 Bit mode */
  *(__IO uint8_t *)&hspi->Instance->TXDR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	3320      	adds	r3, #32
 8005fb0:	7812      	ldrb	r2, [r2, #0]
 8005fb2:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr += sizeof(uint8_t);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fb8:	1c5a      	adds	r2, r3, #1
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005fc4:	b29b      	uxth	r3, r3
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	b29a      	uxth	r2, r3
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d107      	bne.n	8005fec <SPI_TxISR_8BIT+0x4e>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	691a      	ldr	r2, [r3, #16]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f022 0202 	bic.w	r2, r2, #2
 8005fea:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8005fec:	bf00      	nop
 8005fee:	370c      	adds	r7, #12
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff6:	4770      	bx	lr

08005ff8 <SPI_TxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b085      	sub	sp, #20
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	3320      	adds	r3, #32
 8006006:	60fb      	str	r3, [r7, #12]

  *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800600c:	881a      	ldrh	r2, [r3, #0]
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	801a      	strh	r2, [r3, #0]
#else
  *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006016:	1c9a      	adds	r2, r3, #2
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006022:	b29b      	uxth	r3, r3
 8006024:	3b01      	subs	r3, #1
 8006026:	b29a      	uxth	r2, r3
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006034:	b29b      	uxth	r3, r3
 8006036:	2b00      	cmp	r3, #0
 8006038:	d107      	bne.n	800604a <SPI_TxISR_16BIT+0x52>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	691a      	ldr	r2, [r3, #16]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f022 0202 	bic.w	r2, r2, #2
 8006048:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 800604a:	bf00      	nop
 800604c:	3714      	adds	r7, #20
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr

08006056 <SPI_TxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 8006056:	b480      	push	{r7}
 8006058:	b083      	sub	sp, #12
 800605a:	af00      	add	r7, sp, #0
 800605c:	6078      	str	r0, [r7, #4]
  /* Transmit data in 32 Bit mode */
  *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	6812      	ldr	r2, [r2, #0]
 8006068:	621a      	str	r2, [r3, #32]
  hspi->pTxBuffPtr += sizeof(uint32_t);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800606e:	1d1a      	adds	r2, r3, #4
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800607a:	b29b      	uxth	r3, r3
 800607c:	3b01      	subs	r3, #1
 800607e:	b29a      	uxth	r2, r3
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800608c:	b29b      	uxth	r3, r3
 800608e:	2b00      	cmp	r3, #0
 8006090:	d107      	bne.n	80060a2 <SPI_TxISR_32BIT+0x4c>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	691a      	ldr	r2, [r3, #16]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f022 0202 	bic.w	r2, r2, #2
 80060a0:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 80060a2:	bf00      	nop
 80060a4:	370c      	adds	r7, #12
 80060a6:	46bd      	mov	sp, r7
 80060a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ac:	4770      	bx	lr
	...

080060b0 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b085      	sub	sp, #20
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	695b      	ldr	r3, [r3, #20]
 80060be:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	699a      	ldr	r2, [r3, #24]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f042 0208 	orr.w	r2, r2, #8
 80060ce:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	699a      	ldr	r2, [r3, #24]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f042 0210 	orr.w	r2, r2, #16
 80060de:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681a      	ldr	r2, [r3, #0]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f022 0201 	bic.w	r2, r2, #1
 80060ee:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	6919      	ldr	r1, [r3, #16]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	4b3c      	ldr	r3, [pc, #240]	@ (80061ec <SPI_CloseTransfer+0x13c>)
 80060fc:	400b      	ands	r3, r1
 80060fe:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	689a      	ldr	r2, [r3, #8]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800610e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006116:	b2db      	uxtb	r3, r3
 8006118:	2b04      	cmp	r3, #4
 800611a:	d014      	beq.n	8006146 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f003 0320 	and.w	r3, r3, #32
 8006122:	2b00      	cmp	r3, #0
 8006124:	d00f      	beq.n	8006146 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800612c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	699a      	ldr	r2, [r3, #24]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f042 0220 	orr.w	r2, r2, #32
 8006144:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800614c:	b2db      	uxtb	r3, r3
 800614e:	2b03      	cmp	r3, #3
 8006150:	d014      	beq.n	800617c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006158:	2b00      	cmp	r3, #0
 800615a:	d00f      	beq.n	800617c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006162:	f043 0204 	orr.w	r2, r3, #4
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	699a      	ldr	r2, [r3, #24]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800617a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006182:	2b00      	cmp	r3, #0
 8006184:	d00f      	beq.n	80061a6 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800618c:	f043 0201 	orr.w	r2, r3, #1
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	699a      	ldr	r2, [r3, #24]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061a4:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d00f      	beq.n	80061d0 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80061b6:	f043 0208 	orr.w	r2, r3, #8
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	699a      	ldr	r2, [r3, #24]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80061ce:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2200      	movs	r2, #0
 80061d4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2200      	movs	r2, #0
 80061dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 80061e0:	bf00      	nop
 80061e2:	3714      	adds	r7, #20
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr
 80061ec:	fffffc90 	.word	0xfffffc90

080061f0 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b084      	sub	sp, #16
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	60f8      	str	r0, [r7, #12]
 80061f8:	60b9      	str	r1, [r7, #8]
 80061fa:	603b      	str	r3, [r7, #0]
 80061fc:	4613      	mov	r3, r2
 80061fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006200:	e010      	b.n	8006224 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006202:	f7fb fa59 	bl	80016b8 <HAL_GetTick>
 8006206:	4602      	mov	r2, r0
 8006208:	69bb      	ldr	r3, [r7, #24]
 800620a:	1ad3      	subs	r3, r2, r3
 800620c:	683a      	ldr	r2, [r7, #0]
 800620e:	429a      	cmp	r2, r3
 8006210:	d803      	bhi.n	800621a <SPI_WaitOnFlagUntilTimeout+0x2a>
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006218:	d102      	bne.n	8006220 <SPI_WaitOnFlagUntilTimeout+0x30>
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d101      	bne.n	8006224 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8006220:	2303      	movs	r3, #3
 8006222:	e00f      	b.n	8006244 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	695a      	ldr	r2, [r3, #20]
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	4013      	ands	r3, r2
 800622e:	68ba      	ldr	r2, [r7, #8]
 8006230:	429a      	cmp	r2, r3
 8006232:	bf0c      	ite	eq
 8006234:	2301      	moveq	r3, #1
 8006236:	2300      	movne	r3, #0
 8006238:	b2db      	uxtb	r3, r3
 800623a:	461a      	mov	r2, r3
 800623c:	79fb      	ldrb	r3, [r7, #7]
 800623e:	429a      	cmp	r2, r3
 8006240:	d0df      	beq.n	8006202 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8006242:	2300      	movs	r3, #0
}
 8006244:	4618      	mov	r0, r3
 8006246:	3710      	adds	r7, #16
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}

0800624c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800624c:	b480      	push	{r7}
 800624e:	b085      	sub	sp, #20
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006258:	095b      	lsrs	r3, r3, #5
 800625a:	3301      	adds	r3, #1
 800625c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	68db      	ldr	r3, [r3, #12]
 8006262:	3301      	adds	r3, #1
 8006264:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	3307      	adds	r3, #7
 800626a:	08db      	lsrs	r3, r3, #3
 800626c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	68fa      	ldr	r2, [r7, #12]
 8006272:	fb02 f303 	mul.w	r3, r2, r3
}
 8006276:	4618      	mov	r0, r3
 8006278:	3714      	adds	r7, #20
 800627a:	46bd      	mov	sp, r7
 800627c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006280:	4770      	bx	lr

08006282 <memset>:
 8006282:	4402      	add	r2, r0
 8006284:	4603      	mov	r3, r0
 8006286:	4293      	cmp	r3, r2
 8006288:	d100      	bne.n	800628c <memset+0xa>
 800628a:	4770      	bx	lr
 800628c:	f803 1b01 	strb.w	r1, [r3], #1
 8006290:	e7f9      	b.n	8006286 <memset+0x4>
	...

08006294 <__libc_init_array>:
 8006294:	b570      	push	{r4, r5, r6, lr}
 8006296:	4d0d      	ldr	r5, [pc, #52]	@ (80062cc <__libc_init_array+0x38>)
 8006298:	4c0d      	ldr	r4, [pc, #52]	@ (80062d0 <__libc_init_array+0x3c>)
 800629a:	1b64      	subs	r4, r4, r5
 800629c:	10a4      	asrs	r4, r4, #2
 800629e:	2600      	movs	r6, #0
 80062a0:	42a6      	cmp	r6, r4
 80062a2:	d109      	bne.n	80062b8 <__libc_init_array+0x24>
 80062a4:	4d0b      	ldr	r5, [pc, #44]	@ (80062d4 <__libc_init_array+0x40>)
 80062a6:	4c0c      	ldr	r4, [pc, #48]	@ (80062d8 <__libc_init_array+0x44>)
 80062a8:	f000 f818 	bl	80062dc <_init>
 80062ac:	1b64      	subs	r4, r4, r5
 80062ae:	10a4      	asrs	r4, r4, #2
 80062b0:	2600      	movs	r6, #0
 80062b2:	42a6      	cmp	r6, r4
 80062b4:	d105      	bne.n	80062c2 <__libc_init_array+0x2e>
 80062b6:	bd70      	pop	{r4, r5, r6, pc}
 80062b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80062bc:	4798      	blx	r3
 80062be:	3601      	adds	r6, #1
 80062c0:	e7ee      	b.n	80062a0 <__libc_init_array+0xc>
 80062c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80062c6:	4798      	blx	r3
 80062c8:	3601      	adds	r6, #1
 80062ca:	e7f2      	b.n	80062b2 <__libc_init_array+0x1e>
 80062cc:	08006304 	.word	0x08006304
 80062d0:	08006304 	.word	0x08006304
 80062d4:	08006304 	.word	0x08006304
 80062d8:	08006308 	.word	0x08006308

080062dc <_init>:
 80062dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062de:	bf00      	nop
 80062e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062e2:	bc08      	pop	{r3}
 80062e4:	469e      	mov	lr, r3
 80062e6:	4770      	bx	lr

080062e8 <_fini>:
 80062e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ea:	bf00      	nop
 80062ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062ee:	bc08      	pop	{r3}
 80062f0:	469e      	mov	lr, r3
 80062f2:	4770      	bx	lr
