

================================================================
== Vitis HLS Report for 'compute_scores_source'
================================================================
* Date:           Thu Nov  4 14:51:55 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.820 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       89|       89|  0.356 us|  0.356 us|   89|   89|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_1_VITIS_LOOP_55_2  |       87|       87|        13|          1|          1|    76|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.81>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 16 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%nh = alloca i32 1"   --->   Operation 17 'alloca' 'nh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer"   --->   Operation 19 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %scores_source_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_0, i28 %nodes_features_proj_V_1, i28 %nodes_features_proj_V_2, i28 %nodes_features_proj_V_3, i28 %nodes_features_proj_V_4, i28 %nodes_features_proj_V_5, i28 %nodes_features_proj_V_6, i28 %nodes_features_proj_V_7, i28 %nodes_features_proj_V_8, i28 %nodes_features_proj_V_9, i28 %nodes_features_proj_V_10, i28 %nodes_features_proj_V_11, i28 %nodes_features_proj_V_12, i28 %nodes_features_proj_V_13, i28 %nodes_features_proj_V_14, i28 %nodes_features_proj_V_15, i28 %nodes_features_proj_V_16, i28 %nodes_features_proj_V_17, i28 %nodes_features_proj_V_18, i28 %nodes_features_proj_V_19, i28 %nodes_features_proj_V_20, i28 %nodes_features_proj_V_21, i28 %nodes_features_proj_V_22, i28 %nodes_features_proj_V_23, i28 %nodes_features_proj_V_24, i28 %nodes_features_proj_V_25, i28 %nodes_features_proj_V_26, i28 %nodes_features_proj_V_27, i28 %nodes_features_proj_V_28, i28 %nodes_features_proj_V_29, i28 %nodes_features_proj_V_30, i28 %nodes_features_proj_V_31, i28 %nodes_features_proj_V_32, i28 %nodes_features_proj_V_33, i28 %nodes_features_proj_V_34, i28 %nodes_features_proj_V_35, i28 %nodes_features_proj_V_36, i28 %nodes_features_proj_V_37, i28 %nodes_features_proj_V_38, i28 %nodes_features_proj_V_39, i28 %nodes_features_proj_V_40, i28 %nodes_features_proj_V_41, i28 %nodes_features_proj_V_42, i28 %nodes_features_proj_V_43, i28 %nodes_features_proj_V_44, i28 %nodes_features_proj_V_45, i28 %nodes_features_proj_V_46, i28 %nodes_features_proj_V_47, i28 %nodes_features_proj_V_48, i28 %nodes_features_proj_V_49, i28 %nodes_features_proj_V_50, i28 %nodes_features_proj_V_51, i28 %nodes_features_proj_V_52, i28 %nodes_features_proj_V_53, i28 %nodes_features_proj_V_54, i28 %nodes_features_proj_V_55, i28 %nodes_features_proj_V_56, i28 %nodes_features_proj_V_57, i28 %nodes_features_proj_V_58, i28 %nodes_features_proj_V_59, i28 %nodes_features_proj_V_60, i28 %nodes_features_proj_V_61, i28 %nodes_features_proj_V_62, i28 %nodes_features_proj_V_63, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %layer_read, i2 0"   --->   Operation 22 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%store_ln54 = store i7 0, i7 %indvar_flatten" [GAT_compute.cc:54]   --->   Operation 23 'store' 'store_ln54' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln54 = store i3 0, i3 %nh" [GAT_compute.cc:54]   --->   Operation 24 'store' 'store_ln54' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%store_ln54 = store i5 0, i5 %n" [GAT_compute.cc:54]   --->   Operation 25 'store' 'store_ln54' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln54 = br void" [GAT_compute.cc:54]   --->   Operation 26 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [GAT_compute.cc:54]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.86ns)   --->   "%icmp_ln54 = icmp_eq  i7 %indvar_flatten_load, i7 76" [GAT_compute.cc:54]   --->   Operation 29 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.89ns)   --->   "%add_ln54_1 = add i7 %indvar_flatten_load, i7 1" [GAT_compute.cc:54]   --->   Operation 30 'add' 'add_ln54_1' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %.split3, void" [GAT_compute.cc:54]   --->   Operation 31 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%n_load = load i5 %n" [GAT_compute.cc:55]   --->   Operation 32 'load' 'n_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%nh_load = load i3 %nh" [GAT_compute.cc:54]   --->   Operation 33 'load' 'nh_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.74ns)   --->   "%add_ln54 = add i3 %nh_load, i3 1" [GAT_compute.cc:54]   --->   Operation 34 'add' 'add_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.87ns)   --->   "%icmp_ln55 = icmp_eq  i5 %n_load, i5 19" [GAT_compute.cc:55]   --->   Operation 35 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%select_ln54 = select i1 %icmp_ln55, i5 0, i5 %n_load" [GAT_compute.cc:54]   --->   Operation 36 'select' 'select_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.27ns)   --->   "%select_ln54_1 = select i1 %icmp_ln55, i3 %add_ln54, i3 %nh_load" [GAT_compute.cc:54]   --->   Operation 37 'select' 'select_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i3 %select_ln54_1" [GAT_compute.cc:54]   --->   Operation 38 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.87ns)   --->   "%add_ln54_2 = add i5 %tmp, i5 %zext_ln54_1" [GAT_compute.cc:54]   --->   Operation 39 'add' 'add_ln54_2' <Predicate = (!icmp_ln54)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i5 %add_ln54_2"   --->   Operation 40 'zext' 'zext_ln1171' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_0_addr = getelementptr i28 %scoring_fn_source_V_0, i64 0, i64 %zext_ln1171"   --->   Operation 41 'getelementptr' 'scoring_fn_source_V_0_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (0.79ns)   --->   "%scoring_fn_source_V_0_load = load i5 %scoring_fn_source_V_0_addr" [GAT_compute.cc:54]   --->   Operation 42 'load' 'scoring_fn_source_V_0_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i3 %select_ln54_1" [GAT_compute.cc:54]   --->   Operation 43 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_1_addr = getelementptr i28 %scoring_fn_source_V_1, i64 0, i64 %zext_ln1171"   --->   Operation 44 'getelementptr' 'scoring_fn_source_V_1_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.79ns)   --->   "%scoring_fn_source_V_1_load = load i5 %scoring_fn_source_V_1_addr" [GAT_compute.cc:54]   --->   Operation 45 'load' 'scoring_fn_source_V_1_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_2_addr = getelementptr i28 %scoring_fn_source_V_2, i64 0, i64 %zext_ln1171"   --->   Operation 46 'getelementptr' 'scoring_fn_source_V_2_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.79ns)   --->   "%scoring_fn_source_V_2_load = load i5 %scoring_fn_source_V_2_addr" [GAT_compute.cc:54]   --->   Operation 47 'load' 'scoring_fn_source_V_2_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%n_cast = zext i5 %select_ln54" [GAT_compute.cc:54]   --->   Operation 48 'zext' 'n_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_0_addr = getelementptr i28 %nodes_features_proj_V_0, i64 0, i64 %n_cast"   --->   Operation 49 'getelementptr' 'nodes_features_proj_V_0_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_16_addr = getelementptr i28 %nodes_features_proj_V_16, i64 0, i64 %n_cast"   --->   Operation 50 'getelementptr' 'nodes_features_proj_V_16_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_32_addr = getelementptr i28 %nodes_features_proj_V_32, i64 0, i64 %n_cast"   --->   Operation 51 'getelementptr' 'nodes_features_proj_V_32_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_48_addr = getelementptr i28 %nodes_features_proj_V_48, i64 0, i64 %n_cast"   --->   Operation 52 'getelementptr' 'nodes_features_proj_V_48_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.88ns)   --->   "%switch_ln1169 = switch i2 %trunc_ln54, void %branch1008, i2 0, void %branch960, i2 1, void %branch976, i2 2, void %branch992"   --->   Operation 53 'switch' 'switch_ln1169' <Predicate = (!icmp_ln54)> <Delay = 0.88>
ST_1 : Operation 54 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_32_load = load i7 %nodes_features_proj_V_32_addr"   --->   Operation 54 'load' 'nodes_features_proj_V_32_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 55 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_16_load = load i7 %nodes_features_proj_V_16_addr"   --->   Operation 55 'load' 'nodes_features_proj_V_16_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 56 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_0_load = load i7 %nodes_features_proj_V_0_addr"   --->   Operation 56 'load' 'nodes_features_proj_V_0_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 57 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_48_load = load i7 %nodes_features_proj_V_48_addr"   --->   Operation 57 'load' 'nodes_features_proj_V_48_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_1_addr = getelementptr i28 %nodes_features_proj_V_1, i64 0, i64 %n_cast"   --->   Operation 58 'getelementptr' 'nodes_features_proj_V_1_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_17_addr = getelementptr i28 %nodes_features_proj_V_17, i64 0, i64 %n_cast"   --->   Operation 59 'getelementptr' 'nodes_features_proj_V_17_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_33_addr = getelementptr i28 %nodes_features_proj_V_33, i64 0, i64 %n_cast"   --->   Operation 60 'getelementptr' 'nodes_features_proj_V_33_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_49_addr = getelementptr i28 %nodes_features_proj_V_49, i64 0, i64 %n_cast"   --->   Operation 61 'getelementptr' 'nodes_features_proj_V_49_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.88ns)   --->   "%switch_ln1169 = switch i2 %trunc_ln54, void %branch945, i2 0, void %branch897, i2 1, void %branch913, i2 2, void %branch929"   --->   Operation 62 'switch' 'switch_ln1169' <Predicate = (!icmp_ln54)> <Delay = 0.88>
ST_1 : Operation 63 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_33_load = load i7 %nodes_features_proj_V_33_addr"   --->   Operation 63 'load' 'nodes_features_proj_V_33_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 64 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_17_load = load i7 %nodes_features_proj_V_17_addr"   --->   Operation 64 'load' 'nodes_features_proj_V_17_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 65 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_1_load = load i7 %nodes_features_proj_V_1_addr"   --->   Operation 65 'load' 'nodes_features_proj_V_1_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 66 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_49_load = load i7 %nodes_features_proj_V_49_addr"   --->   Operation 66 'load' 'nodes_features_proj_V_49_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_2_addr = getelementptr i28 %nodes_features_proj_V_2, i64 0, i64 %n_cast"   --->   Operation 67 'getelementptr' 'nodes_features_proj_V_2_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_18_addr = getelementptr i28 %nodes_features_proj_V_18, i64 0, i64 %n_cast"   --->   Operation 68 'getelementptr' 'nodes_features_proj_V_18_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_34_addr = getelementptr i28 %nodes_features_proj_V_34, i64 0, i64 %n_cast"   --->   Operation 69 'getelementptr' 'nodes_features_proj_V_34_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_50_addr = getelementptr i28 %nodes_features_proj_V_50, i64 0, i64 %n_cast"   --->   Operation 70 'getelementptr' 'nodes_features_proj_V_50_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.88ns)   --->   "%switch_ln1169 = switch i2 %trunc_ln54, void %branch882, i2 0, void %branch834, i2 1, void %branch850, i2 2, void %branch866"   --->   Operation 71 'switch' 'switch_ln1169' <Predicate = (!icmp_ln54)> <Delay = 0.88>
ST_1 : Operation 72 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_34_load = load i7 %nodes_features_proj_V_34_addr"   --->   Operation 72 'load' 'nodes_features_proj_V_34_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 73 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_18_load = load i7 %nodes_features_proj_V_18_addr"   --->   Operation 73 'load' 'nodes_features_proj_V_18_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 74 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_2_load = load i7 %nodes_features_proj_V_2_addr"   --->   Operation 74 'load' 'nodes_features_proj_V_2_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 75 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_50_load = load i7 %nodes_features_proj_V_50_addr"   --->   Operation 75 'load' 'nodes_features_proj_V_50_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_1 : Operation 76 [1/1] (0.88ns)   --->   "%switch_ln1169 = switch i2 %trunc_ln54, void %branch819, i2 0, void %branch771, i2 1, void %branch787, i2 2, void %branch803"   --->   Operation 76 'switch' 'switch_ln1169' <Predicate = (!icmp_ln54)> <Delay = 0.88>
ST_1 : Operation 77 [1/1] (0.88ns)   --->   "%switch_ln1169 = switch i2 %trunc_ln54, void %branch756, i2 0, void %branch708, i2 1, void %branch724, i2 2, void %branch740"   --->   Operation 77 'switch' 'switch_ln1169' <Predicate = (!icmp_ln54)> <Delay = 0.88>
ST_1 : Operation 78 [1/1] (0.88ns)   --->   "%switch_ln1169 = switch i2 %trunc_ln54, void %branch693, i2 0, void %branch645, i2 1, void %branch661, i2 2, void %branch677"   --->   Operation 78 'switch' 'switch_ln1169' <Predicate = (!icmp_ln54)> <Delay = 0.88>
ST_1 : Operation 79 [1/1] (0.88ns)   --->   "%switch_ln1169 = switch i2 %trunc_ln54, void %branch630, i2 0, void %branch582, i2 1, void %branch598, i2 2, void %branch614"   --->   Operation 79 'switch' 'switch_ln1169' <Predicate = (!icmp_ln54)> <Delay = 0.88>
ST_1 : Operation 80 [1/1] (0.88ns)   --->   "%switch_ln1169 = switch i2 %trunc_ln54, void %branch567, i2 0, void %branch519, i2 1, void %branch535, i2 2, void %branch551"   --->   Operation 80 'switch' 'switch_ln1169' <Predicate = (!icmp_ln54)> <Delay = 0.88>
ST_1 : Operation 81 [1/1] (0.88ns)   --->   "%switch_ln1169 = switch i2 %trunc_ln54, void %branch504, i2 0, void %branch456, i2 1, void %branch472, i2 2, void %branch488"   --->   Operation 81 'switch' 'switch_ln1169' <Predicate = (!icmp_ln54)> <Delay = 0.88>
ST_1 : Operation 82 [1/1] (0.88ns)   --->   "%switch_ln1169 = switch i2 %trunc_ln54, void %branch441, i2 0, void %branch393, i2 1, void %branch409, i2 2, void %branch425"   --->   Operation 82 'switch' 'switch_ln1169' <Predicate = (!icmp_ln54)> <Delay = 0.88>
ST_1 : Operation 83 [1/1] (0.88ns)   --->   "%switch_ln1169 = switch i2 %trunc_ln54, void %branch378, i2 0, void %branch330, i2 1, void %branch346, i2 2, void %branch362"   --->   Operation 83 'switch' 'switch_ln1169' <Predicate = (!icmp_ln54)> <Delay = 0.88>
ST_1 : Operation 84 [1/1] (0.88ns)   --->   "%switch_ln1169 = switch i2 %trunc_ln54, void %branch315, i2 0, void %branch267, i2 1, void %branch283, i2 2, void %branch299"   --->   Operation 84 'switch' 'switch_ln1169' <Predicate = (!icmp_ln54)> <Delay = 0.88>
ST_1 : Operation 85 [1/1] (0.88ns)   --->   "%switch_ln1169 = switch i2 %trunc_ln54, void %branch252, i2 0, void %branch204, i2 1, void %branch220, i2 2, void %branch236"   --->   Operation 85 'switch' 'switch_ln1169' <Predicate = (!icmp_ln54)> <Delay = 0.88>
ST_1 : Operation 86 [1/1] (0.88ns)   --->   "%switch_ln1169 = switch i2 %trunc_ln54, void %branch189, i2 0, void %branch141, i2 1, void %branch157, i2 2, void %branch173"   --->   Operation 86 'switch' 'switch_ln1169' <Predicate = (!icmp_ln54)> <Delay = 0.88>
ST_1 : Operation 87 [1/1] (0.88ns)   --->   "%switch_ln1169 = switch i2 %trunc_ln54, void %branch126, i2 0, void %branch78, i2 1, void %branch94, i2 2, void %branch110"   --->   Operation 87 'switch' 'switch_ln1169' <Predicate = (!icmp_ln54)> <Delay = 0.88>
ST_1 : Operation 88 [1/1] (0.88ns)   --->   "%switch_ln1169 = switch i2 %trunc_ln54, void %branch63, i2 0, void %branch15, i2 1, void %branch31, i2 2, void %branch47"   --->   Operation 88 'switch' 'switch_ln1169' <Predicate = (!icmp_ln54)> <Delay = 0.88>
ST_1 : Operation 89 [1/1] (0.87ns)   --->   "%add_ln55 = add i5 %select_ln54, i5 1" [GAT_compute.cc:55]   --->   Operation 89 'add' 'add_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.48ns)   --->   "%store_ln54 = store i7 %add_ln54_1, i7 %indvar_flatten" [GAT_compute.cc:54]   --->   Operation 90 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.48>
ST_1 : Operation 91 [1/1] (0.48ns)   --->   "%store_ln54 = store i3 %select_ln54_1, i3 %nh" [GAT_compute.cc:54]   --->   Operation 91 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.48>
ST_1 : Operation 92 [1/1] (0.48ns)   --->   "%store_ln55 = store i5 %add_ln55, i5 %n" [GAT_compute.cc:55]   --->   Operation 92 'store' 'store_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 93 [1/2] (0.79ns)   --->   "%scoring_fn_source_V_0_load = load i5 %scoring_fn_source_V_0_addr" [GAT_compute.cc:54]   --->   Operation 93 'load' 'scoring_fn_source_V_0_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_2 : Operation 94 [1/2] (0.79ns)   --->   "%scoring_fn_source_V_1_load = load i5 %scoring_fn_source_V_1_addr" [GAT_compute.cc:54]   --->   Operation 94 'load' 'scoring_fn_source_V_1_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_2 : Operation 95 [1/2] (0.79ns)   --->   "%scoring_fn_source_V_2_load = load i5 %scoring_fn_source_V_2_addr" [GAT_compute.cc:54]   --->   Operation 95 'load' 'scoring_fn_source_V_2_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_3_addr = getelementptr i28 %scoring_fn_source_V_3, i64 0, i64 %zext_ln1171"   --->   Operation 96 'getelementptr' 'scoring_fn_source_V_3_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (0.79ns)   --->   "%scoring_fn_source_V_3_load = load i5 %scoring_fn_source_V_3_addr" [GAT_compute.cc:54]   --->   Operation 97 'load' 'scoring_fn_source_V_3_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_4_addr = getelementptr i28 %scoring_fn_source_V_4, i64 0, i64 %zext_ln1171"   --->   Operation 98 'getelementptr' 'scoring_fn_source_V_4_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (0.79ns)   --->   "%scoring_fn_source_V_4_load = load i5 %scoring_fn_source_V_4_addr" [GAT_compute.cc:54]   --->   Operation 99 'load' 'scoring_fn_source_V_4_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_2 : Operation 100 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_32_load = load i7 %nodes_features_proj_V_32_addr"   --->   Operation 100 'load' 'nodes_features_proj_V_32_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 101 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split2291"   --->   Operation 101 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 0.60>
ST_2 : Operation 102 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_16_load = load i7 %nodes_features_proj_V_16_addr"   --->   Operation 102 'load' 'nodes_features_proj_V_16_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 103 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split2291"   --->   Operation 103 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 0.60>
ST_2 : Operation 104 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_0_load = load i7 %nodes_features_proj_V_0_addr"   --->   Operation 104 'load' 'nodes_features_proj_V_0_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 105 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split2291"   --->   Operation 105 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 0.60>
ST_2 : Operation 106 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_48_load = load i7 %nodes_features_proj_V_48_addr"   --->   Operation 106 'load' 'nodes_features_proj_V_48_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 107 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split2291"   --->   Operation 107 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 0.60>
ST_2 : Operation 108 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_33_load = load i7 %nodes_features_proj_V_33_addr"   --->   Operation 108 'load' 'nodes_features_proj_V_33_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 109 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split2162"   --->   Operation 109 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 0.60>
ST_2 : Operation 110 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_17_load = load i7 %nodes_features_proj_V_17_addr"   --->   Operation 110 'load' 'nodes_features_proj_V_17_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 111 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split2162"   --->   Operation 111 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 0.60>
ST_2 : Operation 112 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_1_load = load i7 %nodes_features_proj_V_1_addr"   --->   Operation 112 'load' 'nodes_features_proj_V_1_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 113 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split2162"   --->   Operation 113 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 0.60>
ST_2 : Operation 114 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_49_load = load i7 %nodes_features_proj_V_49_addr"   --->   Operation 114 'load' 'nodes_features_proj_V_49_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 115 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split2162"   --->   Operation 115 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 0.60>
ST_2 : Operation 116 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_34_load = load i7 %nodes_features_proj_V_34_addr"   --->   Operation 116 'load' 'nodes_features_proj_V_34_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 117 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split2033"   --->   Operation 117 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 0.60>
ST_2 : Operation 118 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_18_load = load i7 %nodes_features_proj_V_18_addr"   --->   Operation 118 'load' 'nodes_features_proj_V_18_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 119 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split2033"   --->   Operation 119 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 0.60>
ST_2 : Operation 120 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_2_load = load i7 %nodes_features_proj_V_2_addr"   --->   Operation 120 'load' 'nodes_features_proj_V_2_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 121 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split2033"   --->   Operation 121 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 0.60>
ST_2 : Operation 122 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_50_load = load i7 %nodes_features_proj_V_50_addr"   --->   Operation 122 'load' 'nodes_features_proj_V_50_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 123 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split2033"   --->   Operation 123 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 0.60>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_3_addr = getelementptr i28 %nodes_features_proj_V_3, i64 0, i64 %n_cast"   --->   Operation 124 'getelementptr' 'nodes_features_proj_V_3_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_19_addr = getelementptr i28 %nodes_features_proj_V_19, i64 0, i64 %n_cast"   --->   Operation 125 'getelementptr' 'nodes_features_proj_V_19_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_35_addr = getelementptr i28 %nodes_features_proj_V_35, i64 0, i64 %n_cast"   --->   Operation 126 'getelementptr' 'nodes_features_proj_V_35_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_51_addr = getelementptr i28 %nodes_features_proj_V_51, i64 0, i64 %n_cast"   --->   Operation 127 'getelementptr' 'nodes_features_proj_V_51_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 128 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_35_load = load i7 %nodes_features_proj_V_35_addr"   --->   Operation 128 'load' 'nodes_features_proj_V_35_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 129 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_19_load = load i7 %nodes_features_proj_V_19_addr"   --->   Operation 129 'load' 'nodes_features_proj_V_19_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 130 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_3_load = load i7 %nodes_features_proj_V_3_addr"   --->   Operation 130 'load' 'nodes_features_proj_V_3_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 131 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_51_load = load i7 %nodes_features_proj_V_51_addr"   --->   Operation 131 'load' 'nodes_features_proj_V_51_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_4_addr = getelementptr i28 %nodes_features_proj_V_4, i64 0, i64 %n_cast"   --->   Operation 132 'getelementptr' 'nodes_features_proj_V_4_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_20_addr = getelementptr i28 %nodes_features_proj_V_20, i64 0, i64 %n_cast"   --->   Operation 133 'getelementptr' 'nodes_features_proj_V_20_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_36_addr = getelementptr i28 %nodes_features_proj_V_36, i64 0, i64 %n_cast"   --->   Operation 134 'getelementptr' 'nodes_features_proj_V_36_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_52_addr = getelementptr i28 %nodes_features_proj_V_52, i64 0, i64 %n_cast"   --->   Operation 135 'getelementptr' 'nodes_features_proj_V_52_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 136 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_36_load = load i7 %nodes_features_proj_V_36_addr"   --->   Operation 136 'load' 'nodes_features_proj_V_36_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 137 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_20_load = load i7 %nodes_features_proj_V_20_addr"   --->   Operation 137 'load' 'nodes_features_proj_V_20_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 138 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_4_load = load i7 %nodes_features_proj_V_4_addr"   --->   Operation 138 'load' 'nodes_features_proj_V_4_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 139 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_52_load = load i7 %nodes_features_proj_V_52_addr"   --->   Operation 139 'load' 'nodes_features_proj_V_52_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 2.68>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i28 %scoring_fn_source_V_0_load" [GAT_compute.cc:54]   --->   Operation 140 'sext' 'sext_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i28 %scoring_fn_source_V_1_load" [GAT_compute.cc:54]   --->   Operation 141 'sext' 'sext_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln54_2 = sext i28 %scoring_fn_source_V_2_load" [GAT_compute.cc:54]   --->   Operation 142 'sext' 'sext_ln54_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 143 [1/2] (0.79ns)   --->   "%scoring_fn_source_V_3_load = load i5 %scoring_fn_source_V_3_addr" [GAT_compute.cc:54]   --->   Operation 143 'load' 'scoring_fn_source_V_3_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_3 : Operation 144 [1/2] (0.79ns)   --->   "%scoring_fn_source_V_4_load = load i5 %scoring_fn_source_V_4_addr" [GAT_compute.cc:54]   --->   Operation 144 'load' 'scoring_fn_source_V_4_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_5_addr = getelementptr i28 %scoring_fn_source_V_5, i64 0, i64 %zext_ln1171"   --->   Operation 145 'getelementptr' 'scoring_fn_source_V_5_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 146 [2/2] (0.79ns)   --->   "%scoring_fn_source_V_5_load = load i5 %scoring_fn_source_V_5_addr" [GAT_compute.cc:54]   --->   Operation 146 'load' 'scoring_fn_source_V_5_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_6_addr = getelementptr i28 %scoring_fn_source_V_6, i64 0, i64 %zext_ln1171"   --->   Operation 147 'getelementptr' 'scoring_fn_source_V_6_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 148 [2/2] (0.79ns)   --->   "%scoring_fn_source_V_6_load = load i5 %scoring_fn_source_V_6_addr" [GAT_compute.cc:54]   --->   Operation 148 'load' 'scoring_fn_source_V_6_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%phi_ln1169 = phi i28 %nodes_features_proj_V_0_load, void %branch960, i28 %nodes_features_proj_V_16_load, void %branch976, i28 %nodes_features_proj_V_32_load, void %branch992, i28 %nodes_features_proj_V_48_load, void %branch1008"   --->   Operation 149 'phi' 'phi_ln1169' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i28 %phi_ln1169"   --->   Operation 150 'sext' 'sext_ln1171' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 151 [3/3] (2.68ns)   --->   "%mul_ln1171 = mul i46 %sext_ln54, i46 %sext_ln1171"   --->   Operation 151 'mul' 'mul_ln1171' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%phi_ln1169_16 = phi i28 %nodes_features_proj_V_1_load, void %branch897, i28 %nodes_features_proj_V_17_load, void %branch913, i28 %nodes_features_proj_V_33_load, void %branch929, i28 %nodes_features_proj_V_49_load, void %branch945"   --->   Operation 152 'phi' 'phi_ln1169_16' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1171_79 = sext i28 %phi_ln1169_16"   --->   Operation 153 'sext' 'sext_ln1171_79' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 154 [3/3] (2.68ns)   --->   "%mul_ln1171_79 = mul i46 %sext_ln54_1, i46 %sext_ln1171_79"   --->   Operation 154 'mul' 'mul_ln1171_79' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%phi_ln1169_17 = phi i28 %nodes_features_proj_V_2_load, void %branch834, i28 %nodes_features_proj_V_18_load, void %branch850, i28 %nodes_features_proj_V_34_load, void %branch866, i28 %nodes_features_proj_V_50_load, void %branch882"   --->   Operation 155 'phi' 'phi_ln1169_17' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1171_80 = sext i28 %phi_ln1169_17"   --->   Operation 156 'sext' 'sext_ln1171_80' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 157 [3/3] (2.68ns)   --->   "%mul_ln1171_80 = mul i46 %sext_ln54_2, i46 %sext_ln1171_80"   --->   Operation 157 'mul' 'mul_ln1171_80' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_35_load = load i7 %nodes_features_proj_V_35_addr"   --->   Operation 158 'load' 'nodes_features_proj_V_35_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 159 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1904"   --->   Operation 159 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 0.60>
ST_3 : Operation 160 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_19_load = load i7 %nodes_features_proj_V_19_addr"   --->   Operation 160 'load' 'nodes_features_proj_V_19_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 161 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1904"   --->   Operation 161 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 0.60>
ST_3 : Operation 162 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_3_load = load i7 %nodes_features_proj_V_3_addr"   --->   Operation 162 'load' 'nodes_features_proj_V_3_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 163 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1904"   --->   Operation 163 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 0.60>
ST_3 : Operation 164 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_51_load = load i7 %nodes_features_proj_V_51_addr"   --->   Operation 164 'load' 'nodes_features_proj_V_51_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 165 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1904"   --->   Operation 165 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 0.60>
ST_3 : Operation 166 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_36_load = load i7 %nodes_features_proj_V_36_addr"   --->   Operation 166 'load' 'nodes_features_proj_V_36_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 167 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1775"   --->   Operation 167 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 0.60>
ST_3 : Operation 168 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_20_load = load i7 %nodes_features_proj_V_20_addr"   --->   Operation 168 'load' 'nodes_features_proj_V_20_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 169 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1775"   --->   Operation 169 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 0.60>
ST_3 : Operation 170 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_4_load = load i7 %nodes_features_proj_V_4_addr"   --->   Operation 170 'load' 'nodes_features_proj_V_4_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 171 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1775"   --->   Operation 171 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 0.60>
ST_3 : Operation 172 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_52_load = load i7 %nodes_features_proj_V_52_addr"   --->   Operation 172 'load' 'nodes_features_proj_V_52_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 173 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1775"   --->   Operation 173 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 0.60>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_5_addr = getelementptr i28 %nodes_features_proj_V_5, i64 0, i64 %n_cast"   --->   Operation 174 'getelementptr' 'nodes_features_proj_V_5_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_21_addr = getelementptr i28 %nodes_features_proj_V_21, i64 0, i64 %n_cast"   --->   Operation 175 'getelementptr' 'nodes_features_proj_V_21_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_37_addr = getelementptr i28 %nodes_features_proj_V_37, i64 0, i64 %n_cast"   --->   Operation 176 'getelementptr' 'nodes_features_proj_V_37_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_53_addr = getelementptr i28 %nodes_features_proj_V_53, i64 0, i64 %n_cast"   --->   Operation 177 'getelementptr' 'nodes_features_proj_V_53_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 178 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_37_load = load i7 %nodes_features_proj_V_37_addr"   --->   Operation 178 'load' 'nodes_features_proj_V_37_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 179 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_21_load = load i7 %nodes_features_proj_V_21_addr"   --->   Operation 179 'load' 'nodes_features_proj_V_21_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 180 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_5_load = load i7 %nodes_features_proj_V_5_addr"   --->   Operation 180 'load' 'nodes_features_proj_V_5_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 181 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_53_load = load i7 %nodes_features_proj_V_53_addr"   --->   Operation 181 'load' 'nodes_features_proj_V_53_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_6_addr = getelementptr i28 %nodes_features_proj_V_6, i64 0, i64 %n_cast"   --->   Operation 182 'getelementptr' 'nodes_features_proj_V_6_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_22_addr = getelementptr i28 %nodes_features_proj_V_22, i64 0, i64 %n_cast"   --->   Operation 183 'getelementptr' 'nodes_features_proj_V_22_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_38_addr = getelementptr i28 %nodes_features_proj_V_38, i64 0, i64 %n_cast"   --->   Operation 184 'getelementptr' 'nodes_features_proj_V_38_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_54_addr = getelementptr i28 %nodes_features_proj_V_54, i64 0, i64 %n_cast"   --->   Operation 185 'getelementptr' 'nodes_features_proj_V_54_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 186 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_38_load = load i7 %nodes_features_proj_V_38_addr"   --->   Operation 186 'load' 'nodes_features_proj_V_38_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 187 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_22_load = load i7 %nodes_features_proj_V_22_addr"   --->   Operation 187 'load' 'nodes_features_proj_V_22_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 188 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_6_load = load i7 %nodes_features_proj_V_6_addr"   --->   Operation 188 'load' 'nodes_features_proj_V_6_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 189 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_54_load = load i7 %nodes_features_proj_V_54_addr"   --->   Operation 189 'load' 'nodes_features_proj_V_54_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 2.68>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln54_3 = sext i28 %scoring_fn_source_V_3_load" [GAT_compute.cc:54]   --->   Operation 190 'sext' 'sext_ln54_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln54_4 = sext i28 %scoring_fn_source_V_4_load" [GAT_compute.cc:54]   --->   Operation 191 'sext' 'sext_ln54_4' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 192 [1/2] (0.79ns)   --->   "%scoring_fn_source_V_5_load = load i5 %scoring_fn_source_V_5_addr" [GAT_compute.cc:54]   --->   Operation 192 'load' 'scoring_fn_source_V_5_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_4 : Operation 193 [1/2] (0.79ns)   --->   "%scoring_fn_source_V_6_load = load i5 %scoring_fn_source_V_6_addr" [GAT_compute.cc:54]   --->   Operation 193 'load' 'scoring_fn_source_V_6_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_7_addr = getelementptr i28 %scoring_fn_source_V_7, i64 0, i64 %zext_ln1171"   --->   Operation 194 'getelementptr' 'scoring_fn_source_V_7_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 195 [2/2] (0.79ns)   --->   "%scoring_fn_source_V_7_load = load i5 %scoring_fn_source_V_7_addr" [GAT_compute.cc:54]   --->   Operation 195 'load' 'scoring_fn_source_V_7_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_8_addr = getelementptr i28 %scoring_fn_source_V_8, i64 0, i64 %zext_ln1171"   --->   Operation 196 'getelementptr' 'scoring_fn_source_V_8_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 197 [2/2] (0.79ns)   --->   "%scoring_fn_source_V_8_load = load i5 %scoring_fn_source_V_8_addr" [GAT_compute.cc:54]   --->   Operation 197 'load' 'scoring_fn_source_V_8_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_4 : Operation 198 [2/3] (2.68ns)   --->   "%mul_ln1171 = mul i46 %sext_ln54, i46 %sext_ln1171"   --->   Operation 198 'mul' 'mul_ln1171' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [2/3] (2.68ns)   --->   "%mul_ln1171_79 = mul i46 %sext_ln54_1, i46 %sext_ln1171_79"   --->   Operation 199 'mul' 'mul_ln1171_79' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [2/3] (2.68ns)   --->   "%mul_ln1171_80 = mul i46 %sext_ln54_2, i46 %sext_ln1171_80"   --->   Operation 200 'mul' 'mul_ln1171_80' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%phi_ln1169_18 = phi i28 %nodes_features_proj_V_3_load, void %branch771, i28 %nodes_features_proj_V_19_load, void %branch787, i28 %nodes_features_proj_V_35_load, void %branch803, i28 %nodes_features_proj_V_51_load, void %branch819"   --->   Operation 201 'phi' 'phi_ln1169_18' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1171_81 = sext i28 %phi_ln1169_18"   --->   Operation 202 'sext' 'sext_ln1171_81' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 203 [3/3] (2.68ns)   --->   "%mul_ln1171_81 = mul i46 %sext_ln54_3, i46 %sext_ln1171_81"   --->   Operation 203 'mul' 'mul_ln1171_81' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%phi_ln1169_19 = phi i28 %nodes_features_proj_V_4_load, void %branch708, i28 %nodes_features_proj_V_20_load, void %branch724, i28 %nodes_features_proj_V_36_load, void %branch740, i28 %nodes_features_proj_V_52_load, void %branch756"   --->   Operation 204 'phi' 'phi_ln1169_19' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1171_82 = sext i28 %phi_ln1169_19"   --->   Operation 205 'sext' 'sext_ln1171_82' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 206 [3/3] (2.68ns)   --->   "%mul_ln1171_82 = mul i46 %sext_ln54_4, i46 %sext_ln1171_82"   --->   Operation 206 'mul' 'mul_ln1171_82' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_37_load = load i7 %nodes_features_proj_V_37_addr"   --->   Operation 207 'load' 'nodes_features_proj_V_37_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_4 : Operation 208 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1646"   --->   Operation 208 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 0.60>
ST_4 : Operation 209 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_21_load = load i7 %nodes_features_proj_V_21_addr"   --->   Operation 209 'load' 'nodes_features_proj_V_21_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_4 : Operation 210 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1646"   --->   Operation 210 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 0.60>
ST_4 : Operation 211 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_5_load = load i7 %nodes_features_proj_V_5_addr"   --->   Operation 211 'load' 'nodes_features_proj_V_5_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_4 : Operation 212 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1646"   --->   Operation 212 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 0.60>
ST_4 : Operation 213 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_53_load = load i7 %nodes_features_proj_V_53_addr"   --->   Operation 213 'load' 'nodes_features_proj_V_53_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_4 : Operation 214 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1646"   --->   Operation 214 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 0.60>
ST_4 : Operation 215 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_38_load = load i7 %nodes_features_proj_V_38_addr"   --->   Operation 215 'load' 'nodes_features_proj_V_38_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_4 : Operation 216 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1517"   --->   Operation 216 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 0.60>
ST_4 : Operation 217 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_22_load = load i7 %nodes_features_proj_V_22_addr"   --->   Operation 217 'load' 'nodes_features_proj_V_22_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_4 : Operation 218 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1517"   --->   Operation 218 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 0.60>
ST_4 : Operation 219 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_6_load = load i7 %nodes_features_proj_V_6_addr"   --->   Operation 219 'load' 'nodes_features_proj_V_6_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_4 : Operation 220 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1517"   --->   Operation 220 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 0.60>
ST_4 : Operation 221 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_54_load = load i7 %nodes_features_proj_V_54_addr"   --->   Operation 221 'load' 'nodes_features_proj_V_54_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_4 : Operation 222 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1517"   --->   Operation 222 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 0.60>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_7_addr = getelementptr i28 %nodes_features_proj_V_7, i64 0, i64 %n_cast"   --->   Operation 223 'getelementptr' 'nodes_features_proj_V_7_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_23_addr = getelementptr i28 %nodes_features_proj_V_23, i64 0, i64 %n_cast"   --->   Operation 224 'getelementptr' 'nodes_features_proj_V_23_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_39_addr = getelementptr i28 %nodes_features_proj_V_39, i64 0, i64 %n_cast"   --->   Operation 225 'getelementptr' 'nodes_features_proj_V_39_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_55_addr = getelementptr i28 %nodes_features_proj_V_55, i64 0, i64 %n_cast"   --->   Operation 226 'getelementptr' 'nodes_features_proj_V_55_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 227 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_39_load = load i7 %nodes_features_proj_V_39_addr"   --->   Operation 227 'load' 'nodes_features_proj_V_39_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_4 : Operation 228 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_23_load = load i7 %nodes_features_proj_V_23_addr"   --->   Operation 228 'load' 'nodes_features_proj_V_23_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_4 : Operation 229 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_7_load = load i7 %nodes_features_proj_V_7_addr"   --->   Operation 229 'load' 'nodes_features_proj_V_7_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_4 : Operation 230 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_55_load = load i7 %nodes_features_proj_V_55_addr"   --->   Operation 230 'load' 'nodes_features_proj_V_55_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_8_addr = getelementptr i28 %nodes_features_proj_V_8, i64 0, i64 %n_cast"   --->   Operation 231 'getelementptr' 'nodes_features_proj_V_8_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_24_addr = getelementptr i28 %nodes_features_proj_V_24, i64 0, i64 %n_cast"   --->   Operation 232 'getelementptr' 'nodes_features_proj_V_24_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_40_addr = getelementptr i28 %nodes_features_proj_V_40, i64 0, i64 %n_cast"   --->   Operation 233 'getelementptr' 'nodes_features_proj_V_40_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_56_addr = getelementptr i28 %nodes_features_proj_V_56, i64 0, i64 %n_cast"   --->   Operation 234 'getelementptr' 'nodes_features_proj_V_56_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_4 : Operation 235 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_40_load = load i7 %nodes_features_proj_V_40_addr"   --->   Operation 235 'load' 'nodes_features_proj_V_40_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_4 : Operation 236 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_24_load = load i7 %nodes_features_proj_V_24_addr"   --->   Operation 236 'load' 'nodes_features_proj_V_24_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_4 : Operation 237 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_8_load = load i7 %nodes_features_proj_V_8_addr"   --->   Operation 237 'load' 'nodes_features_proj_V_8_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_4 : Operation 238 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_56_load = load i7 %nodes_features_proj_V_56_addr"   --->   Operation 238 'load' 'nodes_features_proj_V_56_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 2.68>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln54_5 = sext i28 %scoring_fn_source_V_5_load" [GAT_compute.cc:54]   --->   Operation 239 'sext' 'sext_ln54_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln54_6 = sext i28 %scoring_fn_source_V_6_load" [GAT_compute.cc:54]   --->   Operation 240 'sext' 'sext_ln54_6' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 241 [1/2] (0.79ns)   --->   "%scoring_fn_source_V_7_load = load i5 %scoring_fn_source_V_7_addr" [GAT_compute.cc:54]   --->   Operation 241 'load' 'scoring_fn_source_V_7_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_5 : Operation 242 [1/2] (0.79ns)   --->   "%scoring_fn_source_V_8_load = load i5 %scoring_fn_source_V_8_addr" [GAT_compute.cc:54]   --->   Operation 242 'load' 'scoring_fn_source_V_8_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_9_addr = getelementptr i28 %scoring_fn_source_V_9, i64 0, i64 %zext_ln1171"   --->   Operation 243 'getelementptr' 'scoring_fn_source_V_9_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 244 [2/2] (0.79ns)   --->   "%scoring_fn_source_V_9_load = load i5 %scoring_fn_source_V_9_addr" [GAT_compute.cc:54]   --->   Operation 244 'load' 'scoring_fn_source_V_9_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_10_addr = getelementptr i28 %scoring_fn_source_V_10, i64 0, i64 %zext_ln1171"   --->   Operation 245 'getelementptr' 'scoring_fn_source_V_10_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 246 [2/2] (0.79ns)   --->   "%scoring_fn_source_V_10_load = load i5 %scoring_fn_source_V_10_addr" [GAT_compute.cc:54]   --->   Operation 246 'load' 'scoring_fn_source_V_10_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_5 : Operation 247 [1/3] (2.68ns)   --->   "%mul_ln1171 = mul i46 %sext_ln54, i46 %sext_ln1171"   --->   Operation 247 'mul' 'mul_ln1171' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/3] (2.68ns)   --->   "%mul_ln1171_79 = mul i46 %sext_ln54_1, i46 %sext_ln1171_79"   --->   Operation 248 'mul' 'mul_ln1171_79' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_s = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %mul_ln1171, i32 18, i32 45"   --->   Operation 249 'partselect' 'tmp_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 250 [1/3] (2.68ns)   --->   "%mul_ln1171_80 = mul i46 %sext_ln54_2, i46 %sext_ln1171_80"   --->   Operation 250 'mul' 'mul_ln1171_80' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [2/3] (2.68ns)   --->   "%mul_ln1171_81 = mul i46 %sext_ln54_3, i46 %sext_ln1171_81"   --->   Operation 251 'mul' 'mul_ln1171_81' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [2/3] (2.68ns)   --->   "%mul_ln1171_82 = mul i46 %sext_ln54_4, i46 %sext_ln1171_82"   --->   Operation 252 'mul' 'mul_ln1171_82' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%phi_ln1169_20 = phi i28 %nodes_features_proj_V_5_load, void %branch645, i28 %nodes_features_proj_V_21_load, void %branch661, i28 %nodes_features_proj_V_37_load, void %branch677, i28 %nodes_features_proj_V_53_load, void %branch693"   --->   Operation 253 'phi' 'phi_ln1169_20' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1171_83 = sext i28 %phi_ln1169_20"   --->   Operation 254 'sext' 'sext_ln1171_83' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 255 [3/3] (2.68ns)   --->   "%mul_ln1171_83 = mul i46 %sext_ln54_5, i46 %sext_ln1171_83"   --->   Operation 255 'mul' 'mul_ln1171_83' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%phi_ln1169_21 = phi i28 %nodes_features_proj_V_6_load, void %branch582, i28 %nodes_features_proj_V_22_load, void %branch598, i28 %nodes_features_proj_V_38_load, void %branch614, i28 %nodes_features_proj_V_54_load, void %branch630"   --->   Operation 256 'phi' 'phi_ln1169_21' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1171_84 = sext i28 %phi_ln1169_21"   --->   Operation 257 'sext' 'sext_ln1171_84' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 258 [3/3] (2.68ns)   --->   "%mul_ln1171_84 = mul i46 %sext_ln54_6, i46 %sext_ln1171_84"   --->   Operation 258 'mul' 'mul_ln1171_84' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 259 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_39_load = load i7 %nodes_features_proj_V_39_addr"   --->   Operation 259 'load' 'nodes_features_proj_V_39_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 260 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1388"   --->   Operation 260 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 0.60>
ST_5 : Operation 261 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_23_load = load i7 %nodes_features_proj_V_23_addr"   --->   Operation 261 'load' 'nodes_features_proj_V_23_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 262 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1388"   --->   Operation 262 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 0.60>
ST_5 : Operation 263 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_7_load = load i7 %nodes_features_proj_V_7_addr"   --->   Operation 263 'load' 'nodes_features_proj_V_7_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 264 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1388"   --->   Operation 264 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 0.60>
ST_5 : Operation 265 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_55_load = load i7 %nodes_features_proj_V_55_addr"   --->   Operation 265 'load' 'nodes_features_proj_V_55_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 266 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1388"   --->   Operation 266 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 0.60>
ST_5 : Operation 267 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_40_load = load i7 %nodes_features_proj_V_40_addr"   --->   Operation 267 'load' 'nodes_features_proj_V_40_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 268 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1259"   --->   Operation 268 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 0.60>
ST_5 : Operation 269 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_24_load = load i7 %nodes_features_proj_V_24_addr"   --->   Operation 269 'load' 'nodes_features_proj_V_24_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 270 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1259"   --->   Operation 270 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 0.60>
ST_5 : Operation 271 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_8_load = load i7 %nodes_features_proj_V_8_addr"   --->   Operation 271 'load' 'nodes_features_proj_V_8_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 272 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1259"   --->   Operation 272 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 0.60>
ST_5 : Operation 273 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_56_load = load i7 %nodes_features_proj_V_56_addr"   --->   Operation 273 'load' 'nodes_features_proj_V_56_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 274 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1259"   --->   Operation 274 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 0.60>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_9_addr = getelementptr i28 %nodes_features_proj_V_9, i64 0, i64 %n_cast"   --->   Operation 275 'getelementptr' 'nodes_features_proj_V_9_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_25_addr = getelementptr i28 %nodes_features_proj_V_25, i64 0, i64 %n_cast"   --->   Operation 276 'getelementptr' 'nodes_features_proj_V_25_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_41_addr = getelementptr i28 %nodes_features_proj_V_41, i64 0, i64 %n_cast"   --->   Operation 277 'getelementptr' 'nodes_features_proj_V_41_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_57_addr = getelementptr i28 %nodes_features_proj_V_57, i64 0, i64 %n_cast"   --->   Operation 278 'getelementptr' 'nodes_features_proj_V_57_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 279 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_41_load = load i7 %nodes_features_proj_V_41_addr"   --->   Operation 279 'load' 'nodes_features_proj_V_41_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 280 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_25_load = load i7 %nodes_features_proj_V_25_addr"   --->   Operation 280 'load' 'nodes_features_proj_V_25_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 281 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_9_load = load i7 %nodes_features_proj_V_9_addr"   --->   Operation 281 'load' 'nodes_features_proj_V_9_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 282 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_57_load = load i7 %nodes_features_proj_V_57_addr"   --->   Operation 282 'load' 'nodes_features_proj_V_57_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_10_addr = getelementptr i28 %nodes_features_proj_V_10, i64 0, i64 %n_cast"   --->   Operation 283 'getelementptr' 'nodes_features_proj_V_10_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_26_addr = getelementptr i28 %nodes_features_proj_V_26, i64 0, i64 %n_cast"   --->   Operation 284 'getelementptr' 'nodes_features_proj_V_26_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_42_addr = getelementptr i28 %nodes_features_proj_V_42, i64 0, i64 %n_cast"   --->   Operation 285 'getelementptr' 'nodes_features_proj_V_42_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_58_addr = getelementptr i28 %nodes_features_proj_V_58, i64 0, i64 %n_cast"   --->   Operation 286 'getelementptr' 'nodes_features_proj_V_58_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 287 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_42_load = load i7 %nodes_features_proj_V_42_addr"   --->   Operation 287 'load' 'nodes_features_proj_V_42_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 288 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_26_load = load i7 %nodes_features_proj_V_26_addr"   --->   Operation 288 'load' 'nodes_features_proj_V_26_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 289 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_10_load = load i7 %nodes_features_proj_V_10_addr"   --->   Operation 289 'load' 'nodes_features_proj_V_10_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 290 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_58_load = load i7 %nodes_features_proj_V_58_addr"   --->   Operation 290 'load' 'nodes_features_proj_V_58_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>

State 6 <SV = 5> <Delay = 2.68>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln54_7 = sext i28 %scoring_fn_source_V_7_load" [GAT_compute.cc:54]   --->   Operation 291 'sext' 'sext_ln54_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln54_8 = sext i28 %scoring_fn_source_V_8_load" [GAT_compute.cc:54]   --->   Operation 292 'sext' 'sext_ln54_8' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 293 [1/2] (0.79ns)   --->   "%scoring_fn_source_V_9_load = load i5 %scoring_fn_source_V_9_addr" [GAT_compute.cc:54]   --->   Operation 293 'load' 'scoring_fn_source_V_9_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_6 : Operation 294 [1/2] (0.79ns)   --->   "%scoring_fn_source_V_10_load = load i5 %scoring_fn_source_V_10_addr" [GAT_compute.cc:54]   --->   Operation 294 'load' 'scoring_fn_source_V_10_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_11_addr = getelementptr i28 %scoring_fn_source_V_11, i64 0, i64 %zext_ln1171"   --->   Operation 295 'getelementptr' 'scoring_fn_source_V_11_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 296 [2/2] (0.79ns)   --->   "%scoring_fn_source_V_11_load = load i5 %scoring_fn_source_V_11_addr" [GAT_compute.cc:54]   --->   Operation 296 'load' 'scoring_fn_source_V_11_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_12_addr = getelementptr i28 %scoring_fn_source_V_12, i64 0, i64 %zext_ln1171"   --->   Operation 297 'getelementptr' 'scoring_fn_source_V_12_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 298 [2/2] (0.79ns)   --->   "%scoring_fn_source_V_12_load = load i5 %scoring_fn_source_V_12_addr" [GAT_compute.cc:54]   --->   Operation 298 'load' 'scoring_fn_source_V_12_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_s, i18 0"   --->   Operation 299 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (1.26ns)   --->   "%add_ln1245 = add i46 %shl_ln, i46 %mul_ln1171_79"   --->   Operation 300 'add' 'add_ln1245' <Predicate = (!icmp_ln54)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245, i32 18, i32 45"   --->   Operation 301 'partselect' 'tmp_77' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%shl_ln737_s = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_77, i18 0"   --->   Operation 302 'bitconcatenate' 'shl_ln737_s' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (1.26ns)   --->   "%add_ln1245_78 = add i46 %shl_ln737_s, i46 %mul_ln1171_80"   --->   Operation 303 'add' 'add_ln1245_78' <Predicate = (!icmp_ln54)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 304 [1/3] (2.68ns)   --->   "%mul_ln1171_81 = mul i46 %sext_ln54_3, i46 %sext_ln1171_81"   --->   Operation 304 'mul' 'mul_ln1171_81' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_78, i32 18, i32 45"   --->   Operation 305 'partselect' 'tmp_78' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 306 [1/3] (2.68ns)   --->   "%mul_ln1171_82 = mul i46 %sext_ln54_4, i46 %sext_ln1171_82"   --->   Operation 306 'mul' 'mul_ln1171_82' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 307 [2/3] (2.68ns)   --->   "%mul_ln1171_83 = mul i46 %sext_ln54_5, i46 %sext_ln1171_83"   --->   Operation 307 'mul' 'mul_ln1171_83' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 308 [2/3] (2.68ns)   --->   "%mul_ln1171_84 = mul i46 %sext_ln54_6, i46 %sext_ln1171_84"   --->   Operation 308 'mul' 'mul_ln1171_84' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%phi_ln1169_22 = phi i28 %nodes_features_proj_V_7_load, void %branch519, i28 %nodes_features_proj_V_23_load, void %branch535, i28 %nodes_features_proj_V_39_load, void %branch551, i28 %nodes_features_proj_V_55_load, void %branch567"   --->   Operation 309 'phi' 'phi_ln1169_22' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln1171_85 = sext i28 %phi_ln1169_22"   --->   Operation 310 'sext' 'sext_ln1171_85' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 311 [3/3] (2.68ns)   --->   "%mul_ln1171_85 = mul i46 %sext_ln54_7, i46 %sext_ln1171_85"   --->   Operation 311 'mul' 'mul_ln1171_85' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%phi_ln1169_23 = phi i28 %nodes_features_proj_V_8_load, void %branch456, i28 %nodes_features_proj_V_24_load, void %branch472, i28 %nodes_features_proj_V_40_load, void %branch488, i28 %nodes_features_proj_V_56_load, void %branch504"   --->   Operation 312 'phi' 'phi_ln1169_23' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1171_86 = sext i28 %phi_ln1169_23"   --->   Operation 313 'sext' 'sext_ln1171_86' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 314 [3/3] (2.68ns)   --->   "%mul_ln1171_86 = mul i46 %sext_ln54_8, i46 %sext_ln1171_86"   --->   Operation 314 'mul' 'mul_ln1171_86' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 315 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_41_load = load i7 %nodes_features_proj_V_41_addr"   --->   Operation 315 'load' 'nodes_features_proj_V_41_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_6 : Operation 316 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1130"   --->   Operation 316 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 0.60>
ST_6 : Operation 317 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_25_load = load i7 %nodes_features_proj_V_25_addr"   --->   Operation 317 'load' 'nodes_features_proj_V_25_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_6 : Operation 318 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1130"   --->   Operation 318 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 0.60>
ST_6 : Operation 319 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_9_load = load i7 %nodes_features_proj_V_9_addr"   --->   Operation 319 'load' 'nodes_features_proj_V_9_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_6 : Operation 320 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1130"   --->   Operation 320 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 0.60>
ST_6 : Operation 321 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_57_load = load i7 %nodes_features_proj_V_57_addr"   --->   Operation 321 'load' 'nodes_features_proj_V_57_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_6 : Operation 322 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1130"   --->   Operation 322 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 0.60>
ST_6 : Operation 323 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_42_load = load i7 %nodes_features_proj_V_42_addr"   --->   Operation 323 'load' 'nodes_features_proj_V_42_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_6 : Operation 324 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1001"   --->   Operation 324 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 0.60>
ST_6 : Operation 325 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_26_load = load i7 %nodes_features_proj_V_26_addr"   --->   Operation 325 'load' 'nodes_features_proj_V_26_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_6 : Operation 326 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1001"   --->   Operation 326 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 0.60>
ST_6 : Operation 327 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_10_load = load i7 %nodes_features_proj_V_10_addr"   --->   Operation 327 'load' 'nodes_features_proj_V_10_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_6 : Operation 328 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1001"   --->   Operation 328 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 0.60>
ST_6 : Operation 329 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_58_load = load i7 %nodes_features_proj_V_58_addr"   --->   Operation 329 'load' 'nodes_features_proj_V_58_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_6 : Operation 330 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split1001"   --->   Operation 330 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 0.60>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_11_addr = getelementptr i28 %nodes_features_proj_V_11, i64 0, i64 %n_cast"   --->   Operation 331 'getelementptr' 'nodes_features_proj_V_11_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_27_addr = getelementptr i28 %nodes_features_proj_V_27, i64 0, i64 %n_cast"   --->   Operation 332 'getelementptr' 'nodes_features_proj_V_27_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_43_addr = getelementptr i28 %nodes_features_proj_V_43, i64 0, i64 %n_cast"   --->   Operation 333 'getelementptr' 'nodes_features_proj_V_43_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_59_addr = getelementptr i28 %nodes_features_proj_V_59, i64 0, i64 %n_cast"   --->   Operation 334 'getelementptr' 'nodes_features_proj_V_59_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 335 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_43_load = load i7 %nodes_features_proj_V_43_addr"   --->   Operation 335 'load' 'nodes_features_proj_V_43_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_6 : Operation 336 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_27_load = load i7 %nodes_features_proj_V_27_addr"   --->   Operation 336 'load' 'nodes_features_proj_V_27_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_6 : Operation 337 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_11_load = load i7 %nodes_features_proj_V_11_addr"   --->   Operation 337 'load' 'nodes_features_proj_V_11_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_6 : Operation 338 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_59_load = load i7 %nodes_features_proj_V_59_addr"   --->   Operation 338 'load' 'nodes_features_proj_V_59_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_12_addr = getelementptr i28 %nodes_features_proj_V_12, i64 0, i64 %n_cast"   --->   Operation 339 'getelementptr' 'nodes_features_proj_V_12_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_28_addr = getelementptr i28 %nodes_features_proj_V_28, i64 0, i64 %n_cast"   --->   Operation 340 'getelementptr' 'nodes_features_proj_V_28_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_44_addr = getelementptr i28 %nodes_features_proj_V_44, i64 0, i64 %n_cast"   --->   Operation 341 'getelementptr' 'nodes_features_proj_V_44_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_60_addr = getelementptr i28 %nodes_features_proj_V_60, i64 0, i64 %n_cast"   --->   Operation 342 'getelementptr' 'nodes_features_proj_V_60_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 343 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_44_load = load i7 %nodes_features_proj_V_44_addr"   --->   Operation 343 'load' 'nodes_features_proj_V_44_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_6 : Operation 344 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_28_load = load i7 %nodes_features_proj_V_28_addr"   --->   Operation 344 'load' 'nodes_features_proj_V_28_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_6 : Operation 345 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_12_load = load i7 %nodes_features_proj_V_12_addr"   --->   Operation 345 'load' 'nodes_features_proj_V_12_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_6 : Operation 346 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_60_load = load i7 %nodes_features_proj_V_60_addr"   --->   Operation 346 'load' 'nodes_features_proj_V_60_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>

State 7 <SV = 6> <Delay = 2.68>
ST_7 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln54_9 = sext i28 %scoring_fn_source_V_9_load" [GAT_compute.cc:54]   --->   Operation 347 'sext' 'sext_ln54_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln54_10 = sext i28 %scoring_fn_source_V_10_load" [GAT_compute.cc:54]   --->   Operation 348 'sext' 'sext_ln54_10' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 349 [1/2] (0.79ns)   --->   "%scoring_fn_source_V_11_load = load i5 %scoring_fn_source_V_11_addr" [GAT_compute.cc:54]   --->   Operation 349 'load' 'scoring_fn_source_V_11_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_7 : Operation 350 [1/2] (0.79ns)   --->   "%scoring_fn_source_V_12_load = load i5 %scoring_fn_source_V_12_addr" [GAT_compute.cc:54]   --->   Operation 350 'load' 'scoring_fn_source_V_12_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_7 : Operation 351 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_13_addr = getelementptr i28 %scoring_fn_source_V_13, i64 0, i64 %zext_ln1171"   --->   Operation 351 'getelementptr' 'scoring_fn_source_V_13_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 352 [2/2] (0.79ns)   --->   "%scoring_fn_source_V_13_load = load i5 %scoring_fn_source_V_13_addr" [GAT_compute.cc:54]   --->   Operation 352 'load' 'scoring_fn_source_V_13_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_14_addr = getelementptr i28 %scoring_fn_source_V_14, i64 0, i64 %zext_ln1171"   --->   Operation 353 'getelementptr' 'scoring_fn_source_V_14_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 354 [2/2] (0.79ns)   --->   "%scoring_fn_source_V_14_load = load i5 %scoring_fn_source_V_14_addr" [GAT_compute.cc:54]   --->   Operation 354 'load' 'scoring_fn_source_V_14_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_7 : Operation 355 [1/1] (0.00ns)   --->   "%shl_ln737_76 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_78, i18 0"   --->   Operation 355 'bitconcatenate' 'shl_ln737_76' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 356 [1/1] (1.26ns)   --->   "%add_ln1245_79 = add i46 %shl_ln737_76, i46 %mul_ln1171_81"   --->   Operation 356 'add' 'add_ln1245_79' <Predicate = (!icmp_ln54)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_79, i32 18, i32 45"   --->   Operation 357 'partselect' 'tmp_79' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 358 [1/1] (0.00ns)   --->   "%shl_ln737_77 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_79, i18 0"   --->   Operation 358 'bitconcatenate' 'shl_ln737_77' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 359 [1/1] (1.26ns)   --->   "%add_ln1245_80 = add i46 %shl_ln737_77, i46 %mul_ln1171_82"   --->   Operation 359 'add' 'add_ln1245_80' <Predicate = (!icmp_ln54)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 360 [1/3] (2.68ns)   --->   "%mul_ln1171_83 = mul i46 %sext_ln54_5, i46 %sext_ln1171_83"   --->   Operation 360 'mul' 'mul_ln1171_83' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_80, i32 18, i32 45"   --->   Operation 361 'partselect' 'tmp_80' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 362 [1/3] (2.68ns)   --->   "%mul_ln1171_84 = mul i46 %sext_ln54_6, i46 %sext_ln1171_84"   --->   Operation 362 'mul' 'mul_ln1171_84' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 363 [2/3] (2.68ns)   --->   "%mul_ln1171_85 = mul i46 %sext_ln54_7, i46 %sext_ln1171_85"   --->   Operation 363 'mul' 'mul_ln1171_85' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 364 [2/3] (2.68ns)   --->   "%mul_ln1171_86 = mul i46 %sext_ln54_8, i46 %sext_ln1171_86"   --->   Operation 364 'mul' 'mul_ln1171_86' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 365 [1/1] (0.00ns)   --->   "%phi_ln1169_24 = phi i28 %nodes_features_proj_V_9_load, void %branch393, i28 %nodes_features_proj_V_25_load, void %branch409, i28 %nodes_features_proj_V_41_load, void %branch425, i28 %nodes_features_proj_V_57_load, void %branch441"   --->   Operation 365 'phi' 'phi_ln1169_24' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln1171_87 = sext i28 %phi_ln1169_24"   --->   Operation 366 'sext' 'sext_ln1171_87' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 367 [3/3] (2.68ns)   --->   "%mul_ln1171_87 = mul i46 %sext_ln54_9, i46 %sext_ln1171_87"   --->   Operation 367 'mul' 'mul_ln1171_87' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "%phi_ln1169_25 = phi i28 %nodes_features_proj_V_10_load, void %branch330, i28 %nodes_features_proj_V_26_load, void %branch346, i28 %nodes_features_proj_V_42_load, void %branch362, i28 %nodes_features_proj_V_58_load, void %branch378"   --->   Operation 368 'phi' 'phi_ln1169_25' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1171_88 = sext i28 %phi_ln1169_25"   --->   Operation 369 'sext' 'sext_ln1171_88' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 370 [3/3] (2.68ns)   --->   "%mul_ln1171_88 = mul i46 %sext_ln54_10, i46 %sext_ln1171_88"   --->   Operation 370 'mul' 'mul_ln1171_88' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 371 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_43_load = load i7 %nodes_features_proj_V_43_addr"   --->   Operation 371 'load' 'nodes_features_proj_V_43_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_7 : Operation 372 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split872"   --->   Operation 372 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 0.60>
ST_7 : Operation 373 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_27_load = load i7 %nodes_features_proj_V_27_addr"   --->   Operation 373 'load' 'nodes_features_proj_V_27_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_7 : Operation 374 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split872"   --->   Operation 374 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 0.60>
ST_7 : Operation 375 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_11_load = load i7 %nodes_features_proj_V_11_addr"   --->   Operation 375 'load' 'nodes_features_proj_V_11_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_7 : Operation 376 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split872"   --->   Operation 376 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 0.60>
ST_7 : Operation 377 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_59_load = load i7 %nodes_features_proj_V_59_addr"   --->   Operation 377 'load' 'nodes_features_proj_V_59_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_7 : Operation 378 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split872"   --->   Operation 378 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 0.60>
ST_7 : Operation 379 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_44_load = load i7 %nodes_features_proj_V_44_addr"   --->   Operation 379 'load' 'nodes_features_proj_V_44_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_7 : Operation 380 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split743"   --->   Operation 380 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 0.60>
ST_7 : Operation 381 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_28_load = load i7 %nodes_features_proj_V_28_addr"   --->   Operation 381 'load' 'nodes_features_proj_V_28_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_7 : Operation 382 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split743"   --->   Operation 382 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 0.60>
ST_7 : Operation 383 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_12_load = load i7 %nodes_features_proj_V_12_addr"   --->   Operation 383 'load' 'nodes_features_proj_V_12_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_7 : Operation 384 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split743"   --->   Operation 384 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 0.60>
ST_7 : Operation 385 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_60_load = load i7 %nodes_features_proj_V_60_addr"   --->   Operation 385 'load' 'nodes_features_proj_V_60_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_7 : Operation 386 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split743"   --->   Operation 386 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 0.60>
ST_7 : Operation 387 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_13_addr = getelementptr i28 %nodes_features_proj_V_13, i64 0, i64 %n_cast"   --->   Operation 387 'getelementptr' 'nodes_features_proj_V_13_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 388 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_29_addr = getelementptr i28 %nodes_features_proj_V_29, i64 0, i64 %n_cast"   --->   Operation 388 'getelementptr' 'nodes_features_proj_V_29_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 389 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_45_addr = getelementptr i28 %nodes_features_proj_V_45, i64 0, i64 %n_cast"   --->   Operation 389 'getelementptr' 'nodes_features_proj_V_45_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 390 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_61_addr = getelementptr i28 %nodes_features_proj_V_61, i64 0, i64 %n_cast"   --->   Operation 390 'getelementptr' 'nodes_features_proj_V_61_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 391 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_45_load = load i7 %nodes_features_proj_V_45_addr"   --->   Operation 391 'load' 'nodes_features_proj_V_45_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_7 : Operation 392 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_29_load = load i7 %nodes_features_proj_V_29_addr"   --->   Operation 392 'load' 'nodes_features_proj_V_29_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_7 : Operation 393 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_13_load = load i7 %nodes_features_proj_V_13_addr"   --->   Operation 393 'load' 'nodes_features_proj_V_13_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_7 : Operation 394 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_61_load = load i7 %nodes_features_proj_V_61_addr"   --->   Operation 394 'load' 'nodes_features_proj_V_61_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_7 : Operation 395 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_14_addr = getelementptr i28 %nodes_features_proj_V_14, i64 0, i64 %n_cast"   --->   Operation 395 'getelementptr' 'nodes_features_proj_V_14_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 396 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_30_addr = getelementptr i28 %nodes_features_proj_V_30, i64 0, i64 %n_cast"   --->   Operation 396 'getelementptr' 'nodes_features_proj_V_30_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 397 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_46_addr = getelementptr i28 %nodes_features_proj_V_46, i64 0, i64 %n_cast"   --->   Operation 397 'getelementptr' 'nodes_features_proj_V_46_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 398 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_62_addr = getelementptr i28 %nodes_features_proj_V_62, i64 0, i64 %n_cast"   --->   Operation 398 'getelementptr' 'nodes_features_proj_V_62_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 399 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_46_load = load i7 %nodes_features_proj_V_46_addr"   --->   Operation 399 'load' 'nodes_features_proj_V_46_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_7 : Operation 400 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_30_load = load i7 %nodes_features_proj_V_30_addr"   --->   Operation 400 'load' 'nodes_features_proj_V_30_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_7 : Operation 401 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_14_load = load i7 %nodes_features_proj_V_14_addr"   --->   Operation 401 'load' 'nodes_features_proj_V_14_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_7 : Operation 402 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_62_load = load i7 %nodes_features_proj_V_62_addr"   --->   Operation 402 'load' 'nodes_features_proj_V_62_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_15_addr = getelementptr i28 %nodes_features_proj_V_15, i64 0, i64 %n_cast"   --->   Operation 403 'getelementptr' 'nodes_features_proj_V_15_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 404 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_31_addr = getelementptr i28 %nodes_features_proj_V_31, i64 0, i64 %n_cast"   --->   Operation 404 'getelementptr' 'nodes_features_proj_V_31_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 405 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_47_addr = getelementptr i28 %nodes_features_proj_V_47, i64 0, i64 %n_cast"   --->   Operation 405 'getelementptr' 'nodes_features_proj_V_47_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 406 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_63_addr = getelementptr i28 %nodes_features_proj_V_63, i64 0, i64 %n_cast"   --->   Operation 406 'getelementptr' 'nodes_features_proj_V_63_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.68>
ST_8 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln54_11 = sext i28 %scoring_fn_source_V_11_load" [GAT_compute.cc:54]   --->   Operation 407 'sext' 'sext_ln54_11' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln54_12 = sext i28 %scoring_fn_source_V_12_load" [GAT_compute.cc:54]   --->   Operation 408 'sext' 'sext_ln54_12' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 409 [1/2] (0.79ns)   --->   "%scoring_fn_source_V_13_load = load i5 %scoring_fn_source_V_13_addr" [GAT_compute.cc:54]   --->   Operation 409 'load' 'scoring_fn_source_V_13_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_8 : Operation 410 [1/2] (0.79ns)   --->   "%scoring_fn_source_V_14_load = load i5 %scoring_fn_source_V_14_addr" [GAT_compute.cc:54]   --->   Operation 410 'load' 'scoring_fn_source_V_14_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_8 : Operation 411 [1/1] (0.00ns)   --->   "%scoring_fn_source_V_15_addr = getelementptr i28 %scoring_fn_source_V_15, i64 0, i64 %zext_ln1171"   --->   Operation 411 'getelementptr' 'scoring_fn_source_V_15_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 412 [2/2] (0.79ns)   --->   "%scoring_fn_source_V_15_load = load i5 %scoring_fn_source_V_15_addr" [GAT_compute.cc:54]   --->   Operation 412 'load' 'scoring_fn_source_V_15_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_8 : Operation 413 [1/1] (0.00ns)   --->   "%shl_ln737_78 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_80, i18 0"   --->   Operation 413 'bitconcatenate' 'shl_ln737_78' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 414 [1/1] (1.26ns)   --->   "%add_ln1245_81 = add i46 %shl_ln737_78, i46 %mul_ln1171_83"   --->   Operation 414 'add' 'add_ln1245_81' <Predicate = (!icmp_ln54)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_81, i32 18, i32 45"   --->   Operation 415 'partselect' 'tmp_81' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 416 [1/1] (0.00ns)   --->   "%shl_ln737_79 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_81, i18 0"   --->   Operation 416 'bitconcatenate' 'shl_ln737_79' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 417 [1/1] (1.26ns)   --->   "%add_ln1245_82 = add i46 %shl_ln737_79, i46 %mul_ln1171_84"   --->   Operation 417 'add' 'add_ln1245_82' <Predicate = (!icmp_ln54)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 418 [1/3] (2.68ns)   --->   "%mul_ln1171_85 = mul i46 %sext_ln54_7, i46 %sext_ln1171_85"   --->   Operation 418 'mul' 'mul_ln1171_85' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_82, i32 18, i32 45"   --->   Operation 419 'partselect' 'tmp_82' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 420 [1/3] (2.68ns)   --->   "%mul_ln1171_86 = mul i46 %sext_ln54_8, i46 %sext_ln1171_86"   --->   Operation 420 'mul' 'mul_ln1171_86' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 421 [2/3] (2.68ns)   --->   "%mul_ln1171_87 = mul i46 %sext_ln54_9, i46 %sext_ln1171_87"   --->   Operation 421 'mul' 'mul_ln1171_87' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 422 [2/3] (2.68ns)   --->   "%mul_ln1171_88 = mul i46 %sext_ln54_10, i46 %sext_ln1171_88"   --->   Operation 422 'mul' 'mul_ln1171_88' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 423 [1/1] (0.00ns)   --->   "%phi_ln1169_26 = phi i28 %nodes_features_proj_V_11_load, void %branch267, i28 %nodes_features_proj_V_27_load, void %branch283, i28 %nodes_features_proj_V_43_load, void %branch299, i28 %nodes_features_proj_V_59_load, void %branch315"   --->   Operation 423 'phi' 'phi_ln1169_26' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln1171_89 = sext i28 %phi_ln1169_26"   --->   Operation 424 'sext' 'sext_ln1171_89' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 425 [3/3] (2.68ns)   --->   "%mul_ln1171_89 = mul i46 %sext_ln54_11, i46 %sext_ln1171_89"   --->   Operation 425 'mul' 'mul_ln1171_89' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 426 [1/1] (0.00ns)   --->   "%phi_ln1169_27 = phi i28 %nodes_features_proj_V_12_load, void %branch204, i28 %nodes_features_proj_V_28_load, void %branch220, i28 %nodes_features_proj_V_44_load, void %branch236, i28 %nodes_features_proj_V_60_load, void %branch252"   --->   Operation 426 'phi' 'phi_ln1169_27' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln1171_90 = sext i28 %phi_ln1169_27"   --->   Operation 427 'sext' 'sext_ln1171_90' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 428 [3/3] (2.68ns)   --->   "%mul_ln1171_90 = mul i46 %sext_ln54_12, i46 %sext_ln1171_90"   --->   Operation 428 'mul' 'mul_ln1171_90' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 429 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_45_load = load i7 %nodes_features_proj_V_45_addr"   --->   Operation 429 'load' 'nodes_features_proj_V_45_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_8 : Operation 430 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split614"   --->   Operation 430 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 0.60>
ST_8 : Operation 431 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_29_load = load i7 %nodes_features_proj_V_29_addr"   --->   Operation 431 'load' 'nodes_features_proj_V_29_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_8 : Operation 432 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split614"   --->   Operation 432 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 0.60>
ST_8 : Operation 433 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_13_load = load i7 %nodes_features_proj_V_13_addr"   --->   Operation 433 'load' 'nodes_features_proj_V_13_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_8 : Operation 434 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split614"   --->   Operation 434 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 0.60>
ST_8 : Operation 435 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_61_load = load i7 %nodes_features_proj_V_61_addr"   --->   Operation 435 'load' 'nodes_features_proj_V_61_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_8 : Operation 436 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split614"   --->   Operation 436 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 0.60>
ST_8 : Operation 437 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_46_load = load i7 %nodes_features_proj_V_46_addr"   --->   Operation 437 'load' 'nodes_features_proj_V_46_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_8 : Operation 438 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split485"   --->   Operation 438 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 0.60>
ST_8 : Operation 439 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_30_load = load i7 %nodes_features_proj_V_30_addr"   --->   Operation 439 'load' 'nodes_features_proj_V_30_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_8 : Operation 440 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split485"   --->   Operation 440 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 0.60>
ST_8 : Operation 441 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_14_load = load i7 %nodes_features_proj_V_14_addr"   --->   Operation 441 'load' 'nodes_features_proj_V_14_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_8 : Operation 442 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split485"   --->   Operation 442 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 0.60>
ST_8 : Operation 443 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_62_load = load i7 %nodes_features_proj_V_62_addr"   --->   Operation 443 'load' 'nodes_features_proj_V_62_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_8 : Operation 444 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split485"   --->   Operation 444 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 0.60>
ST_8 : Operation 445 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_47_load = load i7 %nodes_features_proj_V_47_addr"   --->   Operation 445 'load' 'nodes_features_proj_V_47_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_8 : Operation 446 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_31_load = load i7 %nodes_features_proj_V_31_addr"   --->   Operation 446 'load' 'nodes_features_proj_V_31_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_8 : Operation 447 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_15_load = load i7 %nodes_features_proj_V_15_addr"   --->   Operation 447 'load' 'nodes_features_proj_V_15_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_8 : Operation 448 [2/2] (1.35ns)   --->   "%nodes_features_proj_V_63_load = load i7 %nodes_features_proj_V_63_addr"   --->   Operation 448 'load' 'nodes_features_proj_V_63_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>

State 9 <SV = 8> <Delay = 2.68>
ST_9 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln54_13 = sext i28 %scoring_fn_source_V_13_load" [GAT_compute.cc:54]   --->   Operation 449 'sext' 'sext_ln54_13' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln54_14 = sext i28 %scoring_fn_source_V_14_load" [GAT_compute.cc:54]   --->   Operation 450 'sext' 'sext_ln54_14' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 451 [1/2] (0.79ns)   --->   "%scoring_fn_source_V_15_load = load i5 %scoring_fn_source_V_15_addr" [GAT_compute.cc:54]   --->   Operation 451 'load' 'scoring_fn_source_V_15_load' <Predicate = (!icmp_ln54)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 20> <RAM>
ST_9 : Operation 452 [1/1] (0.00ns)   --->   "%shl_ln737_80 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_82, i18 0"   --->   Operation 452 'bitconcatenate' 'shl_ln737_80' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 453 [1/1] (1.26ns)   --->   "%add_ln1245_83 = add i46 %shl_ln737_80, i46 %mul_ln1171_85"   --->   Operation 453 'add' 'add_ln1245_83' <Predicate = (!icmp_ln54)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_83, i32 18, i32 45"   --->   Operation 454 'partselect' 'tmp_83' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 455 [1/1] (0.00ns)   --->   "%shl_ln737_81 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_83, i18 0"   --->   Operation 455 'bitconcatenate' 'shl_ln737_81' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 456 [1/1] (1.26ns)   --->   "%add_ln1245_84 = add i46 %shl_ln737_81, i46 %mul_ln1171_86"   --->   Operation 456 'add' 'add_ln1245_84' <Predicate = (!icmp_ln54)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 457 [1/3] (2.68ns)   --->   "%mul_ln1171_87 = mul i46 %sext_ln54_9, i46 %sext_ln1171_87"   --->   Operation 457 'mul' 'mul_ln1171_87' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_84, i32 18, i32 45"   --->   Operation 458 'partselect' 'tmp_84' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 459 [1/3] (2.68ns)   --->   "%mul_ln1171_88 = mul i46 %sext_ln54_10, i46 %sext_ln1171_88"   --->   Operation 459 'mul' 'mul_ln1171_88' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 460 [2/3] (2.68ns)   --->   "%mul_ln1171_89 = mul i46 %sext_ln54_11, i46 %sext_ln1171_89"   --->   Operation 460 'mul' 'mul_ln1171_89' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 461 [2/3] (2.68ns)   --->   "%mul_ln1171_90 = mul i46 %sext_ln54_12, i46 %sext_ln1171_90"   --->   Operation 461 'mul' 'mul_ln1171_90' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 462 [1/1] (0.00ns)   --->   "%phi_ln1169_28 = phi i28 %nodes_features_proj_V_13_load, void %branch141, i28 %nodes_features_proj_V_29_load, void %branch157, i28 %nodes_features_proj_V_45_load, void %branch173, i28 %nodes_features_proj_V_61_load, void %branch189"   --->   Operation 462 'phi' 'phi_ln1169_28' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln1171_91 = sext i28 %phi_ln1169_28"   --->   Operation 463 'sext' 'sext_ln1171_91' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 464 [3/3] (2.68ns)   --->   "%mul_ln1171_91 = mul i46 %sext_ln54_13, i46 %sext_ln1171_91"   --->   Operation 464 'mul' 'mul_ln1171_91' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 465 [1/1] (0.00ns)   --->   "%phi_ln1169_29 = phi i28 %nodes_features_proj_V_14_load, void %branch78, i28 %nodes_features_proj_V_30_load, void %branch94, i28 %nodes_features_proj_V_46_load, void %branch110, i28 %nodes_features_proj_V_62_load, void %branch126"   --->   Operation 465 'phi' 'phi_ln1169_29' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln1171_92 = sext i28 %phi_ln1169_29"   --->   Operation 466 'sext' 'sext_ln1171_92' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_9 : Operation 467 [3/3] (2.68ns)   --->   "%mul_ln1171_92 = mul i46 %sext_ln54_14, i46 %sext_ln1171_92"   --->   Operation 467 'mul' 'mul_ln1171_92' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 468 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_47_load = load i7 %nodes_features_proj_V_47_addr"   --->   Operation 468 'load' 'nodes_features_proj_V_47_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_9 : Operation 469 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split356"   --->   Operation 469 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 2)> <Delay = 0.60>
ST_9 : Operation 470 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_31_load = load i7 %nodes_features_proj_V_31_addr"   --->   Operation 470 'load' 'nodes_features_proj_V_31_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_9 : Operation 471 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split356"   --->   Operation 471 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 1)> <Delay = 0.60>
ST_9 : Operation 472 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_15_load = load i7 %nodes_features_proj_V_15_addr"   --->   Operation 472 'load' 'nodes_features_proj_V_15_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_9 : Operation 473 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split356"   --->   Operation 473 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 0)> <Delay = 0.60>
ST_9 : Operation 474 [1/2] (1.35ns)   --->   "%nodes_features_proj_V_63_load = load i7 %nodes_features_proj_V_63_addr"   --->   Operation 474 'load' 'nodes_features_proj_V_63_load' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_9 : Operation 475 [1/1] (0.60ns)   --->   "%br_ln1169 = br void %.split356"   --->   Operation 475 'br' 'br_ln1169' <Predicate = (!icmp_ln54 & trunc_ln54 == 3)> <Delay = 0.60>

State 10 <SV = 9> <Delay = 2.68>
ST_10 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i3 %select_ln54_1" [GAT_compute.cc:54]   --->   Operation 476 'zext' 'zext_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 477 [3/3] (1.08ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln54 = mul i9 %zext_ln54, i9 100" [GAT_compute.cc:54]   --->   Operation 477 'mul' 'mul_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln54_15 = sext i28 %scoring_fn_source_V_15_load" [GAT_compute.cc:54]   --->   Operation 478 'sext' 'sext_ln54_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 479 [1/1] (0.00ns)   --->   "%shl_ln737_82 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_84, i18 0"   --->   Operation 479 'bitconcatenate' 'shl_ln737_82' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 480 [1/1] (1.26ns)   --->   "%add_ln1245_85 = add i46 %shl_ln737_82, i46 %mul_ln1171_87"   --->   Operation 480 'add' 'add_ln1245_85' <Predicate = (!icmp_ln54)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_85, i32 18, i32 45"   --->   Operation 481 'partselect' 'tmp_85' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 482 [1/1] (0.00ns)   --->   "%shl_ln737_83 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_85, i18 0"   --->   Operation 482 'bitconcatenate' 'shl_ln737_83' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 483 [1/1] (1.26ns)   --->   "%add_ln1245_86 = add i46 %shl_ln737_83, i46 %mul_ln1171_88"   --->   Operation 483 'add' 'add_ln1245_86' <Predicate = (!icmp_ln54)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 484 [1/3] (2.68ns)   --->   "%mul_ln1171_89 = mul i46 %sext_ln54_11, i46 %sext_ln1171_89"   --->   Operation 484 'mul' 'mul_ln1171_89' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_86, i32 18, i32 45"   --->   Operation 485 'partselect' 'tmp_86' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_10 : Operation 486 [1/3] (2.68ns)   --->   "%mul_ln1171_90 = mul i46 %sext_ln54_12, i46 %sext_ln1171_90"   --->   Operation 486 'mul' 'mul_ln1171_90' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 487 [2/3] (2.68ns)   --->   "%mul_ln1171_91 = mul i46 %sext_ln54_13, i46 %sext_ln1171_91"   --->   Operation 487 'mul' 'mul_ln1171_91' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 488 [2/3] (2.68ns)   --->   "%mul_ln1171_92 = mul i46 %sext_ln54_14, i46 %sext_ln1171_92"   --->   Operation 488 'mul' 'mul_ln1171_92' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 489 [1/1] (0.00ns)   --->   "%phi_ln1169_30 = phi i28 %nodes_features_proj_V_15_load, void %branch15, i28 %nodes_features_proj_V_31_load, void %branch31, i28 %nodes_features_proj_V_47_load, void %branch47, i28 %nodes_features_proj_V_63_load, void %branch63"   --->   Operation 489 'phi' 'phi_ln1169_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln1171_93 = sext i28 %phi_ln1169_30"   --->   Operation 490 'sext' 'sext_ln1171_93' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 491 [3/3] (2.68ns)   --->   "%mul_ln1171_93 = mul i46 %sext_ln54_15, i46 %sext_ln1171_93"   --->   Operation 491 'mul' 'mul_ln1171_93' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.68>
ST_11 : Operation 492 [2/3] (1.08ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln54 = mul i9 %zext_ln54, i9 100" [GAT_compute.cc:54]   --->   Operation 492 'mul' 'mul_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 493 [1/1] (0.00ns)   --->   "%shl_ln737_84 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_86, i18 0"   --->   Operation 493 'bitconcatenate' 'shl_ln737_84' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 494 [1/1] (1.26ns)   --->   "%add_ln1245_87 = add i46 %shl_ln737_84, i46 %mul_ln1171_89"   --->   Operation 494 'add' 'add_ln1245_87' <Predicate = (!icmp_ln54)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_87, i32 18, i32 45"   --->   Operation 495 'partselect' 'tmp_87' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 496 [1/1] (0.00ns)   --->   "%shl_ln737_85 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_87, i18 0"   --->   Operation 496 'bitconcatenate' 'shl_ln737_85' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 497 [1/1] (1.26ns)   --->   "%add_ln1245_88 = add i46 %shl_ln737_85, i46 %mul_ln1171_90"   --->   Operation 497 'add' 'add_ln1245_88' <Predicate = (!icmp_ln54)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 498 [1/3] (2.68ns)   --->   "%mul_ln1171_91 = mul i46 %sext_ln54_13, i46 %sext_ln1171_91"   --->   Operation 498 'mul' 'mul_ln1171_91' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_88, i32 18, i32 45"   --->   Operation 499 'partselect' 'tmp_88' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_11 : Operation 500 [1/3] (2.68ns)   --->   "%mul_ln1171_92 = mul i46 %sext_ln54_14, i46 %sext_ln1171_92"   --->   Operation 500 'mul' 'mul_ln1171_92' <Predicate = (!icmp_ln54)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 501 [2/3] (2.68ns)   --->   "%mul_ln1171_93 = mul i46 %sext_ln54_15, i46 %sext_ln1171_93"   --->   Operation 501 'mul' 'mul_ln1171_93' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.68>
ST_12 : Operation 502 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln54 = mul i9 %zext_ln54, i9 100" [GAT_compute.cc:54]   --->   Operation 502 'mul' 'mul_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i5 %select_ln54" [GAT_compute.cc:60]   --->   Operation 503 'zext' 'zext_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 504 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln60 = add i9 %mul_ln54, i9 %zext_ln60" [GAT_compute.cc:60]   --->   Operation 504 'add' 'add_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 505 [1/1] (0.00ns)   --->   "%shl_ln737_86 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_88, i18 0"   --->   Operation 505 'bitconcatenate' 'shl_ln737_86' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 506 [1/1] (1.26ns)   --->   "%add_ln1245_89 = add i46 %shl_ln737_86, i46 %mul_ln1171_91"   --->   Operation 506 'add' 'add_ln1245_89' <Predicate = (!icmp_ln54)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_89, i32 18, i32 45"   --->   Operation 507 'partselect' 'tmp_89' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 508 [1/1] (0.00ns)   --->   "%shl_ln737_87 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_89, i18 0"   --->   Operation 508 'bitconcatenate' 'shl_ln737_87' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_12 : Operation 509 [1/1] (1.26ns)   --->   "%add_ln1245_90 = add i46 %shl_ln737_87, i46 %mul_ln1171_92"   --->   Operation 509 'add' 'add_ln1245_90' <Predicate = (!icmp_ln54)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 510 [1/3] (2.68ns)   --->   "%mul_ln1171_93 = mul i46 %sext_ln54_15, i46 %sext_ln1171_93"   --->   Operation 510 'mul' 'mul_ln1171_93' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_90, i32 18, i32 45"   --->   Operation 511 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 524 [1/1] (0.00ns)   --->   "%ret_ln63 = ret" [GAT_compute.cc:63]   --->   Operation 524 'ret' 'ret_ln63' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.61>
ST_13 : Operation 512 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_54_1_VITIS_LOOP_55_2_str"   --->   Operation 512 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 513 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 76, i64 76, i64 76"   --->   Operation 513 'speclooptripcount' 'empty' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 514 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 514 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 515 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln60 = add i9 %mul_ln54, i9 %zext_ln60" [GAT_compute.cc:60]   --->   Operation 515 'add' 'add_ln60' <Predicate = (!icmp_ln54)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i9 %add_ln60" [GAT_compute.cc:60]   --->   Operation 516 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 517 [1/1] (0.00ns)   --->   "%scores_source_V_addr = getelementptr i28 %scores_source_V, i64 0, i64 %zext_ln60_1" [GAT_compute.cc:60]   --->   Operation 517 'getelementptr' 'scores_source_V_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 518 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [GAT_compute.cc:55]   --->   Operation 518 'specloopname' 'specloopname_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 519 [1/1] (0.00ns)   --->   "%shl_ln737_88 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_90, i18 0"   --->   Operation 519 'bitconcatenate' 'shl_ln737_88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 520 [1/1] (1.26ns)   --->   "%add_ln1245_91 = add i46 %shl_ln737_88, i46 %mul_ln1171_93"   --->   Operation 520 'add' 'add_ln1245_91' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_91, i32 18, i32 45"   --->   Operation 521 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 522 [1/1] (1.35ns)   --->   "%store_ln60 = store i28 %trunc_ln717_s, i9 %scores_source_V_addr" [GAT_compute.cc:60]   --->   Operation 522 'store' 'store_ln60' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_13 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 523 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.82ns
The critical path consists of the following:
	'alloca' operation ('n') [83]  (0 ns)
	'load' operation ('n_load', GAT_compute.cc:55) on local variable 'n' [101]  (0 ns)
	'icmp' operation ('icmp_ln55', GAT_compute.cc:55) [106]  (0.877 ns)
	'select' operation ('select_ln54_1', GAT_compute.cc:54) [108]  (0.275 ns)
	'add' operation ('add_ln54_2', GAT_compute.cc:54) [112]  (0.878 ns)
	'getelementptr' operation ('scoring_fn_source_V_0_addr') [114]  (0 ns)
	'load' operation ('scoring_fn_source_V_0_load', GAT_compute.cc:54) on array 'scoring_fn_source_V_0' [115]  (0.79 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('nodes_features_proj_V_19_addr') [240]  (0 ns)
	'load' operation ('nodes_features_proj_V_19_load') on array 'nodes_features_proj_V_19' [248]  (1.35 ns)

 <State 3>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [190]  (2.68 ns)

 <State 4>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [190]  (2.68 ns)

 <State 5>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_82') [283]  (2.68 ns)

 <State 6>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_86') [379]  (2.68 ns)

 <State 7>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_86') [379]  (2.68 ns)

 <State 8>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_85') [355]  (2.68 ns)

 <State 9>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_90') [475]  (2.68 ns)

 <State 10>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_90') [475]  (2.68 ns)

 <State 11>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_92') [523]  (2.68 ns)

 <State 12>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_93') [547]  (2.68 ns)

 <State 13>: 2.61ns
The critical path consists of the following:
	'add' operation ('add_ln1245_91') [550]  (1.26 ns)
	'store' operation ('store_ln60', GAT_compute.cc:60) of variable 'trunc_ln717_s' on array 'scores_source_V' [552]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
