// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module eclair_p_hls_fptosi_float_i32 (
        ap_ready,
        x,
        ap_return,
        ap_rst
);


output   ap_ready;
input  [31:0] x;
output  [31:0] ap_return;
input   ap_rst;

wire   [31:0] data_fu_42_p1;
wire   [22:0] trunc_ln342_fu_64_p1;
wire   [24:0] mantissa_fu_68_p4;
wire   [7:0] xs_exp_fu_54_p4;
wire   [8:0] zext_ln317_fu_82_p1;
wire   [8:0] add_ln317_fu_86_p2;
wire   [7:0] sub_ln18_fu_100_p2;
wire   [0:0] tmp_fu_92_p3;
wire  signed [8:0] sext_ln18_fu_106_p1;
wire   [8:0] select_ln18_fu_110_p3;
wire  signed [31:0] sext_ln18_1_fu_118_p1;
wire   [78:0] zext_ln15_fu_78_p1;
wire   [78:0] zext_ln18_fu_122_p1;
wire   [78:0] lshr_ln18_fu_126_p2;
wire   [78:0] shl_ln18_fu_132_p2;
wire   [31:0] tmp_59_fu_138_p4;
wire   [31:0] tmp_60_fu_148_p4;
wire   [31:0] val_fu_158_p3;
wire   [0:0] xs_sign_fu_46_p3;
wire   [31:0] result_1_fu_166_p2;

assign add_ln317_fu_86_p2 = ($signed(zext_ln317_fu_82_p1) + $signed(9'd385));

assign ap_ready = 1'b1;

assign data_fu_42_p1 = x;

assign lshr_ln18_fu_126_p2 = zext_ln15_fu_78_p1 >> zext_ln18_fu_122_p1;

assign mantissa_fu_68_p4 = {{{{1'd1}, {trunc_ln342_fu_64_p1}}}, {1'd0}};

assign result_1_fu_166_p2 = (32'd0 - val_fu_158_p3);

assign select_ln18_fu_110_p3 = ((tmp_fu_92_p3[0:0] == 1'b1) ? sext_ln18_fu_106_p1 : add_ln317_fu_86_p2);

assign sext_ln18_1_fu_118_p1 = $signed(select_ln18_fu_110_p3);

assign sext_ln18_fu_106_p1 = $signed(sub_ln18_fu_100_p2);

assign shl_ln18_fu_132_p2 = zext_ln15_fu_78_p1 << zext_ln18_fu_122_p1;

assign sub_ln18_fu_100_p2 = (8'd127 - xs_exp_fu_54_p4);

assign tmp_59_fu_138_p4 = {{lshr_ln18_fu_126_p2[55:24]}};

assign tmp_60_fu_148_p4 = {{shl_ln18_fu_132_p2[55:24]}};

assign tmp_fu_92_p3 = add_ln317_fu_86_p2[32'd8];

assign trunc_ln342_fu_64_p1 = data_fu_42_p1[22:0];

assign val_fu_158_p3 = ((tmp_fu_92_p3[0:0] == 1'b1) ? tmp_59_fu_138_p4 : tmp_60_fu_148_p4);

assign xs_exp_fu_54_p4 = {{data_fu_42_p1[30:23]}};

assign xs_sign_fu_46_p3 = data_fu_42_p1[32'd31];

assign zext_ln15_fu_78_p1 = mantissa_fu_68_p4;

assign zext_ln18_fu_122_p1 = $unsigned(sext_ln18_1_fu_118_p1);

assign zext_ln317_fu_82_p1 = xs_exp_fu_54_p4;

assign ap_return = ((xs_sign_fu_46_p3[0:0] == 1'b1) ? result_1_fu_166_p2 : val_fu_158_p3);

endmodule //eclair_p_hls_fptosi_float_i32
