

================================================================
== Vitis HLS Report for 'matrix_mult'
================================================================
* Date:           Wed Nov 12 14:50:38 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        reshape
* Solution:       hls (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a15t-cpg236-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.880 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                    |                          |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |              Instance              |          Module          |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +------------------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_matrix_mult_Pipeline_row_fu_59  |matrix_mult_Pipeline_row  |        6|        6|  60.000 ns|  60.000 ns|    2|    2|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------+--------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|  12|    266|    242|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     17|    -|
|Register         |        -|   -|    132|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  12|    398|    259|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |       50|  45|  20800|  10400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  26|      1|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------+---------+----+-----+-----+-----+
    |              Instance              |          Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------+---------+----+-----+-----+-----+
    |grp_matrix_mult_Pipeline_row_fu_59  |matrix_mult_Pipeline_row  |        0|  12|  266|  242|    0|
    +------------------------------------+--------------------------+---------+----+-----+-----+-----+
    |Total                               |                          |        0|  12|  266|  242|    0|
    +------------------------------------+--------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  17|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  17|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |   3|   0|    3|          0|
    |grp_matrix_mult_Pipeline_row_fu_59_ap_start_reg  |   1|   0|    1|          0|
    |tmp_1_reg_114                                    |  32|   0|   32|          0|
    |tmp_3_reg_124                                    |  32|   0|   32|          0|
    |trunc_ln15_1_reg_119                             |  32|   0|   32|          0|
    |trunc_ln15_reg_109                               |  32|   0|   32|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 132|   0|  132|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|A_address0   |  out|    1|   ap_memory|             A|         array|
|A_ce0        |  out|    1|   ap_memory|             A|         array|
|A_q0         |   in|   64|   ap_memory|             A|         array|
|B_address0   |  out|    1|   ap_memory|             B|         array|
|B_ce0        |  out|    1|   ap_memory|             B|         array|
|B_q0         |   in|   64|   ap_memory|             B|         array|
|B_address1   |  out|    1|   ap_memory|             B|         array|
|B_ce1        |  out|    1|   ap_memory|             B|         array|
|B_q1         |   in|   64|   ap_memory|             B|         array|
|AB_address0  |  out|    2|   ap_memory|            AB|         array|
|AB_ce0       |  out|    1|   ap_memory|            AB|         array|
|AB_we0       |  out|    1|   ap_memory|            AB|         array|
|AB_d0        |  out|   32|   ap_memory|            AB|         array|
|AB_address1  |  out|    2|   ap_memory|            AB|         array|
|AB_ce1       |  out|    1|   ap_memory|            AB|         array|
|AB_we1       |  out|    1|   ap_memory|            AB|         array|
|AB_d1        |  out|   32|   ap_memory|            AB|         array|
+-------------+-----+-----+------------+--------------+--------------+

