# vsim -do "../alu.do" alu 
# Start time: 12:41:41 on Nov 26,2025
# ** Error: (vsim-3170) Could not find 'alu'.
#         Searched libraries:
#             /home/lucas-graham/vhdl/Modelsim/Code/vhdl-src/lab1/work
# Error loading design
# End time: 12:41:41 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom alu.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:42:02 on Nov 26,2025
# vcom -reportprogress 300 alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity alu
# -- Compiling architecture alu of alu
# End time: 12:42:02 on Nov 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim alu.vhd
# OpenFile alu.vhd
do ../alu.do
# Error in macro ./../alu.do line 10
# 
#     while executing
# "force -freeze sim:/alu/func 00"
vsim -do ../alu.do alu
# vsim -do "../alu.do" alu 
# Start time: 12:42:47 on Nov 26,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.alu(alu)
# do ../alu.do
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /alu
# ** Fatal: Unable to read lock file necessary for use of uncounted nodelocked license. Exiting.
# End time: 12:47:48 on Nov 26,2025, Elapsed time: 0:05:01
# Errors: 0, Warnings: 1
