#! /bin/csh -f

rm -rf work
vlib work

vlog /home/jd.guerrero/Documents/Tessent/tech/ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v
vlog /home/jd.guerrero/Documents/Tessent/tech/ihp-sg13g2/libs.ref/sg13g2_io/verilog/sg13g2_io.v
vlog /home/jd.guerrero/Documents/Tessent/tech/ihp-sg13g2/libs.ref/sg13g2_sram/t-verilog/RM_IHPSG13_1P_core_behavioral_bm_bist.v
vlog /home/jd.guerrero/Documents/Tessent/tech/ihp-sg13g2/libs.ref/sg13g2_sram/t-verilog/RM_IHPSG13_1P_256x64_c2_bm_bist.v
vlog ../tsdb_outdir/dft_inserted_designs/croc_chip_gate.dft_inserted_design/croc_chip.vg 

vlog patterns/croc_chip_stuck_serial.v 
vsim -c -voptargs="+acc" croc_chip_croc_chip_stuck_serial_v_ctl -l logfiles/verilog.log_stuck  +nospecify +nowarnTSCALE -do "run -all"

vlog patterns/croc_chip_stuck_parallel.v 
vsim -c -voptargs="+acc" croc_chip_croc_chip_stuck_parallel_v_ctl -l logfiles/verilog.log_stuck_parallel  +nospecify +nowarnTSCALE -do "run -all"

vlog patterns/croc_chip_transition_serial.v 
vsim -c -voptargs="+acc" croc_chip_croc_chip_transition_serial_v_ctl -l logfiles/verilog.log_transition  +nospecify +nowarnTSCALE -do "run -all"

vlog patterns/croc_chip_transition_parallel.v 
vsim -c -voptargs="+acc" croc_chip_croc_chip_transition_parallel_v_ctl -l logfiles/verilog.log_transition_parallel  +nospecify +nowarnTSCALE -do "run -all"
