{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711177923931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711177923945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 10:12:03 2024 " "Processing started: Sat Mar 23 10:12:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711177923945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177923945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FBGA -c FBGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off FBGA -c FBGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177923945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711177925304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711177925304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/main.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Modules/Main.v" "" { Text "D:/trash/test_final/Modules/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940622 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegisterFile.v(248) " "Verilog HDL information at RegisterFile.v(248): always construct contains both blocking and non-blocking assignments" {  } { { "RegisterFile.v" "" { Text "D:/trash/test_final/RegisterFile.v" 248 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711177940626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 4 4 " "Found 4 design units, including 4 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "D:/trash/test_final/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940627 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegFile_decoder " "Found entity 2: RegFile_decoder" {  } { { "RegisterFile.v" "" { Text "D:/trash/test_final/RegisterFile.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940627 ""} { "Info" "ISGN_ENTITY_NAME" "3 RegFile_regn " "Found entity 3: RegFile_regn" {  } { { "RegisterFile.v" "" { Text "D:/trash/test_final/RegisterFile.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940627 ""} { "Info" "ISGN_ENTITY_NAME" "4 Stack_regn " "Found entity 4: Stack_regn" {  } { { "RegisterFile.v" "" { Text "D:/trash/test_final/RegisterFile.v" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbga.v 1 1 " "Found 1 design units, including 1 entities, in source file fbga.v" { { "Info" "ISGN_ENTITY_NAME" "1 FBGA " "Found entity 1: FBGA" {  } { { "FBGA.v" "" { Text "D:/trash/test_final/FBGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/wb_mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/wb_mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_MUX4_1 " "Found entity 1: WB_MUX4_1" {  } { { "Modules/WB_MUX4_1.v" "" { Text "D:/trash/test_final/Modules/WB_MUX4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/stack_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/stack_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack_Memory " "Found entity 1: Stack_Memory" {  } { { "Modules/Stack_Memory.v" "" { Text "D:/trash/test_final/Modules/Stack_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "Modules/sign_extend.v" "" { Text "D:/trash/test_final/Modules/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940645 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "RAM.v(289) " "Verilog HDL syntax warning at RAM.v(289): extra block comment delimiter characters /* within block comment" {  } { { "Modules/RAM.v" "" { Text "D:/trash/test_final/Modules/RAM.v" 289 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1711177940648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "Modules/RAM.v" "" { Text "D:/trash/test_final/Modules/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940650 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PC.v(15) " "Verilog HDL information at PC.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "Modules/PC.v" "" { Text "D:/trash/test_final/Modules/PC.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711177940652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "Modules/PC.v" "" { Text "D:/trash/test_final/Modules/PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5bit " "Found entity 1: MUX5bit" {  } { { "Modules/MUX5bit.v" "" { Text "D:/trash/test_final/Modules/MUX5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1 " "Found entity 1: MUX4_1" {  } { { "Modules/MUX4_1.v" "" { Text "D:/trash/test_final/Modules/MUX4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "Modules/MUX2_1.v" "" { Text "D:/trash/test_final/Modules/MUX2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mem_wb_register.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mem_wb_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Register " "Found entity 1: MEM_WB_Register" {  } { { "Modules/MEM_WB_Register.v" "" { Text "D:/trash/test_final/Modules/MEM_WB_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940672 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "JUMP.v(18) " "Verilog HDL warning at JUMP.v(18): extended using \"x\" or \"z\"" {  } { { "Modules/JUMP.v" "" { Text "D:/trash/test_final/Modules/JUMP.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711177940675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/jump.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 JUMP " "Found entity 1: JUMP" {  } { { "Modules/JUMP.v" "" { Text "D:/trash/test_final/Modules/JUMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 INST_MEM " "Found entity 1: INST_MEM" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940680 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(51) " "Verilog HDL warning at IF_ID_Register.v(51): extended using \"x\" or \"z\"" {  } { { "Modules/IF_ID_Register.v" "" { Text "D:/trash/test_final/Modules/IF_ID_Register.v" 51 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711177940685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(52) " "Verilog HDL warning at IF_ID_Register.v(52): extended using \"x\" or \"z\"" {  } { { "Modules/IF_ID_Register.v" "" { Text "D:/trash/test_final/Modules/IF_ID_Register.v" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711177940685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(53) " "Verilog HDL warning at IF_ID_Register.v(53): extended using \"x\" or \"z\"" {  } { { "Modules/IF_ID_Register.v" "" { Text "D:/trash/test_final/Modules/IF_ID_Register.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711177940685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(54) " "Verilog HDL warning at IF_ID_Register.v(54): extended using \"x\" or \"z\"" {  } { { "Modules/IF_ID_Register.v" "" { Text "D:/trash/test_final/Modules/IF_ID_Register.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711177940685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(55) " "Verilog HDL warning at IF_ID_Register.v(55): extended using \"x\" or \"z\"" {  } { { "Modules/IF_ID_Register.v" "" { Text "D:/trash/test_final/Modules/IF_ID_Register.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711177940685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(56) " "Verilog HDL warning at IF_ID_Register.v(56): extended using \"x\" or \"z\"" {  } { { "Modules/IF_ID_Register.v" "" { Text "D:/trash/test_final/Modules/IF_ID_Register.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711177940685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(57) " "Verilog HDL warning at IF_ID_Register.v(57): extended using \"x\" or \"z\"" {  } { { "Modules/IF_ID_Register.v" "" { Text "D:/trash/test_final/Modules/IF_ID_Register.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711177940685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(87) " "Verilog HDL warning at IF_ID_Register.v(87): extended using \"x\" or \"z\"" {  } { { "Modules/IF_ID_Register.v" "" { Text "D:/trash/test_final/Modules/IF_ID_Register.v" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711177940685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(88) " "Verilog HDL warning at IF_ID_Register.v(88): extended using \"x\" or \"z\"" {  } { { "Modules/IF_ID_Register.v" "" { Text "D:/trash/test_final/Modules/IF_ID_Register.v" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711177940686 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(89) " "Verilog HDL warning at IF_ID_Register.v(89): extended using \"x\" or \"z\"" {  } { { "Modules/IF_ID_Register.v" "" { Text "D:/trash/test_final/Modules/IF_ID_Register.v" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711177940686 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(90) " "Verilog HDL warning at IF_ID_Register.v(90): extended using \"x\" or \"z\"" {  } { { "Modules/IF_ID_Register.v" "" { Text "D:/trash/test_final/Modules/IF_ID_Register.v" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711177940686 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(91) " "Verilog HDL warning at IF_ID_Register.v(91): extended using \"x\" or \"z\"" {  } { { "Modules/IF_ID_Register.v" "" { Text "D:/trash/test_final/Modules/IF_ID_Register.v" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711177940686 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(92) " "Verilog HDL warning at IF_ID_Register.v(92): extended using \"x\" or \"z\"" {  } { { "Modules/IF_ID_Register.v" "" { Text "D:/trash/test_final/Modules/IF_ID_Register.v" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711177940686 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "IF_ID_Register.v(93) " "Verilog HDL warning at IF_ID_Register.v(93): extended using \"x\" or \"z\"" {  } { { "Modules/IF_ID_Register.v" "" { Text "D:/trash/test_final/Modules/IF_ID_Register.v" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711177940686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/if_id_register.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/if_id_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Register " "Found entity 1: IF_ID_Register" {  } { { "Modules/IF_ID_Register.v" "" { Text "D:/trash/test_final/Modules/IF_ID_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/id_ex_register.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/id_ex_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Register " "Found entity 1: ID_EX_Register" {  } { { "Modules/ID_EX_Register.v" "" { Text "D:/trash/test_final/Modules/ID_EX_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit " "Found entity 1: Hazard_Unit" {  } { { "Modules/Hazard_Unit.v" "" { Text "D:/trash/test_final/Modules/Hazard_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/forwardingunit_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/forwardingunit_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit_JUMP " "Found entity 1: ForwardingUnit_JUMP" {  } { { "Modules/ForwardingUnit_JUMP.v" "" { Text "D:/trash/test_final/Modules/ForwardingUnit_JUMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "Modules/ForwardingUnit.v" "" { Text "D:/trash/test_final/Modules/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940708 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "D:/trash/test_final/Modules/FBGA.v D:/trash/test_final/FBGA.v " "File \"D:/trash/test_final/Modules/FBGA.v\" is a duplicate of already analyzed file \"D:/trash/test_final/FBGA.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1711177940712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/fbga.v 0 0 " "Found 0 design units, including 0 entities, in source file modules/fbga.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ex_mem_register.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ex_mem_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_Register " "Found entity 1: EX_MEM_Register" {  } { { "Modules/EX_MEM_Register.v" "" { Text "D:/trash/test_final/Modules/EX_MEM_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "Modules/ControlUnit.v" "" { Text "D:/trash/test_final/Modules/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/branch_control.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/branch_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_control " "Found entity 1: branch_control" {  } { { "Modules/branch_control.v" "" { Text "D:/trash/test_final/Modules/branch_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940726 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Branch.v(13) " "Verilog HDL information at Branch.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "Modules/Branch.v" "" { Text "D:/trash/test_final/Modules/Branch.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711177940731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/branch.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/branch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch " "Found entity 1: Branch" {  } { { "Modules/Branch.v" "" { Text "D:/trash/test_final/Modules/Branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940733 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_control.v(75) " "Verilog HDL information at alu_control.v(75): always construct contains both blocking and non-blocking assignments" {  } { { "Modules/alu_control.v" "" { Text "D:/trash/test_final/Modules/alu_control.v" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711177940737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "Modules/alu_control.v" "" { Text "D:/trash/test_final/Modules/alu_control.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Modules/ALU.v" "" { Text "D:/trash/test_final/Modules/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Modules/adder.v" "" { Text "D:/trash/test_final/Modules/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177940746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177940746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FBGA " "Elaborating entity \"FBGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711177940986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main Main:m_dut " "Elaborating entity \"Main\" for hierarchy \"Main:m_dut\"" {  } { { "FBGA.v" "m_dut" { Text "D:/trash/test_final/FBGA.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177940996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Main:m_dut\|PC:pc_inst " "Elaborating entity \"PC\" for hierarchy \"Main:m_dut\|PC:pc_inst\"" {  } { { "Modules/Main.v" "pc_inst" { Text "D:/trash/test_final/Modules/Main.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Main:m_dut\|adder:add " "Elaborating entity \"adder\" for hierarchy \"Main:m_dut\|adder:add\"" {  } { { "Modules/Main.v" "add" { Text "D:/trash/test_final/Modules/Main.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST_MEM Main:m_dut\|INST_MEM:inst_mem " "Elaborating entity \"INST_MEM\" for hierarchy \"Main:m_dut\|INST_MEM:inst_mem\"" {  } { { "Modules/Main.v" "inst_mem" { Text "D:/trash/test_final/Modules/Main.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941014 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "34 0 63 INST_MEM.v(104) " "Verilog HDL warning at INST_MEM.v(104): number of words (34) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 104 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1711177941016 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inst_out INST_MEM.v(99) " "Verilog HDL Always Construct warning at INST_MEM.v(99): inferring latch(es) for variable \"inst_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711177941021 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state INST_MEM.v(99) " "Verilog HDL Always Construct warning at INST_MEM.v(99): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711177941021 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem\[34..63\] 0 INST_MEM.v(11) " "Net \"inst_mem\[34..63\]\" at INST_MEM.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711177941028 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941033 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941033 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941033 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941033 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941033 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941033 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941034 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941034 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941034 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941034 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941034 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941034 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941035 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941035 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941035 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941035 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941035 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941035 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941035 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941035 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941035 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941035 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941035 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941035 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941036 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941036 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941036 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941036 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941036 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941036 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941036 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[33\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[33\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941036 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941036 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941036 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941036 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941037 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941037 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941037 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941037 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941037 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941037 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941037 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941037 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941037 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941037 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941038 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941038 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941038 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941038 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941038 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941038 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941038 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941038 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941038 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941038 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941039 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941039 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941039 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941039 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941039 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941039 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941039 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941039 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[32\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[32\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941039 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941039 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941039 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941039 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941039 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941039 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941039 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941039 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941039 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941039 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941039 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941040 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941040 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941040 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941040 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941040 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941040 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941040 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941040 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941040 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941040 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941040 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941040 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941040 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941040 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941040 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941040 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941040 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941040 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941040 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941040 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941041 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[31\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[31\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941041 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941041 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941041 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941041 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941041 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941041 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941041 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941041 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941041 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941041 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941042 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[30\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[30\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941043 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941043 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941043 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941043 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941043 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941043 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941043 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941043 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941043 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941043 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941043 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941043 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941043 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941043 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941043 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941043 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941043 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941043 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941043 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941044 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941044 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941044 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941044 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941044 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941044 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941044 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941044 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941044 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941044 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941044 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941044 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941045 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[29\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[29\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941045 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941045 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941045 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941045 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941045 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941045 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941045 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941045 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941045 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941045 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941045 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941045 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941045 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941045 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941045 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941045 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941046 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941046 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941046 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941046 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941046 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941046 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941046 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941046 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941046 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941046 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941046 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941046 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941046 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941046 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941046 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941046 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[28\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[28\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941046 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941046 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941046 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941046 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941047 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941047 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941047 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941047 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941047 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941047 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941047 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941047 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941047 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941047 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941047 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941047 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941047 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941047 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941047 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941047 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941047 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941047 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941047 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941048 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941048 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941048 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941048 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941048 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941048 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941048 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941048 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941048 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[27\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[27\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941048 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941048 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941048 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941048 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941048 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941048 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941048 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941048 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941048 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941049 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941049 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941049 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941049 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941049 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941049 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941049 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941049 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941049 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941049 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941049 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941049 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941050 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941050 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941050 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941050 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941050 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941050 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941050 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941050 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941051 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941051 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941051 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[26\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[26\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941051 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941051 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941051 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941051 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941051 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941051 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941052 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941052 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941052 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941052 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941052 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941052 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941052 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941052 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941052 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941052 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941052 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941052 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941053 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941053 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941053 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941053 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941053 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941053 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941053 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941053 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941053 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941053 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941053 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941053 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941053 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941053 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[25\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[25\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941053 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941053 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941054 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941054 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941054 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941054 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941054 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941054 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941054 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941054 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941054 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941054 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941054 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941054 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941054 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941054 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941055 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941055 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941055 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941055 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941055 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941055 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941055 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941055 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941055 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941055 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941055 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941055 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941055 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941055 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941055 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941055 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[24\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[24\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941055 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941055 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941056 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941056 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941056 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941056 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941056 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941056 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941056 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941056 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941056 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941056 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941056 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941056 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941056 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941056 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941056 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941056 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941056 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941056 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[23\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[23\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941057 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941058 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941058 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941058 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941058 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941058 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941058 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941060 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941060 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941060 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941060 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941060 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941060 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941060 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941060 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941060 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941060 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941060 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941061 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941061 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941061 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941061 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941061 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[22\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[22\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941061 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941061 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941061 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941063 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941063 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941063 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941063 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941063 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941063 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941063 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941063 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941063 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941063 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941063 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941063 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941063 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941063 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941063 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941063 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941063 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[21\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[21\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941064 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941066 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941066 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941066 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941066 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941066 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941066 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941066 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941066 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941066 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941066 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941066 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941066 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941066 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941066 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941066 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941066 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941066 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941068 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941068 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941068 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[20\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[20\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941068 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941068 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941068 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941068 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941068 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941068 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941068 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941068 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941068 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941068 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941068 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941068 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941068 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941068 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941068 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941068 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941069 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941069 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941069 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941069 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941069 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941069 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941069 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941069 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941069 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941069 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941070 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941070 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941070 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941070 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941070 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941070 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[19\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[19\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941070 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941070 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941070 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941070 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941070 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941070 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941070 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941070 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941071 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941071 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941071 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941071 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941071 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941071 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941071 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941071 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941071 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941071 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941071 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941071 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941071 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941071 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941071 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941071 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941071 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941071 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941072 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941072 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941072 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941072 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941072 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941072 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[18\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[18\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941072 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941072 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941072 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941072 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941072 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941072 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941072 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941072 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941072 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941072 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941072 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941072 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941073 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941073 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941073 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941073 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941073 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941073 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941073 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941073 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941074 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941074 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941074 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941074 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941074 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941074 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941074 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941074 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941074 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941074 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941074 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941074 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[17\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[17\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941074 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941074 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941074 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941074 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941074 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941075 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941075 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941075 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941075 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941075 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941075 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941075 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941075 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941075 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941075 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941075 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941075 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941075 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941075 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941075 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941075 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941075 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941076 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941076 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941076 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941076 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941076 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941076 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941076 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941076 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941076 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941076 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[16\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[16\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941076 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941076 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941076 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941076 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941076 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941076 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941076 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941076 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941077 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941077 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941077 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941077 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941077 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941077 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941077 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941077 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941077 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941077 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941077 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941077 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941078 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941078 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941078 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941078 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941078 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941078 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941078 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941078 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941078 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941078 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941079 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941079 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[15\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[15\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941079 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941079 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941079 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941079 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941079 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941079 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941079 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941079 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941079 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941080 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941080 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941080 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941080 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941080 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941080 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941080 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941080 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941080 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941081 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941081 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941081 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941081 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941081 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941081 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941081 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941081 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941081 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941081 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941082 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941082 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941082 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941082 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[14\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[14\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941082 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941082 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941082 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941082 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941082 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941082 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941083 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941083 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941083 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941083 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941083 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941083 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941083 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941083 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941084 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941084 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941084 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941084 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941084 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941084 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941084 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941084 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941084 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941084 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941084 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941085 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941085 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941085 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941085 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941085 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941085 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941085 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[13\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[13\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941085 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941085 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941085 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941085 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941085 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941085 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941085 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941085 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941085 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941085 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941086 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941086 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941086 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941086 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941086 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941086 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941086 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941086 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941086 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941086 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941086 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941086 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941086 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941086 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941086 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941086 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941086 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941087 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941087 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941087 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941087 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941087 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[12\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[12\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941087 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941087 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941087 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941087 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941087 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941087 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941087 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941088 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941088 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941088 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941088 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941088 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941088 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941088 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941088 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941088 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941088 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941088 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941089 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941089 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941089 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941089 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941089 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941089 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941089 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941089 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941089 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941089 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941089 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941089 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941090 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941090 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[11\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[11\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941090 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941090 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941090 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941090 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941090 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941090 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941091 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941091 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941091 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941091 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941091 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941091 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941091 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941091 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941091 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941092 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941092 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941092 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941092 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941092 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941092 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941092 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941092 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941092 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941093 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941093 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941093 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941093 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941093 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941093 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941094 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941094 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[10\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[10\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941094 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941094 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941094 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941094 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941094 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941094 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941094 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941095 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941095 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941095 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941095 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941095 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941095 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941095 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941095 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941095 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941095 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941095 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941095 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941095 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941095 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941095 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941096 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941096 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941096 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941096 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941096 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941096 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941096 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941096 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941096 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941096 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[9\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[9\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941096 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941096 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941096 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941096 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941096 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941096 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941096 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941097 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941097 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941097 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941097 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941097 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941097 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941097 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941097 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941097 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941097 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941097 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941098 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941098 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941098 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941098 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941098 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941099 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941099 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941099 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941099 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941099 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941100 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941100 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941100 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941100 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[8\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[8\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941100 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941100 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941100 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941101 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941101 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941101 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941101 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941101 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941101 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941101 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941101 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941101 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941102 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941102 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941102 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941102 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941102 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941102 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941102 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941102 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941102 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941102 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941102 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941103 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941103 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941103 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941103 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941103 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941103 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941103 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941103 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941103 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[7\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[7\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941103 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941103 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941103 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941104 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941104 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941104 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941104 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941104 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941104 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941104 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941104 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941104 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941104 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941104 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941104 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941104 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941104 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941104 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941105 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941105 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941105 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941105 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941105 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941105 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941105 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941105 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941105 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941105 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941105 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941105 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941105 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941105 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[6\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[6\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941105 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941105 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941105 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941106 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941106 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941106 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941106 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941106 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941106 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941106 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941106 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941106 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941106 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941106 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941106 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941106 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941107 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941107 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941107 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941107 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941107 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941107 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941107 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941107 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941107 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941107 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941107 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941107 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941107 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941107 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941108 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941108 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[5\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[5\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941108 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941108 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941108 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941108 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941108 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941108 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941108 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941108 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941108 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941108 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941108 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941109 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941109 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941109 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941109 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941109 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941109 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941109 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941109 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941109 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941110 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941110 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941110 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941110 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941110 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941110 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941110 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941110 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941110 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941110 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941110 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941110 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[4\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[4\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941111 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941111 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941111 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941111 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941111 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941111 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941111 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941111 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941111 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941112 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941112 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941112 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941112 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941112 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941112 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941112 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941112 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941112 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941112 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941112 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941112 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941112 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941113 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941113 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941113 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941113 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941113 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941113 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941113 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941113 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941113 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941113 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[3\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[3\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941113 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941114 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941114 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941114 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941114 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941114 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941114 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941114 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941114 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941115 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941115 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941115 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941115 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941115 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941115 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941115 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941116 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941116 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941116 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941116 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941116 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941116 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941116 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941116 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941116 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941116 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941117 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941117 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941117 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941117 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941117 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941117 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[2\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[2\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941117 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941117 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941117 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941117 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941117 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941118 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941118 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941118 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941118 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941118 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941118 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941118 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941118 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941118 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941119 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941119 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941119 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941119 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941119 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941119 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941119 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941119 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941119 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941119 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941119 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941119 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941119 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941119 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941119 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941120 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941120 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941120 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[1\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[1\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941120 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941120 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941120 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941120 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941120 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941120 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941120 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941120 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941120 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941120 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941121 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941121 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941121 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941121 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941121 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941121 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941121 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941121 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941121 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941121 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941121 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941121 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941121 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941121 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941122 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941122 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941122 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941122 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941122 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941122 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941122 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941122 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_mem\[0\]\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_mem\[0\]\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941122 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state INST_MEM.v(99) " "Inferred latch for \"state\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941122 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[0\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[0\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941122 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[1\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[1\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941122 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[2\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[2\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941123 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[3\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[3\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941123 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[4\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[4\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941123 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[5\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[5\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941123 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[6\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[6\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941123 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[7\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[7\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941123 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[8\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[8\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941123 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[9\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[9\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941124 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[10\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[10\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941124 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[11\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[11\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941124 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[12\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[12\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941124 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[13\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[13\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941124 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[14\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[14\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941124 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[15\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[15\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941125 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[16\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[16\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941125 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[17\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[17\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941125 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[18\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[18\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941125 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[19\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[19\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941125 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[20\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[20\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941125 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[21\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[21\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941125 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[22\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[22\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941126 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[23\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[23\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941126 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[24\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[24\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941126 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[25\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[25\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941126 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[26\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[26\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941126 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[27\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[27\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941127 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[28\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[28\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941127 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[29\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[29\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941127 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[30\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[30\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941128 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_out\[31\] INST_MEM.v(99) " "Inferred latch for \"inst_out\[31\]\" at INST_MEM.v(99)" {  } { { "Modules/INST_MEM.v" "" { Text "D:/trash/test_final/Modules/INST_MEM.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941128 "|FBGA|Main:m_dut|INST_MEM:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Register Main:m_dut\|IF_ID_Register:IF_ID_R " "Elaborating entity \"IF_ID_Register\" for hierarchy \"Main:m_dut\|IF_ID_Register:IF_ID_R\"" {  } { { "Modules/Main.v" "IF_ID_R" { Text "D:/trash/test_final/Modules/Main.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend Main:m_dut\|sign_extend:extender " "Elaborating entity \"sign_extend\" for hierarchy \"Main:m_dut\|sign_extend:extender\"" {  } { { "Modules/Main.v" "extender" { Text "D:/trash/test_final/Modules/Main.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit Main:m_dut\|ControlUnit:control_inst " "Elaborating entity \"ControlUnit\" for hierarchy \"Main:m_dut\|ControlUnit:control_inst\"" {  } { { "Modules/Main.v" "control_inst" { Text "D:/trash/test_final/Modules/Main.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941363 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_opcode ControlUnit.v(18) " "Verilog HDL or VHDL warning at ControlUnit.v(18): object \"reset_opcode\" assigned a value but never read" {  } { { "Modules/ControlUnit.v" "" { Text "D:/trash/test_final/Modules/ControlUnit.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711177941364 "|FBGA|Main:m_dut|ControlUnit:control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Main:m_dut\|RegisterFile:reg_file_inst " "Elaborating entity \"RegisterFile\" for hierarchy \"Main:m_dut\|RegisterFile:reg_file_inst\"" {  } { { "Modules/Main.v" "reg_file_inst" { Text "D:/trash/test_final/Modules/Main.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile_decoder Main:m_dut\|RegisterFile:reg_file_inst\|RegFile_decoder:dex " "Elaborating entity \"RegFile_decoder\" for hierarchy \"Main:m_dut\|RegisterFile:reg_file_inst\|RegFile_decoder:dex\"" {  } { { "RegisterFile.v" "dex" { Text "D:/trash/test_final/RegisterFile.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile_regn Main:m_dut\|RegisterFile:reg_file_inst\|RegFile_regn:Reg_0 " "Elaborating entity \"RegFile_regn\" for hierarchy \"Main:m_dut\|RegisterFile:reg_file_inst\|RegFile_regn:Reg_0\"" {  } { { "RegisterFile.v" "Reg_0" { Text "D:/trash/test_final/RegisterFile.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack_regn Main:m_dut\|RegisterFile:reg_file_inst\|Stack_regn:Reg_29 " "Elaborating entity \"Stack_regn\" for hierarchy \"Main:m_dut\|RegisterFile:reg_file_inst\|Stack_regn:Reg_29\"" {  } { { "RegisterFile.v" "Reg_29" { Text "D:/trash/test_final/RegisterFile.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack_Memory Main:m_dut\|RegisterFile:reg_file_inst\|Stack_Memory:MIPS_Stack " "Elaborating entity \"Stack_Memory\" for hierarchy \"Main:m_dut\|RegisterFile:reg_file_inst\|Stack_Memory:MIPS_Stack\"" {  } { { "RegisterFile.v" "MIPS_Stack" { Text "D:/trash/test_final/RegisterFile.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit Main:m_dut\|ForwardingUnit:Forwarding_Branch " "Elaborating entity \"ForwardingUnit\" for hierarchy \"Main:m_dut\|ForwardingUnit:Forwarding_Branch\"" {  } { { "Modules/Main.v" "Forwarding_Branch" { Text "D:/trash/test_final/Modules/Main.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1 Main:m_dut\|MUX4_1:Branch_Forwarding_A_MUX " "Elaborating entity \"MUX4_1\" for hierarchy \"Main:m_dut\|MUX4_1:Branch_Forwarding_A_MUX\"" {  } { { "Modules/Main.v" "Branch_Forwarding_A_MUX" { Text "D:/trash/test_final/Modules/Main.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch Main:m_dut\|Branch:Branch_Unit " "Elaborating entity \"Branch\" for hierarchy \"Main:m_dut\|Branch:Branch_Unit\"" {  } { { "Modules/Main.v" "Branch_Unit" { Text "D:/trash/test_final/Modules/Main.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit_JUMP Main:m_dut\|ForwardingUnit_JUMP:JUMP_Forwarding " "Elaborating entity \"ForwardingUnit_JUMP\" for hierarchy \"Main:m_dut\|ForwardingUnit_JUMP:JUMP_Forwarding\"" {  } { { "Modules/Main.v" "JUMP_Forwarding" { Text "D:/trash/test_final/Modules/Main.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 Main:m_dut\|MUX2_1:JUMP_Forwarding_MUX " "Elaborating entity \"MUX2_1\" for hierarchy \"Main:m_dut\|MUX2_1:JUMP_Forwarding_MUX\"" {  } { { "Modules/Main.v" "JUMP_Forwarding_MUX" { Text "D:/trash/test_final/Modules/Main.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JUMP Main:m_dut\|JUMP:Jump_Unit " "Elaborating entity \"JUMP\" for hierarchy \"Main:m_dut\|JUMP:Jump_Unit\"" {  } { { "Modules/Main.v" "Jump_Unit" { Text "D:/trash/test_final/Modules/Main.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Unit Main:m_dut\|Hazard_Unit:Hazard_unit " "Elaborating entity \"Hazard_Unit\" for hierarchy \"Main:m_dut\|Hazard_Unit:Hazard_unit\"" {  } { { "Modules/Main.v" "Hazard_unit" { Text "D:/trash/test_final/Modules/Main.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Register Main:m_dut\|ID_EX_Register:ID_EX_R " "Elaborating entity \"ID_EX_Register\" for hierarchy \"Main:m_dut\|ID_EX_Register:ID_EX_R\"" {  } { { "Modules/Main.v" "ID_EX_R" { Text "D:/trash/test_final/Modules/Main.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control Main:m_dut\|alu_control:alu_ctrl " "Elaborating entity \"alu_control\" for hierarchy \"Main:m_dut\|alu_control:alu_ctrl\"" {  } { { "Modules/Main.v" "alu_ctrl" { Text "D:/trash/test_final/Modules/Main.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941412 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch_type alu_control.v(75) " "Verilog HDL Always Construct warning at alu_control.v(75): inferring latch(es) for variable \"branch_type\", which holds its previous value in one or more paths through the always construct" {  } { { "Modules/alu_control.v" "" { Text "D:/trash/test_final/Modules/alu_control.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711177941413 "|FBGA|Main:m_dut|alu_control:alu_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_type\[0\] alu_control.v(79) " "Inferred latch for \"branch_type\[0\]\" at alu_control.v(79)" {  } { { "Modules/alu_control.v" "" { Text "D:/trash/test_final/Modules/alu_control.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941413 "|FBGA|Main:m_dut|alu_control:alu_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_type\[1\] alu_control.v(79) " "Inferred latch for \"branch_type\[1\]\" at alu_control.v(79)" {  } { { "Modules/alu_control.v" "" { Text "D:/trash/test_final/Modules/alu_control.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941413 "|FBGA|Main:m_dut|alu_control:alu_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_type\[2\] alu_control.v(79) " "Inferred latch for \"branch_type\[2\]\" at alu_control.v(79)" {  } { { "Modules/alu_control.v" "" { Text "D:/trash/test_final/Modules/alu_control.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177941413 "|FBGA|Main:m_dut|alu_control:alu_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5bit Main:m_dut\|MUX5bit:mux_inst " "Elaborating entity \"MUX5bit\" for hierarchy \"Main:m_dut\|MUX5bit:mux_inst\"" {  } { { "Modules/Main.v" "mux_inst" { Text "D:/trash/test_final/Modules/Main.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Main:m_dut\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Main:m_dut\|ALU:alu\"" {  } { { "Modules/Main.v" "alu" { Text "D:/trash/test_final/Modules/Main.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941417 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Overflow ALU.v(12) " "Verilog HDL or VHDL warning at ALU.v(12): object \"Overflow\" assigned a value but never read" {  } { { "Modules/ALU.v" "" { Text "D:/trash/test_final/Modules/ALU.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711177941420 "|FBGA|Main:m_dut|ALU:alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CarryOut ALU.v(13) " "Verilog HDL or VHDL warning at ALU.v(13): object \"CarryOut\" assigned a value but never read" {  } { { "Modules/ALU.v" "" { Text "D:/trash/test_final/Modules/ALU.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711177941420 "|FBGA|Main:m_dut|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_Register Main:m_dut\|EX_MEM_Register:EX_MEM_R " "Elaborating entity \"EX_MEM_Register\" for hierarchy \"Main:m_dut\|EX_MEM_Register:EX_MEM_R\"" {  } { { "Modules/Main.v" "EX_MEM_R" { Text "D:/trash/test_final/Modules/Main.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Main:m_dut\|RAM:ram " "Elaborating entity \"RAM\" for hierarchy \"Main:m_dut\|RAM:ram\"" {  } { { "Modules/Main.v" "ram" { Text "D:/trash/test_final/Modules/Main.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941426 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2 0 63 RAM.v(138) " "Verilog HDL warning at RAM.v(138): number of words (2) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "Modules/RAM.v" "" { Text "D:/trash/test_final/Modules/RAM.v" 138 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1711177941430 "|FBGA|Main:m_dut|RAM:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_Register Main:m_dut\|MEM_WB_Register:MEM_WB_R " "Elaborating entity \"MEM_WB_Register\" for hierarchy \"Main:m_dut\|MEM_WB_Register:MEM_WB_R\"" {  } { { "Modules/Main.v" "MEM_WB_R" { Text "D:/trash/test_final/Modules/Main.v" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_MUX4_1 Main:m_dut\|WB_MUX4_1:Write_back " "Elaborating entity \"WB_MUX4_1\" for hierarchy \"Main:m_dut\|WB_MUX4_1:Write_back\"" {  } { { "Modules/Main.v" "Write_back" { Text "D:/trash/test_final/Modules/Main.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177941677 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Main:m_dut\|RegisterFile:reg_file_inst\|RegFile_decoder:dex\|Ram0 " "RAM logic \"Main:m_dut\|RegisterFile:reg_file_inst\|RegFile_decoder:dex\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "RegisterFile.v" "Ram0" { Text "D:/trash/test_final/RegisterFile.v" 172 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1711177944146 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1711177944146 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Main:m_dut\|ALU:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Main:m_dut\|ALU:alu\|Mult0\"" {  } { { "Modules/ALU.v" "Mult0" { Text "D:/trash/test_final/Modules/ALU.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711177949465 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Main:m_dut\|ALU:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Main:m_dut\|ALU:alu\|Div0\"" {  } { { "Modules/ALU.v" "Div0" { Text "D:/trash/test_final/Modules/ALU.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711177949465 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711177949465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Main:m_dut\|ALU:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Main:m_dut\|ALU:alu\|lpm_mult:Mult0\"" {  } { { "Modules/ALU.v" "" { Text "D:/trash/test_final/Modules/ALU.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177949562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Main:m_dut\|ALU:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"Main:m_dut\|ALU:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711177949562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711177949562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711177949562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711177949562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711177949562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711177949562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711177949562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711177949562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711177949562 ""}  } { { "Modules/ALU.v" "" { Text "D:/trash/test_final/Modules/ALU.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711177949562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "D:/trash/test_final/db/mult_tns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177949632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177949632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Main:m_dut\|ALU:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Main:m_dut\|ALU:alu\|lpm_divide:Div0\"" {  } { { "Modules/ALU.v" "" { Text "D:/trash/test_final/Modules/ALU.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177949706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Main:m_dut\|ALU:alu\|lpm_divide:Div0 " "Instantiated megafunction \"Main:m_dut\|ALU:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711177949706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711177949706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711177949706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711177949706 ""}  } { { "Modules/ALU.v" "" { Text "D:/trash/test_final/Modules/ALU.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711177949706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7vl " "Found entity 1: lpm_divide_7vl" {  } { { "db/lpm_divide_7vl.tdf" "" { Text "D:/trash/test_final/db/lpm_divide_7vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177949775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177949775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/trash/test_final/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177949807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177949807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "D:/trash/test_final/db/alt_u_div_ske.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177949908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177949908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/trash/test_final/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177950004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177950004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/trash/test_final/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711177950073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177950073 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Main:m_dut\|ALU:alu\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_mult7 " "Synthesized away node \"Main:m_dut\|ALU:alu\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_mult7\"" {  } { { "db/mult_tns.tdf" "" { Text "D:/trash/test_final/db/mult_tns.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Modules/ALU.v" "" { Text "D:/trash/test_final/Modules/ALU.v" 24 -1 0 } } { "Modules/Main.v" "" { Text "D:/trash/test_final/Modules/Main.v" 549 0 0 } } { "FBGA.v" "" { Text "D:/trash/test_final/FBGA.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711177950288 "|FBGA|Main:m_dut|ALU:alu|lpm_mult:Mult0|mult_tns:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Main:m_dut\|ALU:alu\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_out8 " "Synthesized away node \"Main:m_dut\|ALU:alu\|lpm_mult:Mult0\|mult_tns:auto_generated\|mac_out8\"" {  } { { "db/mult_tns.tdf" "" { Text "D:/trash/test_final/db/mult_tns.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Modules/ALU.v" "" { Text "D:/trash/test_final/Modules/ALU.v" 24 -1 0 } } { "Modules/Main.v" "" { Text "D:/trash/test_final/Modules/Main.v" 549 0 0 } } { "FBGA.v" "" { Text "D:/trash/test_final/FBGA.v" 58 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711177950288 "|FBGA|Main:m_dut|ALU:alu|lpm_mult:Mult0|mult_tns:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1711177950288 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1711177950288 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711177951094 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1711177951177 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1711177951177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Main:m_dut\|alu_control:alu_ctrl\|branch_type\[1\] " "Latch Main:m_dut\|alu_control:alu_ctrl\|branch_type\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[3\]" {  } { { "Modules/ID_EX_Register.v" "" { Text "D:/trash/test_final/Modules/ID_EX_Register.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711177951212 ""}  } { { "Modules/alu_control.v" "" { Text "D:/trash/test_final/Modules/alu_control.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711177951212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Main:m_dut\|alu_control:alu_ctrl\|branch_type\[2\] " "Latch Main:m_dut\|alu_control:alu_ctrl\|branch_type\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[3\]" {  } { { "Modules/ID_EX_Register.v" "" { Text "D:/trash/test_final/Modules/ID_EX_Register.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711177951212 ""}  } { { "Modules/alu_control.v" "" { Text "D:/trash/test_final/Modules/alu_control.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711177951212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Main:m_dut\|alu_control:alu_ctrl\|branch_type\[0\] " "Latch Main:m_dut\|alu_control:alu_ctrl\|branch_type\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[3\]" {  } { { "Modules/ID_EX_Register.v" "" { Text "D:/trash/test_final/Modules/ID_EX_Register.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711177951212 ""}  } { { "Modules/alu_control.v" "" { Text "D:/trash/test_final/Modules/alu_control.v" 79 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711177951212 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711177956259 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/trash/test_final/output_files/FBGA.map.smsg " "Generated suppressed messages file D:/trash/test_final/output_files/FBGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177964574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711177964996 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711177964996 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9513 " "Implemented 9513 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711177965596 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711177965596 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9445 " "Implemented 9445 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711177965596 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1711177965596 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711177965596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711177965660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 10:12:45 2024 " "Processing ended: Sat Mar 23 10:12:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711177965660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711177965660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711177965660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711177965660 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711177967237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711177967246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 10:12:46 2024 " "Processing started: Sat Mar 23 10:12:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711177967246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711177967246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FBGA -c FBGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FBGA -c FBGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711177967246 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711177967567 ""}
{ "Info" "0" "" "Project  = FBGA" {  } {  } 0 0 "Project  = FBGA" 0 0 "Fitter" 0 0 1711177967568 ""}
{ "Info" "0" "" "Revision = FBGA" {  } {  } 0 0 "Revision = FBGA" 0 0 "Fitter" 0 0 1711177967568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711177967841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711177967841 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FBGA 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"FBGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711177967928 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711177967986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711177967986 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711177968335 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711177968356 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711177969045 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711177969045 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711177969045 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711177969045 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711177969045 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711177969045 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711177969045 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711177969045 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711177969045 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711177969045 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711177969045 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711177969045 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/trash/test_final/" { { 0 { 0 ""} 0 13364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711177969063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/trash/test_final/" { { 0 { 0 ""} 0 13366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711177969063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/trash/test_final/" { { 0 { 0 ""} 0 13368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711177969063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/trash/test_final/" { { 0 { 0 ""} 0 13370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711177969063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/trash/test_final/" { { 0 { 0 ""} 0 13372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711177969063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/trash/test_final/" { { 0 { 0 ""} 0 13374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711177969063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/trash/test_final/" { { 0 { 0 ""} 0 13376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711177969063 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/trash/test_final/" { { 0 { 0 ""} 0 13378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711177969063 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711177969063 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711177969066 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711177969066 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711177969066 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711177969066 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711177969073 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1711177971461 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FBGA.sdc " "Synopsys Design Constraints File file not found: 'FBGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1711177971472 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711177971472 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711177971594 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1711177971594 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1711177971596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711177972221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[3\] " "Destination node Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[3\]" {  } { { "Modules/ID_EX_Register.v" "" { Text "D:/trash/test_final/Modules/ID_EX_Register.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "D:/trash/test_final/" { { 0 { 0 ""} 0 2632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711177972221 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[2\] " "Destination node Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[2\]" {  } { { "Modules/ID_EX_Register.v" "" { Text "D:/trash/test_final/Modules/ID_EX_Register.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "D:/trash/test_final/" { { 0 { 0 ""} 0 2631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711177972221 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711177972221 ""}  } { { "FBGA.v" "" { Text "D:/trash/test_final/FBGA.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/trash/test_final/" { { 0 { 0 ""} 0 13351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711177972221 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Main:m_dut\|alu_control:alu_ctrl\|branch_type\[2\]~20  " "Automatically promoted node Main:m_dut\|alu_control:alu_ctrl\|branch_type\[2\]~20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711177972221 ""}  } { { "Modules/alu_control.v" "" { Text "D:/trash/test_final/Modules/alu_control.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "D:/trash/test_final/" { { 0 { 0 ""} 0 13284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711177972221 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711177973379 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711177973391 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711177973392 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711177973408 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711177973434 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711177973461 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711177973855 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711177973867 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711177973867 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711177974660 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711177974675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711177977110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711177979458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711177979551 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711178003085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:24 " "Fitter placement operations ending: elapsed time is 00:00:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711178003085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711178005102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "D:/trash/test_final/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1711178013904 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711178013904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1711178144241 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711178144241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:17 " "Fitter routing operations ending: elapsed time is 00:02:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711178144249 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.93 " "Total time spent on timing analysis during the Fitter is 8.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711178144655 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711178144719 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711178150206 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711178150212 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711178156409 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711178158588 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/trash/test_final/output_files/FBGA.fit.smsg " "Generated suppressed messages file D:/trash/test_final/output_files/FBGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711178160180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5779 " "Peak virtual memory: 5779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711178161811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 10:16:01 2024 " "Processing ended: Sat Mar 23 10:16:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711178161811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:15 " "Elapsed time: 00:03:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711178161811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:46 " "Total CPU time (on all processors): 00:04:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711178161811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711178161811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1711178163024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711178163035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 10:16:02 2024 " "Processing started: Sat Mar 23 10:16:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711178163035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1711178163035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FBGA -c FBGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FBGA -c FBGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1711178163035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1711178163727 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1711178165909 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1711178166060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711178167153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 10:16:07 2024 " "Processing ended: Sat Mar 23 10:16:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711178167153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711178167153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711178167153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1711178167153 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1711178167877 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1711178168700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711178168709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 10:16:08 2024 " "Processing started: Sat Mar 23 10:16:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711178168709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711178168709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FBGA -c FBGA " "Command: quartus_sta FBGA -c FBGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711178168710 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1711178168985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711178169742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711178169742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711178169786 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711178169787 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1711178170292 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FBGA.sdc " "Synopsys Design Constraints File file not found: 'FBGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1711178170482 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1711178170483 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711178170512 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] " "create_clock -period 1.000 -name Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1711178170512 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711178170512 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1711178170586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711178170586 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711178170588 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711178170600 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1711178170690 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711178170743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -125.805 " "Worst-case setup slack is -125.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178170746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178170746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -125.805          -35136.600 clk  " " -125.805          -35136.600 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178170746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.539              -9.363 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\]  " "   -3.539              -9.363 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178170746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711178170746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178170793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178170793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clk  " "    0.341               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178170793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.416               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\]  " "    1.416               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178170793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711178170793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711178170796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711178170801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178170806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178170806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5246.011 clk  " "   -3.000           -5246.011 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178170806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\]  " "    0.417               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178170806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711178170806 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711178170900 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711178170900 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711178170905 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711178170945 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711178178141 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711178178624 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711178178747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -113.845 " "Worst-case setup slack is -113.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178178749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178178749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -113.845          -32358.618 clk  " " -113.845          -32358.618 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178178749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.215              -8.508 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\]  " "   -3.215              -8.508 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178178749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711178178749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178178795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178178795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk  " "    0.305               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178178795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.320               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\]  " "    1.320               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178178795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711178178795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711178178798 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711178178803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178178808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178178808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5246.011 clk  " "   -3.000           -5246.011 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178178808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\]  " "    0.375               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178178808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711178178808 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711178178899 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711178178899 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711178178904 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711178179289 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711178179333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -51.449 " "Worst-case setup slack is -51.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178179336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178179336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -51.449          -13975.321 clk  " "  -51.449          -13975.321 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178179336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.445              -3.481 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\]  " "   -1.445              -3.481 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178179336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711178179336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178179384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178179384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clk  " "    0.147               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178179384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\]  " "    0.403               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178179384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711178179384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711178179387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711178179389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178179395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178179395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3877.665 clk  " "   -3.000           -3877.665 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178179395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\]  " "    0.402               0.000 Main:m_dut\|ID_EX_Register:ID_EX_R\|Out_ALUOp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711178179395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711178179395 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711178179489 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711178179489 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711178180997 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711178181006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711178181104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 10:16:21 2024 " "Processing ended: Sat Mar 23 10:16:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711178181104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711178181104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711178181104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711178181104 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus Prime Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711178181822 ""}
