#============================================================
# Build by Terasic System Builder
#============================================================

set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C6
set_global_assignment -name TOP_LEVEL_ENTITY system_test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 12.0
set_global_assignment -name LAST_QUARTUS_VERSION "22.1std.2 Lite Edition"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:35:42 OCTOBER 13,2023"
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 256
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 6
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"

#============================================================
# CLOCK
#============================================================

#============================================================
# LED
#============================================================

#============================================================
# KEY
#============================================================

#============================================================
# SW
#============================================================

#============================================================
# SDRAM
#============================================================

#============================================================
# EPCS
#============================================================

#============================================================
# EEPROM
#============================================================

#============================================================
# ADC
#============================================================

#============================================================
# 2x13 GPIO Header
#============================================================

#============================================================
# GPIO_0, GPIO_0 connect to GPIO Default
#============================================================

#============================================================
# GPIO_1, GPIO_1 connect to GPIO Default
#============================================================

#============================================================
# End of pin assignments by Terasic System Builder
#============================================================


set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PROJECT_IP_REGENERATION_POLICY ALWAYS_REGENERATE_IP
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (VHDL)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH main_tb -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME main_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id main_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME main_tb -section_id main_tb
set_global_assignment -name EDA_TEST_BENCH_FILE main_tb.vhd -section_id main_tb
set_location_assignment PIN_D11 -to romsel
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_R8 -to CLOCK_50
set_location_assignment PIN_D3 -to cpu_adr_in[14]
set_location_assignment PIN_C3 -to cpu_adr_in[13]
set_location_assignment PIN_A3 -to cpu_adr_in[12]
set_location_assignment PIN_B4 -to cpu_adr_in[11]
set_location_assignment PIN_E6 -to cpu_adr_in[6]
set_location_assignment PIN_B5 -to cpu_adr_in[10]
set_location_assignment PIN_D5 -to cpu_adr_in[9]
set_location_assignment PIN_A6 -to cpu_adr_in[8]
set_location_assignment PIN_D6 -to cpu_adr_in[7]
set_location_assignment PIN_D8 -to cpu_adr_in[5]
set_location_assignment PIN_F8 -to cpu_adr_in[4]
set_location_assignment PIN_E9 -to cpu_adr_in[3]
set_location_assignment PIN_D9 -to cpu_adr_in[2]
set_location_assignment PIN_E10 -to cpu_adr_in[1]
set_location_assignment PIN_B11 -to cpu_adr_in[0]
set_location_assignment PIN_A2 -to ppu_adr_in[13]
set_location_assignment PIN_B3 -to ppu_adr_in[12]
set_location_assignment PIN_A4 -to ppu_adr_in[11]
set_location_assignment PIN_A5 -to ppu_adr_in[10]
set_location_assignment PIN_B6 -to ppu_adr_in[9]
set_location_assignment PIN_B7 -to ppu_adr_in[8]
set_location_assignment PIN_A7 -to ppu_adr_in[7]
set_location_assignment PIN_C8 -to ppu_adr_in[6]
set_location_assignment PIN_E7 -to ppu_adr_in[5]
set_location_assignment PIN_E8 -to ppu_adr_in[4]
set_location_assignment PIN_F9 -to ppu_adr_in[3]
set_location_assignment PIN_C9 -to ppu_adr_in[2]
set_location_assignment PIN_E11 -to ppu_adr_in[1]
set_location_assignment PIN_A12 -to ppu_adr_in[0]
set_location_assignment PIN_N11 -to cpu_rw_nes
set_location_assignment PIN_B12 -to m2
set_location_assignment PIN_P15 -to ppu_rd_nes
set_location_assignment PIN_R14 -to ppu_wr_nes
set_location_assignment PIN_F13 -to cpu_data_nes[7]
set_location_assignment PIN_T15 -to cpu_data_nes[6]
set_location_assignment PIN_T13 -to cpu_data_nes[5]
set_location_assignment PIN_T12 -to cpu_data_nes[4]
set_location_assignment PIN_T11 -to cpu_data_nes[3]
set_location_assignment PIN_R11 -to cpu_data_nes[2]
set_location_assignment PIN_R10 -to cpu_data_nes[1]
set_location_assignment PIN_P9 -to cpu_data_nes[0]
set_location_assignment PIN_T14 -to ppu_data_nes[7]
set_location_assignment PIN_R13 -to ppu_data_nes[6]
set_location_assignment PIN_R12 -to ppu_data_nes[5]
set_location_assignment PIN_T10 -to ppu_data_nes[4]
set_location_assignment PIN_N12 -to ppu_data_nes[3]
set_location_assignment PIN_N9 -to ppu_data_nes[2]
set_location_assignment PIN_L16 -to ppu_data_nes[1]
set_location_assignment PIN_R16 -to ppu_data_nes[0]
set_location_assignment PIN_J14 -to MOSI
set_location_assignment PIN_J13 -to MISO
set_location_assignment PIN_J16 -to SCLK
set_location_assignment PIN_K15 -to reset
set_global_assignment -name ENABLE_SIGNALTAP OFF
set_global_assignment -name USE_SIGNALTAP_FILE stp3.stp
set_location_assignment PIN_A15 -to spi_dbg
set_global_assignment -name VHDL_FILE oc_mem.vhd
set_global_assignment -name VHDL_FILE system_test.vhd
set_global_assignment -name VHDL_FILE main_tb.vhd
set_global_assignment -name VHDL_FILE spi_slave.vhd
set_global_assignment -name BDF_FILE system.bdf
set_global_assignment -name QIP_FILE system_pll.qip
set_global_assignment -name VHDL_FILE spi_input.vhd
set_global_assignment -name VHDL_FILE nes_input.vhd
set_global_assignment -name VHDL_FILE inout_mux.vhd
set_global_assignment -name SDC_FILE system_test.sdc
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top