INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/ip/fifo_serial/fifo_serial_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_compare'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_compare_0'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_compare_1'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_compare_2'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_rd_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_rd_fwft'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_reset_blk_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_wr_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_rd_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_wr_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_rd_logic'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_wr_logic'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_blk_mem_gen_v8_4_4_synth'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_blk_mem_gen_v8_4_4'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_memory'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_fifo_generator_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_fifo_generator_v13_2_5_synth'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial_fifo_generator_v13_2_5'
INFO: [VRFC 10-3107] analyzing entity 'fifo_serial'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sim_1/new/serial_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_test'
