TRACE::2021-11-23.15:50:50::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:50:50::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:50:50::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:50:52::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:50:52::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:50:52::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:50:52::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-23.15:50:55::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2021-11-23.15:50:55::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-11-23.15:50:55::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2021-11-23.15:50:55::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-11-23.15:50:55::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-23.15:50:55::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-23.15:50:55::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-23.15:50:55::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:50:55::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:50:55::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:50:55::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:50:55::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:50:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:50:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:50:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:50:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:50:55::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:50:55::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:50:55::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:50:55::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:50:55::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:50:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:50:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:50:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:50:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:50:55::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-11-23.15:50:55::SCWPlatform::Generating the sources  .
TRACE::2021-11-23.15:50:55::SCWBDomain::Generating boot domain sources.
TRACE::2021-11-23.15:50:55::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-11-23.15:50:55::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:50:55::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:50:55::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:50:55::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:50:55::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:50:55::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:50:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:50:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:50:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:50:55::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:50:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-23.15:50:55::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:50:55::SCWMssOS::mss does not exists at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:50:55::SCWMssOS::Creating sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:50:55::SCWMssOS::Adding the swdes entry, created swdb C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:50:55::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:50:55::SCWMssOS::Writing mss at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:50:55::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-11-23.15:50:55::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-11-23.15:50:55::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-11-23.15:50:55::SCWBDomain::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-11-23.15:51:11::SCWPlatform::Generating sources Done.
TRACE::2021-11-23.15:51:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:11::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-11-23.15:51:11::SCWMssOS::Could not open the swdb for C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-11-23.15:51:11::SCWMssOS::Could not open the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-11-23.15:51:11::SCWMssOS::Cleared the swdb table entry
TRACE::2021-11-23.15:51:11::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:11::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:11::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:11::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-23.15:51:11::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-23.15:51:11::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:11::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:11::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:11::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:11::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:11::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:11::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:11::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-11-23.15:51:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:11::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:11::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:11::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:11::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:11::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:11::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:11::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-11-23.15:51:12::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-23.15:51:12::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-23.15:51:12::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-23.15:51:12::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:12::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:12::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:12::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:12::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:12::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWMssOS::mss does not exists at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWMssOS::Creating sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWMssOS::Adding the swdes entry, created swdb C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWMssOS::Writing mss at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-23.15:51:12::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-11-23.15:51:12::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-11-23.15:51:12::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:12::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:12::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:12::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:12::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:12::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:12::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:12::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:12::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:12::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:12::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:12::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:12::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:12::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:12::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:12::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:12::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:12::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:12::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-11-23.15:51:12::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:12::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:12::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:12::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:12::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:12::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-23.15:51:12::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-11-23.15:51:13::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-23.15:51:13::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-23.15:51:13::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-23.15:51:13::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-23.15:51:13::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-23.15:51:13::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-23.15:51:13::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-11-23.15:51:13::SCWSystem::Checking the domain standalone_domain
LOG::2021-11-23.15:51:13::SCWSystem::Not a boot domain 
LOG::2021-11-23.15:51:13::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-11-23.15:51:13::SCWDomain::Generating domain artifcats
TRACE::2021-11-23.15:51:13::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-23.15:51:13::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-23.15:51:13::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-11-23.15:51:13::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-11-23.15:51:13::SCWMssOS::Could not open the swdb for C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-11-23.15:51:13::SCWMssOS::Could not open the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-11-23.15:51:13::SCWMssOS::Cleared the swdb table entry
TRACE::2021-11-23.15:51:13::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-11-23.15:51:13::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-23.15:51:13::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-23.15:51:13::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-23.15:51:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-23.15:51:13::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-11-23.15:51:13::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-23.15:51:13::SCWMssOS::Copying to export directory.
TRACE::2021-11-23.15:51:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-23.15:51:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-11-23.15:51:13::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-11-23.15:51:13::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-11-23.15:51:13::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-23.15:51:13::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-23.15:51:13::SCWPlatform::Started preparing the platform 
TRACE::2021-11-23.15:51:13::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-23.15:51:13::SCWSystem::dir created 
TRACE::2021-11-23.15:51:13::SCWSystem::Writing the bif 
TRACE::2021-11-23.15:51:13::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-23.15:51:13::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-23.15:51:13::SCWPlatform::Completed generating the platform
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-23.15:51:13::SCWPlatform::updated the xpfm file.
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-11-23.15:51:13::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-23.15:51:13::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-23.15:51:13::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-23.15:51:13::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-11-23.15:51:13::SCWDomain::Generating domain artifcats
TRACE::2021-11-23.15:51:13::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-23.15:51:13::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-23.15:51:13::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-11-23.15:51:13::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-23.15:51:13::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-23.15:51:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-23.15:51:13::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-11-23.15:51:13::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-23.15:51:13::SCWMssOS::Copying to export directory.
TRACE::2021-11-23.15:51:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-23.15:51:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-11-23.15:51:13::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-11-23.15:51:13::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-11-23.15:51:13::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-23.15:51:13::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-23.15:51:13::SCWPlatform::Started preparing the platform 
TRACE::2021-11-23.15:51:13::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-23.15:51:13::SCWSystem::dir created 
TRACE::2021-11-23.15:51:13::SCWSystem::Writing the bif 
TRACE::2021-11-23.15:51:13::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-23.15:51:13::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-23.15:51:13::SCWPlatform::Completed generating the platform
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:51:13::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-23.15:51:13::SCWPlatform::updated the xpfm file.
LOG::2021-11-23.15:51:47::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-23.15:51:47::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-23.15:51:47::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-23.15:51:47::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-23.15:51:47::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-23.15:51:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-23.15:51:47::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-11-23.15:51:47::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:47::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:47::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:47::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:51:47::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:51:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:51:47::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:51:47::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:51:47::SCWBDomain::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-11-23.15:51:47::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-23.15:51:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-23.15:51:47::SCWBDomain::System Command Ran  C:&  cd  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl & make 
TRACE::2021-11-23.15:51:48::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-11-23.15:51:48::SCWBDomain::make[1]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'
TRACE::2021-11-23.15:51:48::SCWBDomain::

TRACE::2021-11-23.15:51:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/comblock_v2_0/src"

TRACE::2021-11-23.15:51:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-11-23.15:51:48::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-11-23.15:51:48::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:48::SCWBDomain::ps7_cortexa9_0/libsrc/comblock_v2_0/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:48::SCWBDomain::s7_cortexa9_0/libsrc/comblock_v2_0/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-11-23.15:51:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-11-23.15:51:48::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-11-23.15:51:48::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:48::SCWBDomain::ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:48::SCWBDomain::s7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-11-23.15:51:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-11-23.15:51:48::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-11-23.15:51:48::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:48::SCWBDomain::ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:48::SCWBDomain::s7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-11-23.15:51:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-23.15:51:48::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-23.15:51:48::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:48::SCWBDomain::ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:48::SCWBDomain::s7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-11-23.15:51:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-23.15:51:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-23.15:51:48::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:48::SCWBDomain::ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:48::SCWBDomain::s7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-11-23.15:51:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-23.15:51:48::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-23.15:51:48::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:48::SCWBDomain::ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:48::SCWBDomain::s7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-11-23.15:51:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-11-23.15:51:48::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-11-23.15:51:48::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:48::SCWBDomain::ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:48::SCWBDomain::s7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-11-23.15:51:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-23.15:51:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-23.15:51:48::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:48::SCWBDomain::ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:48::SCWBDomain::s7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-11-23.15:51:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-23.15:51:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-23.15:51:48::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:48::SCWBDomain::ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:48::SCWBDomain::s7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-11-23.15:51:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-23.15:51:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-23.15:51:48::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:48::SCWBDomain::ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:48::SCWBDomain::s7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-11-23.15:51:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-11-23.15:51:48::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-11-23.15:51:48::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:48::SCWBDomain::ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:48::SCWBDomain::s7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2021-11-23.15:51:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-11-23.15:51:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-23.15:51:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-23.15:51:48::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:48::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:48::SCWBDomain::ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:49::SCWBDomain::s7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-11-23.15:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-11-23.15:51:49::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-11-23.15:51:49::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:49::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:49::SCWBDomain::ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:49::SCWBDomain::s7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-11-23.15:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-11-23.15:51:49::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-11-23.15:51:49::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:49::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:49::SCWBDomain::ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::make[3]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:49::SCWBDomain::ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2021-11-23.15:51:49::SCWBDomain::make[3]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:49::SCWBDomain::s7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2021-11-23.15:51:49::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:49::SCWBDomain::s7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-11-23.15:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-23.15:51:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-23.15:51:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:49::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:49::SCWBDomain::ps7_cortexa9_0/libsrc/ttcps_v3_10/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:49::SCWBDomain::s7_cortexa9_0/libsrc/ttcps_v3_10/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-11-23.15:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-23.15:51:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-23.15:51:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:49::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:49::SCWBDomain::ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:49::SCWBDomain::s7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-11-23.15:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-23.15:51:49::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-23.15:51:49::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:49::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:49::SCWBDomain::ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:49::SCWBDomain::s7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-11-23.15:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-23.15:51:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-23.15:51:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:49::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:49::SCWBDomain::ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:49::SCWBDomain::s7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2021-11-23.15:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-23.15:51:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-23.15:51:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:49::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:49::SCWBDomain::ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:49::SCWBDomain::s7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2021-11-23.15:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-23.15:51:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-23.15:51:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:49::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:49::SCWBDomain::ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:49::SCWBDomain::s7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/comblock_v2_0/src"

TRACE::2021-11-23.15:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-23.15:51:49::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-23.15:51:49::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:49::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:49::SCWBDomain::ps7_cortexa9_0/libsrc/comblock_v2_0/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::"ComBlock has not C files"

TRACE::2021-11-23.15:51:49::SCWBDomain::make[3]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:49::SCWBDomain::ps7_cortexa9_0/libsrc/comblock_v2_0/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::make[3]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:49::SCWBDomain::s7_cortexa9_0/libsrc/comblock_v2_0/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:49::SCWBDomain::s7_cortexa9_0/libsrc/comblock_v2_0/src'

TRACE::2021-11-23.15:51:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-11-23.15:51:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-11-23.15:51:49::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-11-23.15:51:49::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:49::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:49::SCWBDomain::ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-11-23.15:51:50::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-11-23.15:51:50::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:50::SCWBDomain::s7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-11-23.15:51:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-11-23.15:51:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-11-23.15:51:50::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-11-23.15:51:50::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:50::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:50::SCWBDomain::ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2021-11-23.15:51:50::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-11-23.15:51:50::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:50::SCWBDomain::s7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2021-11-23.15:51:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-11-23.15:51:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-11-23.15:51:50::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-11-23.15:51:50::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:50::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:50::SCWBDomain::ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2021-11-23.15:51:50::SCWBDomain::"Compiling ddrps"

TRACE::2021-11-23.15:51:50::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:50::SCWBDomain::s7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2021-11-23.15:51:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-11-23.15:51:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-23.15:51:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-23.15:51:50::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-11-23.15:51:50::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:50::SCWBDomain::ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2021-11-23.15:51:50::SCWBDomain::"Compiling devcfg"

TRACE::2021-11-23.15:51:51::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:51::SCWBDomain::s7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2021-11-23.15:51:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-11-23.15:51:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-11-23.15:51:51::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-11-23.15:51:51::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:51::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:51::SCWBDomain::ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2021-11-23.15:51:51::SCWBDomain::"Compiling dmaps"

TRACE::2021-11-23.15:51:52::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:52::SCWBDomain::s7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2021-11-23.15:51:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-11-23.15:51:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-11-23.15:51:52::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-11-23.15:51:52::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:52::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:52::SCWBDomain::ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2021-11-23.15:51:52::SCWBDomain::"Compiling emacps"

TRACE::2021-11-23.15:51:53::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:53::SCWBDomain::s7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2021-11-23.15:51:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-11-23.15:51:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-23.15:51:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-23.15:51:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-11-23.15:51:53::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:53::SCWBDomain::ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2021-11-23.15:51:53::SCWBDomain::"Compiling gpiops"

TRACE::2021-11-23.15:51:54::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:54::SCWBDomain::s7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2021-11-23.15:51:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-11-23.15:51:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-23.15:51:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-23.15:51:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-11-23.15:51:54::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:54::SCWBDomain::ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2021-11-23.15:51:54::SCWBDomain::"Compiling qspips"

TRACE::2021-11-23.15:51:55::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:55::SCWBDomain::s7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2021-11-23.15:51:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-11-23.15:51:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-23.15:51:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-23.15:51:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-11-23.15:51:55::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:55::SCWBDomain::ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2021-11-23.15:51:55::SCWBDomain::"Compiling scugic"

TRACE::2021-11-23.15:51:56::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:56::SCWBDomain::s7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2021-11-23.15:51:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-11-23.15:51:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-23.15:51:56::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-23.15:51:56::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:56::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:56::SCWBDomain::ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2021-11-23.15:51:56::SCWBDomain::"Compiling scutimer"

TRACE::2021-11-23.15:51:57::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:57::SCWBDomain::s7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2021-11-23.15:51:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-11-23.15:51:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-23.15:51:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-23.15:51:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-11-23.15:51:57::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:57::SCWBDomain::ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2021-11-23.15:51:57::SCWBDomain::"Compiling scuwdt"

TRACE::2021-11-23.15:51:57::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:57::SCWBDomain::s7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2021-11-23.15:51:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-11-23.15:51:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-11-23.15:51:57::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-11-23.15:51:57::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-11-23.15:51:57::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:57::SCWBDomain::ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2021-11-23.15:51:57::SCWBDomain::"Compiling sdps"

TRACE::2021-11-23.15:51:58::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:51:58::SCWBDomain::s7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2021-11-23.15:51:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-11-23.15:51:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-11-23.15:51:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-11-23.15:51:58::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:51:58::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:51:58::SCWBDomain::ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2021-11-23.15:51:58::SCWBDomain::"Compiling standalone"

TRACE::2021-11-23.15:52:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:52:03::SCWBDomain::s7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2021-11-23.15:52:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-11-23.15:52:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-23.15:52:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-23.15:52:03::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-11-23.15:52:03::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:52:03::SCWBDomain::ps7_cortexa9_0/libsrc/ttcps_v3_10/src'

TRACE::2021-11-23.15:52:03::SCWBDomain::"Compiling ttcps"

TRACE::2021-11-23.15:52:03::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:52:03::SCWBDomain::s7_cortexa9_0/libsrc/ttcps_v3_10/src'

TRACE::2021-11-23.15:52:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-11-23.15:52:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-23.15:52:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-23.15:52:03::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-11-23.15:52:03::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:52:03::SCWBDomain::ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2021-11-23.15:52:03::SCWBDomain::"Compiling uartps"

TRACE::2021-11-23.15:52:04::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:52:04::SCWBDomain::s7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2021-11-23.15:52:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-11-23.15:52:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-11-23.15:52:04::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-11-23.15:52:04::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:04::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:52:04::SCWBDomain::ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2021-11-23.15:52:04::SCWBDomain::"Compiling usbps"

TRACE::2021-11-23.15:52:06::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:52:06::SCWBDomain::s7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2021-11-23.15:52:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-11-23.15:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-23.15:52:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-23.15:52:06::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-11-23.15:52:06::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:52:06::SCWBDomain::ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2021-11-23.15:52:06::SCWBDomain::"Compiling xadcps"

TRACE::2021-11-23.15:52:07::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:52:07::SCWBDomain::s7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2021-11-23.15:52:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2021-11-23.15:52:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-23.15:52:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-23.15:52:07::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-11-23.15:52:07::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:52:07::SCWBDomain::ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2021-11-23.15:52:07::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-11-23.15:52:08::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:52:08::SCWBDomain::s7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2021-11-23.15:52:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2021-11-23.15:52:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-23.15:52:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-23.15:52:08::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-11-23.15:52:08::SCWBDomain::make[2]: Entering directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2021-11-23.15:52:08::SCWBDomain::ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2021-11-23.15:52:08::SCWBDomain::make[2]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2021-11-23.15:52:08::SCWBDomain::s7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2021-11-23.15:52:09::SCWBDomain::'Finished building libraries'

TRACE::2021-11-23.15:52:09::SCWBDomain::make[1]: Leaving directory 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-11-23.15:52:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-11-23.15:52:09::SCWBDomain::include -I.

TRACE::2021-11-23.15:52:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2021-11-23.15:52:09::SCWBDomain::9_0/include -I.

TRACE::2021-11-23.15:52:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2021-11-23.15:52:09::SCWBDomain::0/include -I.

TRACE::2021-11-23.15:52:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2021-11-23.15:52:09::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2021-11-23.15:52:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2021-11-23.15:52:09::SCWBDomain::0/include -I.

TRACE::2021-11-23.15:52:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2021-11-23.15:52:09::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2021-11-23.15:52:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2021-11-23.15:52:09::SCWBDomain::9_0/include -I.

TRACE::2021-11-23.15:52:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2021-11-23.15:52:09::SCWBDomain::0/include -I.

TRACE::2021-11-23.15:52:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2021-11-23.15:52:09::SCWBDomain::9_0/include -I.

TRACE::2021-11-23.15:52:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2021-11-23.15:52:09::SCWBDomain::_cortexa9_0/include -I.

TRACE::2021-11-23.15:52:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2021-11-23.15:52:09::SCWBDomain::9_0/include -I.

TRACE::2021-11-23.15:52:10::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2021-11-23.15:52:10::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-11-23.15:52:10::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-11-23.15:52:10::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-11-23.15:52:10::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-11-23.15:52:10::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2021-11-23.15:52:10::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-11-23.15:52:10::SCWSystem::Checking the domain standalone_domain
LOG::2021-11-23.15:52:10::SCWSystem::Not a boot domain 
LOG::2021-11-23.15:52:10::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-11-23.15:52:10::SCWDomain::Generating domain artifcats
TRACE::2021-11-23.15:52:10::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-23.15:52:10::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-23.15:52:10::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-11-23.15:52:10::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-23.15:52:10::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:10::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:10::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:10::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:52:10::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:10::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:52:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:52:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:52:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:52:10::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:52:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:52:10::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:52:10::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-23.15:52:10::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:52:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-23.15:52:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-23.15:52:10::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-11-23.15:52:10::SCWMssOS::doing bsp build ... 
TRACE::2021-11-23.15:52:10::SCWMssOS::System Command Ran  C: & cd  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-11-23.15:52:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/comblock_v2_0/src"

TRACE::2021-11-23.15:52:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-11-23.15:52:10::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-11-23.15:52:10::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-11-23.15:52:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-11-23.15:52:10::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-11-23.15:52:10::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-11-23.15:52:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-11-23.15:52:10::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-11-23.15:52:10::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-11-23.15:52:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-23.15:52:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-23.15:52:10::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-11-23.15:52:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-23.15:52:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-23.15:52:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-11-23.15:52:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-23.15:52:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-23.15:52:10::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-11-23.15:52:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-11-23.15:52:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-11-23.15:52:10::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-11-23.15:52:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-23.15:52:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-23.15:52:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-11-23.15:52:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-23.15:52:10::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-23.15:52:10::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-11-23.15:52:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-23.15:52:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-23.15:52:11::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-11-23.15:52:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-11-23.15:52:11::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-11-23.15:52:11::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-11-23.15:52:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-23.15:52:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-23.15:52:11::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-11-23.15:52:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-11-23.15:52:11::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-11-23.15:52:11::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-11-23.15:52:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-11-23.15:52:11::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-11-23.15:52:11::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-11-23.15:52:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-23.15:52:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-23.15:52:11::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-11-23.15:52:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-23.15:52:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-23.15:52:11::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-11-23.15:52:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-23.15:52:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-23.15:52:11::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:11::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-11-23.15:52:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-11-23.15:52:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-11-23.15:52:11::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/comblock_v2_0/src"

TRACE::2021-11-23.15:52:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/comblock_v2_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-23.15:52:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-23.15:52:11::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:11::SCWMssOS::"ComBlock has not C files"

TRACE::2021-11-23.15:52:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-11-23.15:52:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-11-23.15:52:11::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-11-23.15:52:11::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:11::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-11-23.15:52:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-11-23.15:52:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-11-23.15:52:12::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-11-23.15:52:12::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:12::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-11-23.15:52:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-11-23.15:52:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-11-23.15:52:12::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-11-23.15:52:12::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:12::SCWMssOS::"Compiling ddrps"

TRACE::2021-11-23.15:52:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-11-23.15:52:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-23.15:52:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-23.15:52:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-11-23.15:52:12::SCWMssOS::"Compiling devcfg"

TRACE::2021-11-23.15:52:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-11-23.15:52:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-11-23.15:52:12::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-11-23.15:52:12::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:12::SCWMssOS::"Compiling dmaps"

TRACE::2021-11-23.15:52:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-11-23.15:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-11-23.15:52:14::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-11-23.15:52:14::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:14::SCWMssOS::"Compiling emacps"

TRACE::2021-11-23.15:52:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-11-23.15:52:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-23.15:52:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-23.15:52:15::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-11-23.15:52:15::SCWMssOS::"Compiling gpiops"

TRACE::2021-11-23.15:52:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-11-23.15:52:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-23.15:52:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-23.15:52:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-11-23.15:52:16::SCWMssOS::"Compiling qspips"

TRACE::2021-11-23.15:52:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-11-23.15:52:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-23.15:52:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-23.15:52:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-11-23.15:52:17::SCWMssOS::"Compiling scugic"

TRACE::2021-11-23.15:52:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-11-23.15:52:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-11-23.15:52:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-11-23.15:52:17::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:18::SCWMssOS::"Compiling scutimer"

TRACE::2021-11-23.15:52:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-11-23.15:52:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-23.15:52:18::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-23.15:52:18::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-11-23.15:52:18::SCWMssOS::"Compiling scuwdt"

TRACE::2021-11-23.15:52:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-11-23.15:52:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-11-23.15:52:18::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-11-23.15:52:18::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-11-23.15:52:18::SCWMssOS::"Compiling sdps"

TRACE::2021-11-23.15:52:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-11-23.15:52:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-11-23.15:52:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-11-23.15:52:20::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:20::SCWMssOS::"Compiling standalone"

TRACE::2021-11-23.15:52:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-11-23.15:52:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-23.15:52:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-23.15:52:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-11-23.15:52:24::SCWMssOS::"Compiling ttcps"

TRACE::2021-11-23.15:52:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-11-23.15:52:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-23.15:52:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-23.15:52:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-11-23.15:52:24::SCWMssOS::"Compiling uartps"

TRACE::2021-11-23.15:52:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-11-23.15:52:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-11-23.15:52:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-11-23.15:52:25::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-11-23.15:52:25::SCWMssOS::"Compiling usbps"

TRACE::2021-11-23.15:52:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-11-23.15:52:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-11-23.15:52:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-11-23.15:52:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-11-23.15:52:27::SCWMssOS::"Compiling xadcps"

TRACE::2021-11-23.15:52:29::SCWMssOS::'Finished building libraries'

TRACE::2021-11-23.15:52:29::SCWMssOS::Copying to export directory.
TRACE::2021-11-23.15:52:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-23.15:52:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-11-23.15:52:29::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-11-23.15:52:29::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-23.15:52:29::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-23.15:52:29::SCWPlatform::Started preparing the platform 
TRACE::2021-11-23.15:52:29::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-23.15:52:29::SCWSystem::dir created 
TRACE::2021-11-23.15:52:29::SCWSystem::Writing the bif 
TRACE::2021-11-23.15:52:29::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-23.15:52:29::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-23.15:52:29::SCWPlatform::Completed generating the platform
TRACE::2021-11-23.15:52:29::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:52:29::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:52:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:52:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:52:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:52:29::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:52:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:52:29::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:52:29::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:52:29::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:52:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:52:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:52:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:52:29::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:52:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:52:29::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:52:29::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:52:29::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:52:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:52:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:52:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:52:29::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:52:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:52:29::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.15:52:29::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:52:29::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:52:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:52:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:52:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:52:29::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:52:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:52:29::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:52:29::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:52:29::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:52:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:52:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:52:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:52:29::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:52:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:52:29::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:52:29::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:52:29::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:52:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:52:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:52:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:52:29::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:52:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:52:29::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:52:29::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-23.15:52:29::SCWPlatform::updated the xpfm file.
TRACE::2021-11-23.15:52:29::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.15:52:29::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.15:52:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.15:52:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.15:52:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.15:52:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.15:52:29::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.15:52:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.15:52:29::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.16:03:26::SCWPlatform::Clearing the existing platform
TRACE::2021-11-23.16:03:26::SCWSystem::Clearing the existing sysconfig
TRACE::2021-11-23.16:03:26::SCWBDomain::clearing the fsbl build
TRACE::2021-11-23.16:03:26::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.16:03:26::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.16:03:26::SCWSystem::Clearing the domains completed.
TRACE::2021-11-23.16:03:26::SCWPlatform::Clearing the opened hw db.
TRACE::2021-11-23.16:03:26::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:26::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:26::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:26::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:26::SCWPlatform::Removing the HwDB with name C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:26::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:26::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:26::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:26::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:26::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-23.16:03:28::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2021-11-23.16:03:28::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-23.16:03:28::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-23.16:03:28::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-23.16:03:28::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-23.16:03:28::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-23.16:03:28::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:28::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-23.16:03:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-23.16:03:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:28::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:28::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-23.16:03:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-23.16:03:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:28::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-23.16:03:28::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:28::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-23.16:03:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-23.16:03:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:28::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.16:03:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-23.16:03:28::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.16:03:28::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.16:03:28::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.16:03:28::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-23.16:03:28::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-23.16:03:28::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.16:03:28::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:28::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-23.16:03:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-23.16:03:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:28::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.16:03:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.16:03:28::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.16:03:28::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-11-23.16:03:28::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:28::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-23.16:03:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-23.16:03:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:28::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.16:03:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.16:03:28::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.16:03:28::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-11-23.16:03:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-23.16:03:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-23.16:03:28::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:28::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-23.16:03:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-23.16:03:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:28::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.16:03:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.16:03:28::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.16:03:28::SCWReader::No isolation master present  
TRACE::2021-11-23.16:03:28::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-23.16:03:28::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-23.16:03:28::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-23.16:03:28::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:28::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-23.16:03:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-23.16:03:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:28::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:28::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-23.16:03:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-23.16:03:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:28::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.16:03:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.16:03:28::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.16:03:28::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.16:03:28::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.16:03:28::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-11-23.16:03:28::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-23.16:03:28::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.16:03:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-23.16:03:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-23.16:03:28::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:28::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:28::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-23.16:03:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-23.16:03:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:28::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.16:03:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.16:03:28::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.16:03:28::SCWReader::No isolation master present  
TRACE::2021-11-23.16:03:38::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:38::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:38::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa
TRACE::2021-11-23.16:03:38::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:40::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-23.16:03:40::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:40::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-23.16:03:40::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-23.16:03:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:40::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:40::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-23.16:03:40::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-23.16:03:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:40::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.16:03:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.16:03:40::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.16:03:40::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa
TRACE::2021-11-23.16:03:40::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:40::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-23.16:03:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:40::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-11-23.16:03:40::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:40::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-23.16:03:40::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-23.16:03:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:40::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:40::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-23.16:03:40::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-23.16:03:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:40::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.16:03:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.16:03:40::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.16:03:40::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa
TRACE::2021-11-23.16:03:40::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:40::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2021-11-23.16:03:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:40::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-23.16:03:40::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-11-23.16:03:40::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:40::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:40::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-23.16:03:42::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2021-11-23.16:03:42::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:42::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:42::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:42::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:42::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-23.16:03:42::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-23.16:03:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:42::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.16:03:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.16:03:42::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.16:03:42::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:42::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:42::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:42::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:42::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-23.16:03:42::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-23.16:03:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:42::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.16:03:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.16:03:42::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.16:03:42::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:42::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:42::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:42::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:42::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-23.16:03:42::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-23.16:03:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:42::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.16:03:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.16:03:42::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.16:03:42::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-11-23.16:03:52::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-23.16:03:52::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-23.16:03:52::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-23.16:03:52::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-23.16:03:52::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-23.16:03:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-23.16:03:52::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-11-23.16:03:52::SCWSystem::Checking the domain standalone_domain
LOG::2021-11-23.16:03:52::SCWSystem::Not a boot domain 
LOG::2021-11-23.16:03:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-11-23.16:03:52::SCWDomain::Generating domain artifcats
TRACE::2021-11-23.16:03:52::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-23.16:03:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-23.16:03:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-11-23.16:03:52::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-23.16:03:52::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:52::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:52::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:52::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:52::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:52::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-23.16:03:52::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-23.16:03:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:52::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.16:03:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.16:03:52::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.16:03:52::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-23.16:03:52::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.16:03:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-23.16:03:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-23.16:03:52::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-11-23.16:03:52::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-23.16:03:52::SCWMssOS::Copying to export directory.
TRACE::2021-11-23.16:03:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-23.16:03:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-11-23.16:03:52::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-11-23.16:03:52::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-23.16:03:52::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-23.16:03:52::SCWPlatform::Started preparing the platform 
TRACE::2021-11-23.16:03:52::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-23.16:03:52::SCWSystem::dir created 
TRACE::2021-11-23.16:03:52::SCWSystem::Writing the bif 
TRACE::2021-11-23.16:03:52::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-23.16:03:52::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-23.16:03:52::SCWPlatform::Completed generating the platform
TRACE::2021-11-23.16:03:52::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:52::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:52::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:52::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:52::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:52::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-23.16:03:52::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-23.16:03:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:52::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.16:03:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.16:03:52::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.16:03:52::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:52::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:52::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:52::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:52::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:52::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-23.16:03:52::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-23.16:03:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:52::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.16:03:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.16:03:52::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.16:03:52::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-23.16:03:52::SCWPlatform::updated the xpfm file.
TRACE::2021-11-23.16:03:52::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:52::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:52::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:52::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.16:03:52::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.16:03:52::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.16:03:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2021-11-23.16:03:52::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2021-11-23.16:03:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.16:03:52::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.16:03:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.16:03:52::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:22:11::SCWPlatform::Clearing the existing platform
TRACE::2021-11-23.18:22:11::SCWSystem::Clearing the existing sysconfig
TRACE::2021-11-23.18:22:11::SCWBDomain::clearing the fsbl build
TRACE::2021-11-23.18:22:11::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:22:11::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:22:11::SCWSystem::Clearing the domains completed.
TRACE::2021-11-23.18:22:11::SCWPlatform::Clearing the opened hw db.
TRACE::2021-11-23.18:22:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:11::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:11::SCWPlatform::Removing the HwDB with name C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:11::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:11::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-23.18:22:13::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2021-11-23.18:22:13::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-23.18:22:13::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-23.18:22:13::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-23.18:22:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-23.18:22:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-23.18:22:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-11-23.18:22:13::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-11-23.18:22:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-11-23.18:22:13::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-11-23.18:22:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:13::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-23.18:22:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-11-23.18:22:13::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-11-23.18:22:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:22:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-23.18:22:13::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:22:13::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:22:13::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:22:13::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-23.18:22:13::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-23.18:22:13::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:22:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-11-23.18:22:13::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-11-23.18:22:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:22:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:22:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:22:13::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-11-23.18:22:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-11-23.18:22:13::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-11-23.18:22:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:22:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:22:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:22:13::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-11-23.18:22:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-23.18:22:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-23.18:22:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-11-23.18:22:13::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-11-23.18:22:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:22:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:22:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:22:13::SCWReader::No isolation master present  
TRACE::2021-11-23.18:22:13::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-23.18:22:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-23.18:22:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-23.18:22:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-11-23.18:22:13::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-11-23.18:22:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-11-23.18:22:13::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-11-23.18:22:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:22:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:22:13::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:22:13::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:22:13::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:22:13::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-11-23.18:22:13::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-23.18:22:13::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:22:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-23.18:22:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-23.18:22:13::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-11-23.18:22:13::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-11-23.18:22:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:13::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:22:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:22:13::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:22:13::SCWReader::No isolation master present  
TRACE::2021-11-23.18:22:19::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:19::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:19::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa
TRACE::2021-11-23.18:22:20::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:20::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:22::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-23.18:22:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-11-23.18:22:22::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-11-23.18:22:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-11-23.18:22:22::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-11-23.18:22:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:22::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:22:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:22:22::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:22:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa
TRACE::2021-11-23.18:22:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:22::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-23.18:22:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-11-23.18:22:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-11-23.18:22:22::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-11-23.18:22:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-11-23.18:22:22::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-11-23.18:22:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:22::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:22:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:22:22::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:22:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa
TRACE::2021-11-23.18:22:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:22::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2021-11-23.18:22:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:22::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-23.18:22:22::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-11-23.18:22:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-23.18:22:23::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2021-11-23.18:22:23::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:23::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:23::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:23::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:23::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-11-23.18:22:23::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-11-23.18:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:23::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:22:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:22:23::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:22:23::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:23::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:23::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:23::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:23::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-11-23.18:22:23::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-11-23.18:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:23::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:22:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:22:23::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:22:23::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:23::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:23::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:23::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:23::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-11-23.18:22:23::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-11-23.18:22:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:23::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:22:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:22:23::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:22:23::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-11-23.18:22:36::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-23.18:22:36::SCWPlatform::Sanity checking of platform is completed
TRACE::2021-11-23.18:22:36::SCWPlatform::Removing directory failed. Attepting second time.
LOG::2021-11-23.18:22:36::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-23.18:22:36::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-23.18:22:36::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-23.18:22:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-23.18:22:36::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-11-23.18:22:36::SCWSystem::Checking the domain standalone_domain
LOG::2021-11-23.18:22:36::SCWSystem::Not a boot domain 
LOG::2021-11-23.18:22:36::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-11-23.18:22:36::SCWDomain::Generating domain artifcats
TRACE::2021-11-23.18:22:36::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-23.18:22:36::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-23.18:22:36::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-11-23.18:22:36::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-23.18:22:36::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:36::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:36::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:36::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:36::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-11-23.18:22:36::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-11-23.18:22:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:36::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:22:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:22:36::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:22:36::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-23.18:22:36::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:22:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-23.18:22:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-23.18:22:36::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-11-23.18:22:36::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-23.18:22:36::SCWMssOS::Copying to export directory.
TRACE::2021-11-23.18:22:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-23.18:22:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-11-23.18:22:36::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-11-23.18:22:36::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-23.18:22:36::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-23.18:22:36::SCWPlatform::Started preparing the platform 
TRACE::2021-11-23.18:22:36::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-23.18:22:36::SCWSystem::dir created 
TRACE::2021-11-23.18:22:36::SCWSystem::Writing the bif 
TRACE::2021-11-23.18:22:36::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-23.18:22:36::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-23.18:22:36::SCWPlatform::Completed generating the platform
TRACE::2021-11-23.18:22:36::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:36::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:36::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:36::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:36::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-11-23.18:22:36::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-11-23.18:22:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:36::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:22:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:22:36::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:22:36::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:36::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:36::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:36::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:36::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-11-23.18:22:36::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-11-23.18:22:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:36::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:22:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:22:36::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:22:36::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-23.18:22:36::SCWPlatform::updated the xpfm file.
TRACE::2021-11-23.18:22:36::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:36::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:36::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:36::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:22:36::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:22:36::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:22:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2021-11-23.18:22:36::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2021-11-23.18:22:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:22:36::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:22:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:22:36::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:23:45::SCWPlatform::Clearing the existing platform
TRACE::2021-11-23.18:23:45::SCWSystem::Clearing the existing sysconfig
TRACE::2021-11-23.18:23:45::SCWBDomain::clearing the fsbl build
TRACE::2021-11-23.18:23:45::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:23:45::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:23:45::SCWSystem::Clearing the domains completed.
TRACE::2021-11-23.18:23:45::SCWPlatform::Clearing the opened hw db.
TRACE::2021-11-23.18:23:45::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:45::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:45::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:23:45::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:45::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:23:45::SCWPlatform::Removing the HwDB with name C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:45::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:45::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:45::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:45::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:23:45::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:45::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:23:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-23.18:23:47::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2021-11-23.18:23:47::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-23.18:23:47::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-23.18:23:47::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-23.18:23:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-23.18:23:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-23.18:23:47::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:23:47::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:23:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-11-23.18:23:47::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-11-23.18:23:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:23:47::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:23:47::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:23:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-11-23.18:23:47::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-11-23.18:23:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:23:47::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-23.18:23:47::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:23:47::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:23:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-11-23.18:23:47::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-11-23.18:23:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:23:47::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:23:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-23.18:23:47::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:23:47::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:23:47::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:23:47::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-23.18:23:47::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-23.18:23:47::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:23:47::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:23:47::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:23:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-11-23.18:23:47::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-11-23.18:23:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:23:47::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:23:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:23:47::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:23:47::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-11-23.18:23:47::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:23:47::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:23:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-11-23.18:23:47::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-11-23.18:23:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:23:47::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:23:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:23:47::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:23:47::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-11-23.18:23:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-23.18:23:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-23.18:23:47::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:23:47::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:23:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-11-23.18:23:47::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-11-23.18:23:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:23:47::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:23:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:23:47::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:23:47::SCWReader::No isolation master present  
TRACE::2021-11-23.18:23:47::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-23.18:23:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-23.18:23:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-23.18:23:47::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:23:47::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:23:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-11-23.18:23:47::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-11-23.18:23:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:23:47::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:23:47::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:23:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-11-23.18:23:47::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-11-23.18:23:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:23:47::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:23:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:23:47::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:23:47::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:23:47::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:23:47::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-11-23.18:23:47::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-23.18:23:47::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:23:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-23.18:23:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-23.18:23:47::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:23:47::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:23:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:23:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-11-23.18:23:47::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-11-23.18:23:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:23:47::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:23:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:23:47::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:23:47::SCWReader::No isolation master present  
LOG::2021-11-23.18:25:38::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-23.18:25:38::SCWPlatform::Sanity checking of platform is completed
TRACE::2021-11-23.18:25:38::SCWPlatform::Removing directory failed. Attepting second time.
TRACE::2021-11-23.18:25:38::SCWPlatform::Removing directory failed, for second time.
LOG::2021-11-23.18:25:38::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-23.18:25:38::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-23.18:25:38::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-23.18:25:38::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-23.18:25:38::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-11-23.18:25:38::SCWSystem::Checking the domain standalone_domain
LOG::2021-11-23.18:25:38::SCWSystem::Not a boot domain 
LOG::2021-11-23.18:25:38::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-11-23.18:25:38::SCWDomain::Generating domain artifcats
TRACE::2021-11-23.18:25:38::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-23.18:25:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-23.18:25:38::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-11-23.18:25:38::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-23.18:25:38::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:25:38::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:25:38::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:25:38::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:25:38::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:25:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:25:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-11-23.18:25:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-11-23.18:25:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:25:38::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:25:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:25:38::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:25:38::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-23.18:25:38::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:25:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-11-23.18:25:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-11-23.18:25:38::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-11-23.18:25:38::SCWMssOS::skipping the bsp build ... 
TRACE::2021-11-23.18:25:38::SCWMssOS::Copying to export directory.
TRACE::2021-11-23.18:25:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-11-23.18:25:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-11-23.18:25:38::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-11-23.18:25:38::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2021-11-23.18:25:38::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2021-11-23.18:25:38::SCWPlatform::Started preparing the platform 
TRACE::2021-11-23.18:25:38::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2021-11-23.18:25:38::SCWSystem::dir created 
TRACE::2021-11-23.18:25:38::SCWSystem::Writing the bif 
TRACE::2021-11-23.18:25:38::SCWPlatform::Started writing the spfm file 
TRACE::2021-11-23.18:25:38::SCWPlatform::Started writing the xpfm file 
TRACE::2021-11-23.18:25:38::SCWPlatform::Completed generating the platform
TRACE::2021-11-23.18:25:38::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:25:38::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:25:38::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:25:38::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:25:38::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:25:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:25:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-11-23.18:25:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-11-23.18:25:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:25:38::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:25:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:25:38::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.18:25:38::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:25:38::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:25:38::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:25:38::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:25:38::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:25:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:25:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-11-23.18:25:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-11-23.18:25:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:25:38::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:25:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:25:38::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:25:38::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-11-23.18:25:38::SCWPlatform::updated the xpfm file.
TRACE::2021-11-23.18:25:38::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:25:38::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:25:38::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:25:38::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.18:25:38::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.18:25:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.18:25:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2021-11-23.18:25:38::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2021-11-23.18:25:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.18:25:38::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.18:25:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.18:25:38::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:03:31::SCWPlatform::Clearing the existing platform
TRACE::2021-11-23.19:03:31::SCWSystem::Clearing the existing sysconfig
TRACE::2021-11-23.19:03:31::SCWBDomain::clearing the fsbl build
TRACE::2021-11-23.19:03:31::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:03:31::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:03:31::SCWSystem::Clearing the domains completed.
TRACE::2021-11-23.19:03:31::SCWPlatform::Clearing the opened hw db.
TRACE::2021-11-23.19:03:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:31::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:03:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:31::SCWPlatform::Removing the HwDB with name C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:31::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:31::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:31::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:31::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:03:31::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:31::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-23.19:03:34::SCWPlatform::Opened new HwDB with name design_1_wrapper_12
TRACE::2021-11-23.19:03:34::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-23.19:03:34::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-23.19:03:34::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-23.19:03:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-23.19:03:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-23.19:03:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:03:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2021-11-23.19:03:34::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2021-11-23.19:03:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:03:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:03:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2021-11-23.19:03:34::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2021-11-23.19:03:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:03:34::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-23.19:03:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:03:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2021-11-23.19:03:34::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2021-11-23.19:03:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:03:34::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:03:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-23.19:03:34::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:03:34::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:03:34::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:03:34::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-23.19:03:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-23.19:03:34::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:03:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:03:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2021-11-23.19:03:34::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2021-11-23.19:03:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:03:34::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:03:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:03:34::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:03:34::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-11-23.19:03:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:03:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2021-11-23.19:03:34::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2021-11-23.19:03:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:03:34::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:03:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:03:34::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:03:34::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-11-23.19:03:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-23.19:03:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-23.19:03:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:03:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2021-11-23.19:03:34::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2021-11-23.19:03:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:03:34::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:03:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:03:34::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:03:34::SCWReader::No isolation master present  
TRACE::2021-11-23.19:03:34::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-23.19:03:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-23.19:03:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-23.19:03:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:03:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2021-11-23.19:03:34::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2021-11-23.19:03:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:03:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:03:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2021-11-23.19:03:34::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2021-11-23.19:03:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:03:34::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:03:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:03:34::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:03:34::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:03:34::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:03:34::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-11-23.19:03:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-23.19:03:34::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:03:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-23.19:03:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-23.19:03:34::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:03:34::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:34::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2021-11-23.19:03:34::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2021-11-23.19:03:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:03:34::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:03:34::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:03:34::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:03:34::SCWReader::No isolation master present  
TRACE::2021-11-23.19:03:41::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:41::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:41::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa
TRACE::2021-11-23.19:03:41::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:03:44::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-23.19:03:44::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:03:44::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2021-11-23.19:03:44::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2021-11-23.19:03:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:03:44::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:03:44::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2021-11-23.19:03:44::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2021-11-23.19:03:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:03:44::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:03:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:03:44::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:03:44::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa
TRACE::2021-11-23.19:03:44::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:44::SCWPlatform::update - Opened existing hwdb design_1_wrapper_13
TRACE::2021-11-23.19:03:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:03:44::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-11-23.19:03:44::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:03:44::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2021-11-23.19:03:44::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2021-11-23.19:03:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:03:44::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:03:44::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2021-11-23.19:03:44::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2021-11-23.19:03:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:03:44::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:03:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:03:44::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:03:44::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa
TRACE::2021-11-23.19:03:44::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:44::SCWPlatform::update - Opened existing hwdb design_1_wrapper_13
TRACE::2021-11-23.19:03:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:03:44::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-23.19:03:44::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-11-23.19:03:44::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:03:44::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:44::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-23.19:03:47::SCWPlatform::Opened new HwDB with name design_1_wrapper_14
TRACE::2021-11-23.19:03:47::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:47::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:47::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:47::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:03:47::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2021-11-23.19:03:47::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2021-11-23.19:03:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:03:47::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:03:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:03:47::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:03:47::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:47::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:47::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:47::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:03:47::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2021-11-23.19:03:47::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2021-11-23.19:03:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:03:47::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:03:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:03:47::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:03:47::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:47::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:47::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:47::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:03:47::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:03:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:03:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2021-11-23.19:03:47::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2021-11-23.19:03:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:03:47::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:03:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:03:47::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:03:47::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-11-23.19:04:06::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-23.19:04:06::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-23.19:04:06::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-23.19:04:06::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-23.19:04:06::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-23.19:04:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-23.19:04:06::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-11-23.19:04:06::SCWSystem::Checking the domain standalone_domain
LOG::2021-11-23.19:04:06::SCWSystem::Not a boot domain 
LOG::2021-11-23.19:04:06::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-11-23.19:04:06::SCWDomain::Generating domain artifcats
TRACE::2021-11-23.19:04:06::SCWMssOS::Generating standalone artifcats
TRACE::2021-11-23.19:04:06::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2021-11-23.19:04:06::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2021-11-23.19:04:06::SCWMssOS:: Copying the user libraries. 
TRACE::2021-11-23.19:04:06::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:06::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:06::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:06::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:04:06::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:04:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_14
TRACE::2021-11-23.19:04:06::SCWPlatform::Opened existing hwdb design_1_wrapper_14
TRACE::2021-11-23.19:04:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:04:06::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:04:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:04:06::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:04:06::SCWMssOS::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-11-23.19:04:06::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:04:06::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2021-11-23.19:04:45::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:45::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:45::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:47::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:04:47::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:47::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:04:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-23.19:04:50::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-23.19:04:50::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-23.19:04:50::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-23.19:04:50::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:04:50::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:04:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:04:50::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:04:50::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:04:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:04:50::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-23.19:04:50::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:04:50::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:04:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:04:50::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:04:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-23.19:04:50::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:04:50::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:04:50::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:04:50::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-23.19:04:50::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-23.19:04:50::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:04:50::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:04:50::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:04:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:04:50::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:04:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:04:50::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:04:50::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-11-23.19:04:50::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:04:50::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:04:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:04:50::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:04:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:04:50::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:04:50::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-11-23.19:04:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-23.19:04:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-23.19:04:50::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:04:50::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:04:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:04:50::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:04:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:04:50::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:04:50::SCWReader::No isolation master present  
TRACE::2021-11-23.19:04:50::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-23.19:04:50::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-23.19:04:50::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-23.19:04:50::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:04:50::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:04:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:04:50::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:04:50::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:04:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:04:50::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:04:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:04:50::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:04:50::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:04:50::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:04:50::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-11-23.19:04:50::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-23.19:04:50::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:04:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-23.19:04:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-23.19:04:50::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:04:50::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:04:50::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:04:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:04:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:04:50::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:04:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:04:50::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:04:50::SCWReader::No isolation master present  
TRACE::2021-11-23.19:05:04::SCWPlatform::Clearing the existing platform
TRACE::2021-11-23.19:05:04::SCWSystem::Clearing the existing sysconfig
TRACE::2021-11-23.19:05:04::SCWBDomain::clearing the fsbl build
TRACE::2021-11-23.19:05:04::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:05:04::SCWMssOS::Removing the swdes entry for  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:05:04::SCWSystem::Clearing the domains completed.
TRACE::2021-11-23.19:05:04::SCWPlatform::Clearing the opened hw db.
TRACE::2021-11-23.19:05:04::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:04::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:04::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:05:04::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:04::SCWPlatform::Removing the HwDB with name C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:04::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:04::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:04::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:04::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:05:04::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:04::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-23.19:05:07::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2021-11-23.19:05:07::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-23.19:05:07::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-23.19:05:07::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-23.19:05:07::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-23.19:05:07::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-23.19:05:07::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:05:07::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.19:05:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.19:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:05:07::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:05:07::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.19:05:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.19:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:05:07::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-23.19:05:07::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:05:07::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.19:05:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.19:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:05:07::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:05:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-23.19:05:07::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:05:07::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:05:07::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:05:07::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-23.19:05:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-23.19:05:07::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:05:07::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:05:07::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.19:05:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.19:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:05:07::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:05:07::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:05:07::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-11-23.19:05:07::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:05:07::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.19:05:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.19:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:05:07::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:05:07::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:05:07::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-11-23.19:05:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-23.19:05:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-23.19:05:07::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:05:07::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.19:05:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.19:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:05:07::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:05:07::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:05:07::SCWReader::No isolation master present  
TRACE::2021-11-23.19:05:07::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-23.19:05:07::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-23.19:05:07::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-23.19:05:07::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:05:07::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.19:05:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.19:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:05:07::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:05:07::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.19:05:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.19:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:05:07::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:05:07::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:05:07::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:05:07::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:05:07::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-11-23.19:05:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-23.19:05:07::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:05:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-23.19:05:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-23.19:05:07::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:05:07::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:07::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.19:05:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.19:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:05:07::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:05:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:05:07::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:05:07::SCWReader::No isolation master present  
TRACE::2021-11-23.19:05:15::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:15::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:15::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa
TRACE::2021-11-23.19:05:15::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:05:19::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-23.19:05:19::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:05:19::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.19:05:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.19:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:05:19::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:05:19::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.19:05:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.19:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:05:19::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:05:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:05:19::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:05:19::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa
TRACE::2021-11-23.19:05:19::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:19::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2021-11-23.19:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:05:19::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-11-23.19:05:19::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:05:19::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.19:05:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.19:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:05:19::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:05:19::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-11-23.19:05:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.19:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:05:19::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:05:19::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:05:19::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:05:19::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa
TRACE::2021-11-23.19:05:19::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:19::SCWPlatform::update - Opened existing hwdb design_1_wrapper_1
TRACE::2021-11-23.19:05:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:05:19::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-23.19:05:19::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-11-23.19:05:19::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:05:19::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:19::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-23.19:05:22::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2021-11-23.19:05:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:05:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-23.19:05:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-23.19:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:05:22::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:05:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:05:22::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:05:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:05:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-23.19:05:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-23.19:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:05:22::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:05:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:05:22::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:05:22::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:22::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:22::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:22::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:05:22::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:22::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-23.19:05:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-23.19:05:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:05:22::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:05:22::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:05:22::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:05:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-11-23.19:05:30::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-23.19:05:30::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-23.19:05:30::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-23.19:05:30::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-23.19:05:30::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-23.19:05:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-23.19:05:30::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-11-23.19:05:30::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:30::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:30::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:30::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:05:30::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:05:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:05:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2021-11-23.19:05:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2021-11-23.19:05:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:05:30::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:05:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:05:30::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:05:30::SCWBDomain::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-11-23.19:05:30::SCWBDomain::bsp generated is stale removing and regenerating. 
TRACE::2021-11-23.19:06:11::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:11::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:11::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:13::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:06:13::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:13::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-23.19:06:17::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWReader::Active system found as  design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-23.19:06:17::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-23.19:06:17::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-23.19:06:17::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:06:17::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:06:17::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:06:17::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:06:17::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-11-23.19:06:17::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:06:17::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:06:17::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:06:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-11-23.19:06:17::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:06:17::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:06:17::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:06:17::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-11-23.19:06:17::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-23.19:06:17::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:06:17::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:06:17::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:06:17::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:06:17::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:06:17::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-11-23.19:06:17::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:06:17::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:06:17::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:06:17::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:06:17::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-11-23.19:06:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-23.19:06:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-23.19:06:17::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:06:17::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:06:17::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:06:17::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:06:17::SCWReader::No isolation master present  
TRACE::2021-11-23.19:06:17::SCWDomain::checking for install qemu data   : 
TRACE::2021-11-23.19:06:17::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-11-23.19:06:17::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-11-23.19:06:17::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:06:17::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:06:17::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:06:17::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:06:17::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:06:17::SCWMssOS::No sw design opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:06:17::SCWMssOS::mss exists loading the mss file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:06:17::SCWMssOS::Opened the sw design from mss  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:06:17::SCWMssOS::Adding the swdes entry C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-11-23.19:06:17::SCWMssOS::updating the scw layer about changes
TRACE::2021-11-23.19:06:17::SCWMssOS::Opened the sw design.  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:06:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-11-23.19:06:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-11-23.19:06:17::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:06:17::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:17::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:06:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:06:17::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:06:17::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:06:17::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:06:17::SCWReader::No isolation master present  
TRACE::2021-11-23.19:06:23::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:23::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:23::SCWPlatform:: Platform location is C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa
TRACE::2021-11-23.19:06:23::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:23::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:06:26::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-23.19:06:26::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:06:26::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:06:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:06:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:06:26::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:06:26::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:06:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:06:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:06:26::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:06:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:06:26::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:06:26::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa
TRACE::2021-11-23.19:06:26::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:26::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.19:06:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:06:26::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-11-23.19:06:26::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:06:26::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:06:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:06:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:06:26::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:06:26::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2021-11-23.19:06:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2021-11-23.19:06:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:06:26::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:06:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:06:26::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:06:26::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa
TRACE::2021-11-23.19:06:26::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:26::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2021-11-23.19:06:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:06:26::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-11-23.19:06:26::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-11-23.19:06:26::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:06:26::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-11-23.19:06:29::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2021-11-23.19:06:29::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:29::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:29::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:29::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:06:29::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-11-23.19:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-11-23.19:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:06:29::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:06:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:06:29::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:06:29::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:29::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:29::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:29::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:06:29::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-11-23.19:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-11-23.19:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:06:29::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:06:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:06:29::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:06:29::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:29::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:29::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:29::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:06:29::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:06:29::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:06:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-11-23.19:06:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-11-23.19:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:06:29::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:06:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:06:29::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-11-23.19:06:29::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f5c008089327d469ac7dca0f988d174a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"b229c8339be69a1ac2bc23e4a6f446c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-11-23.19:06:40::SCWBDomain::System Command Ran  C:&  cd  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl & make clean
TRACE::2021-11-23.19:06:40::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-11-23.19:06:40::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-11-23.19:06:40::SCWBDomain::System Command Ran  C:&  cd  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
ERROR::2021-11-23.19:06:40::SCWSystem::Error in Processing the domain zynq_fsbl
LOG::2021-11-23.19:07:42::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2021-11-23.19:07:42::SCWPlatform::Sanity checking of platform is completed
LOG::2021-11-23.19:07:42::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2021-11-23.19:07:42::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-11-23.19:07:42::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-11-23.19:07:42::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-11-23.19:07:42::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-11-23.19:07:42::SCWPlatform::Trying to open the hw design at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:07:42::SCWPlatform::DSA given C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:07:42::SCWPlatform::DSA absoulate path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:07:42::SCWPlatform::DSA directory C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw
TRACE::2021-11-23.19:07:42::SCWPlatform:: Platform Path C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2021-11-23.19:07:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2021-11-23.19:07:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-11-23.19:07:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-11-23.19:07:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-11-23.19:07:42::SCWMssOS::Checking the sw design at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:07:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-11-23.19:07:42::SCWMssOS::Sw design exists and opened at  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-11-23.19:07:42::SCWBDomain::Completed writing the mss file at C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/debug_queen/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-11-23.19:07:42::SCWBDomain::bsp generated is stale removing and regenerating. 
